TRACE::2023-09-13.19:45:53::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:53::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:53::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:53::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:53::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-13.19:45:54::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2023-09-13.19:45:54::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-09-13.19:45:54::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul"
		}]
}
TRACE::2023-09-13.19:45:54::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-09-13.19:45:54::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-13.19:45:54::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-13.19:45:54::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-13.19:45:54::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:54::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:54::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:54::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:54::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:54::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:54::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:54::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:54::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:54::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:54::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:54::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:54::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:54::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:54::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:54::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2023-09-13.19:45:54::SCWPlatform::Generating the sources  .
TRACE::2023-09-13.19:45:54::SCWBDomain::Generating boot domain sources.
TRACE::2023-09-13.19:45:54::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2023-09-13.19:45:54::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:54::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:54::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:54::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:54::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:54::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-13.19:45:54::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:54::SCWMssOS::mss does not exists at /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:54::SCWMssOS::Creating sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:54::SCWMssOS::Adding the swdes entry, created swdb /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:54::SCWMssOS::updating the scw layer changes to swdes at   /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:54::SCWMssOS::Writing mss at /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:54::SCWMssOS::Completed writing the mss file at /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-09-13.19:45:54::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-09-13.19:45:54::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-09-13.19:45:54::SCWBDomain::Completed writing the mss file at /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-09-13.19:45:56::SCWPlatform::Generating sources Done.
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-13.19:45:56::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-13.19:45:56::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-13.19:45:56::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.19:45:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.19:45:56::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"2db04a7ee58adbbcf51873f8104cd598",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-13.19:45:56::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-13.19:45:56::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::mss does not exists at /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Creating sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Adding the swdes entry, created swdb /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::updating the scw layer changes to swdes at   /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Writing mss at /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Completed writing the mss file at /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-13.19:45:56::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-09-13.19:45:56::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-09-13.19:45:56::SCWMssOS::Completed writing the mss file at /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-13.19:45:56::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-09-13.19:45:56::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.19:45:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.19:45:56::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.19:45:56::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-13.19:45:56::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"2db04a7ee58adbbcf51873f8104cd598",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e7d24f9da2522e6a35c97eaa7d6759de",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-13.19:45:56::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-13.19:45:56::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-13.19:45:56::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-13.19:45:56::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-13.19:45:56::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-13.19:45:56::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-13.19:45:56::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-09-13.19:45:56::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-13.19:45:56::SCWSystem::Not a boot domain 
LOG::2023-09-13.19:45:56::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-13.19:45:56::SCWDomain::Generating domain artifcats
TRACE::2023-09-13.19:45:56::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-13.19:45:56::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-13.19:45:56::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-13.19:45:56::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Completed writing the mss file at /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-13.19:45:56::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-13.19:45:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-09-13.19:45:56::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-09-13.19:45:56::SCWMssOS::skipping the bsp build ... 
TRACE::2023-09-13.19:45:56::SCWMssOS::Copying to export directory.
TRACE::2023-09-13.19:45:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-13.19:45:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-09-13.19:45:56::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-09-13.19:45:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-13.19:45:56::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-13.19:45:56::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-13.19:45:56::SCWPlatform::Started preparing the platform 
TRACE::2023-09-13.19:45:56::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-13.19:45:56::SCWSystem::dir created 
TRACE::2023-09-13.19:45:56::SCWSystem::Writing the bif 
TRACE::2023-09-13.19:45:56::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-13.19:45:56::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-13.19:45:56::SCWPlatform::Completed generating the platform
TRACE::2023-09-13.19:45:56::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.19:45:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.19:45:56::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.19:45:56::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.19:45:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.19:45:56::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"2db04a7ee58adbbcf51873f8104cd598",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e7d24f9da2522e6a35c97eaa7d6759de",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-13.19:45:56::SCWPlatform::updated the xpfm file.
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.19:45:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.19:45:56::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.19:45:56::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.19:45:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.19:45:56::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"2db04a7ee58adbbcf51873f8104cd598",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e7d24f9da2522e6a35c97eaa7d6759de",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.19:45:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.19:45:56::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.19:45:56::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.19:45:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.19:45:56::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"2db04a7ee58adbbcf51873f8104cd598",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e7d24f9da2522e6a35c97eaa7d6759de",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-09-13.19:45:56::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.19:45:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.19:45:56::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.19:45:56::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.19:45:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.19:45:56::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-13.19:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"2db04a7ee58adbbcf51873f8104cd598",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e7d24f9da2522e6a35c97eaa7d6759de",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-09-13.19:45:56::SCWPlatform::Clearing the existing platform
TRACE::2023-09-13.19:45:56::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-13.19:45:56::SCWBDomain::clearing the fsbl build
TRACE::2023-09-13.19:45:56::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:56::SCWSystem::Clearing the domains completed.
TRACE::2023-09-13.19:45:56::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform location is /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Removing the HwDB with name /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-13.19:45:57::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWReader::Active system found as  test_mul
TRACE::2023-09-13.19:45:57::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-13.19:45:57::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-13.19:45:57::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-13.19:45:57::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:57::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:57::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:57::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:57::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:57::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:57::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-13.19:45:57::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:57::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:57::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:57::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-13.19:45:57::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-13.19:45:57::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:57::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:57::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:57::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:57::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:57::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:57::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:57::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:57::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:57::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:57::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-13.19:45:57::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.19:45:57::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.19:45:57::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.19:45:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-13.19:45:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:57::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:57::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:57::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:57::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:45:57::SCWReader::No isolation master present  
TRACE::2023-09-13.19:45:57::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-13.19:45:57::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-13.19:45:57::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:57::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:57::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:57::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:57::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:57::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:57::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:57::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:57::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:57::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-13.19:45:57::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-13.19:45:57::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:57::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.19:45:57::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.19:45:57::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.19:45:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-13.19:45:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:45:57::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:45:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:45:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-13.19:45:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:45:57::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:57::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:45:57::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:45:57::SCWReader::No isolation master present  
TRACE::2023-09-13.19:46:10::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:46:10::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:46:10::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:46:10::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:46:10::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:46:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:46:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-13.19:46:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-13.19:46:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:46:10::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:46:10::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:46:10::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:46:11::SCWMssOS::In reload Mss file.
TRACE::2023-09-13.19:46:11::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:46:11::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:46:11::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:46:11::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:46:11::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:46:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:46:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-13.19:46:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-13.19:46:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:46:11::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:46:11::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-09-13.19:46:11::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:46:11::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:46:11::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:46:11::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-13.19:46:11::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-13.19:46:11::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:46:11::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:46:11::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:46:11::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:46:11::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:46:11::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:46:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:46:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-13.19:46:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-13.19:46:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:46:11::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:46:11::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:46:11::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:46:11::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-13.19:46:11::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:46:11::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:46:11::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:46:11::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:46:11::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:46:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:46:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-13.19:46:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-13.19:46:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:46:11::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:46:11::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:46:11::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:46:11::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-13.19:46:11::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:46:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.19:46:11::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.19:46:11::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.19:46:11::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:46:11::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:46:11::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:46:11::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:46:11::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:46:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:46:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-13.19:46:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-13.19:46:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:46:11::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:46:11::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:46:11::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:46:11::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
LOG::2023-09-13.19:53:57::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-13.19:53:57::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-13.19:53:57::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-13.19:53:57::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-13.19:53:57::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-13.19:53:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-13.19:53:57::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2023-09-13.19:53:57::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:53:57::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:53:57::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:53:57::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:53:57::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:53:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:53:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-13.19:53:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-13.19:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:53:57::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:53:57::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-09-13.19:53:57::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:53:57::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:53:57::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:53:57::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-13.19:53:57::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-13.19:53:57::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:53:57::SCWBDomain::Completed writing the mss file at /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-09-13.19:53:57::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-13.19:53:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-13.19:53:57::SCWBDomain::System Command Ran  cd  /home/tudor/workspace/test_mul/zynq_fsbl ; bash -c " make -C zynq_fsbl_bsp ; make  " 
TRACE::2023-09-13.19:53:57::SCWBDomain::make: Entering directory '/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-09-13.19:53:57::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-13.19:53:57::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-13.19:53:57::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-13.19:53:57::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-13.19:53:57::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-13.19:53:57::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-13.19:53:57::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-13.19:53:57::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-13.19:53:57::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.19:53:57::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.19:53:57::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-13.19:53:57::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-13.19:53:57::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/llfifo_v5_5/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.19:53:57::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.19:53:57::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.19:53:57::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.19:53:57::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-13.19:53:57::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-13.19:53:57::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.19:53:57::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.19:53:57::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-13.19:53:57::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-13.19:53:57::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.19:53:57::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.19:53:57::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_0/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.19:53:57::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.19:53:57::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.19:53:57::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.19:53:57::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-13.19:53:57::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-13.19:53:57::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Finished building libraries sequentially.

TRACE::2023-09-13.19:53:57::SCWBDomain::make -j 30 --no-print-directory par_libs

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-13.19:53:57::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-13.19:53:57::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-13.19:53:57::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-13.19:53:57::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-13.19:53:57::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-13.19:53:57::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-13.19:53:57::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-13.19:53:57::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-13.19:53:57::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-13.19:53:57::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.19:53:57::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.19:53:57::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/llfifo_v5_5/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.19:53:57::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.19:53:57::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.19:53:57::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.19:53:57::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-13.19:53:57::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-13.19:53:57::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.19:53:57::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.19:53:57::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.19:53:57::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.19:53:57::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-13.19:53:57::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-13.19:53:57::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_0/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.19:53:57::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.19:53:57::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.19:53:57::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.19:53:57::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-13.19:53:57::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-13.19:53:57::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-13.19:53:57::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-13.19:53:57::SCWBDomain::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-13.19:53:57::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-13.19:53:57::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-13.19:53:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-13.19:53:57::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-13.19:53:57::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-13.19:53:57::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-13.19:53:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-13.19:53:57::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/llfifo_v5_5/src

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-13.19:53:57::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-13.19:53:57::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-13.19:53:57::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-13.19:53:57::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-13.19:53:57::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-13.19:53:57::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-13.19:53:57::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-13.19:53:57::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-13.19:53:57::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-13.19:53:57::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-13.19:53:57::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-13.19:53:57::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_0/src

TRACE::2023-09-13.19:53:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-13.19:53:57::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-13.19:53:57::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:57::SCWBDomain::Finished building libraries parallelly.

TRACE::2023-09-13.19:53:57::SCWBDomain::make --no-print-directory archive

TRACE::2023-09-13.19:53:57::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-13.19:53:57::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-13.19:53:57::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-13.19:53:57::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-13.19:53:57::SCWBDomain::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-13.19:53:57::SCWBDomain::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-13.19:53:57::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-13.19:53:57::SCWBDomain::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-13.19:53:57::SCWBDomain::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-13.19:53:57::SCWBDomain::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-13.19:53:57::SCWBDomain::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-13.19:53:57::SCWBDomain::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-13.19:53:57::SCWBDomain::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-13.19:53:57::SCWBDomain::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-13.19:53:57::SCWBDomain::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-13.19:53:57::SCWBDomain::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-13.19:53:57::SCWBDomain::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-13.19:53:57::SCWBDomain::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-13.19:53:57::SCWBDomain::ps7_cortexa9_0/lib/xllfifo.o ps7_cortexa9_0/lib/xllfifo_g.o ps7_cortexa9_0/lib/xllfifo_sinit.o ps7_cortexa9_0/lib/xplatform_inf
TRACE::2023-09-13.19:53:57::SCWBDomain::o.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.
TRACE::2023-09-13.19:53:57::SCWBDomain::o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib
TRACE::2023-09-13.19:53:57::SCWBDomain::/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_
TRACE::2023-09-13.19:53:57::SCWBDomain::cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.
TRACE::2023-09-13.19:53:57::SCWBDomain::o ps7_cortexa9_0/lib/xstreamer.o ps7_cortexa9_0/lib/xtime_l.o

TRACE::2023-09-13.19:53:57::SCWBDomain::Finished building libraries

TRACE::2023-09-13.19:53:57::SCWBDomain::make: Leaving directory '/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-09-13.19:53:57::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2023-09-13.19:53:57::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-09-13.19:53:57::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2023-09-13.19:53:57::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-09-13.19:53:57::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-09-13.19:53:57::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-09-13.19:53:58::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-09-13.19:53:58::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-09-13.19:53:58::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-09-13.19:53:58::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-09-13.19:53:58::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-09-13.19:53:58::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-09-13.19:53:58::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-09-13.19:53:58::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-09-13.19:53:58::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2023-09-13.19:53:58::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2023-09-13.19:53:58::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-09-13.19:53:58::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-09-13.19:53:58::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-09-13.19:53:58::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-09-13.19:53:58::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2023-09-13.19:53:58::SCWBDomain::exa9_0/include -I.

TRACE::2023-09-13.19:53:58::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2023-09-13.19:53:58::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-09-13.19:53:58::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2023-09-13.19:53:58::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2023-09-13.19:53:58::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2023-09-13.19:53:58::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                              -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_co
TRACE::2023-09-13.19:53:58::SCWBDomain::rtexa9_0/lib -L./ -Tlscript.ld

LOG::2023-09-13.19:53:58::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-13.19:53:58::SCWSystem::Not a boot domain 
LOG::2023-09-13.19:53:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-13.19:53:58::SCWDomain::Generating domain artifcats
TRACE::2023-09-13.19:53:58::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-13.19:53:58::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-13.19:53:58::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-13.19:53:58::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-13.19:53:58::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:53:58::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:53:58::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:53:58::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:53:58::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:53:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:53:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-13.19:53:58::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-13.19:53:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:53:58::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:53:58::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:53:58::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:53:58::SCWMssOS::Completed writing the mss file at /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-13.19:53:58::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:53:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-13.19:53:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-09-13.19:53:58::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-09-13.19:53:58::SCWMssOS::doing bsp build ... 
TRACE::2023-09-13.19:53:58::SCWMssOS::System Command Ran  cd  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-13.19:53:58::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-13.19:53:58::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-13.19:53:58::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-13.19:53:58::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-13.19:53:58::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-13.19:53:58::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-13.19:53:58::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-13.19:53:58::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-13.19:53:58::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-13.19:53:58::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-13.19:53:58::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.19:53:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.19:53:58::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-13.19:53:58::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-13.19:53:58::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/llfifo_v5_5/src

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.19:53:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.19:53:58::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.19:53:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.19:53:58::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-13.19:53:58::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-13.19:53:58::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.19:53:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.19:53:58::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-13.19:53:58::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-13.19:53:58::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.19:53:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.19:53:58::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-13.19:53:58::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-13.19:53:58::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-13.19:53:58::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-13.19:53:58::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-13.19:53:58::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-13.19:53:58::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-13.19:53:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-13.19:53:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-13.19:53:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-13.19:53:58::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-13.19:53:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-13.19:53:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/llfifo_v5_5/src

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-13.19:53:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-13.19:53:58::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-13.19:53:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-13.19:53:58::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-13.19:53:58::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-13.19:53:58::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-13.19:53:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-13.19:53:58::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-13.19:53:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-13.19:53:58::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-13.19:53:58::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-13.19:53:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-13.19:53:58::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.19:53:59::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-13.19:53:59::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-13.19:53:59::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-13.19:53:59::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-13.19:53:59::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-13.19:53:59::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-13.19:53:59::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-13.19:53:59::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-13.19:53:59::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-13.19:53:59::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-13.19:53:59::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-13.19:53:59::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-13.19:53:59::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-13.19:53:59::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-13.19:53:59::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-13.19:53:59::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-13.19:53:59::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-13.19:53:59::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-13.19:53:59::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-13.19:53:59::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-13.19:53:59::SCWMssOS::ps7_cortexa9_0/lib/xllfifo.o ps7_cortexa9_0/lib/xllfifo_g.o ps7_cortexa9_0/lib/xllfifo_sinit.o ps7_cortexa9_0/lib/xplatform_inf
TRACE::2023-09-13.19:53:59::SCWMssOS::o.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.
TRACE::2023-09-13.19:53:59::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib
TRACE::2023-09-13.19:53:59::SCWMssOS::/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_
TRACE::2023-09-13.19:53:59::SCWMssOS::cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.
TRACE::2023-09-13.19:53:59::SCWMssOS::o ps7_cortexa9_0/lib/xstreamer.o ps7_cortexa9_0/lib/xtime_l.o

TRACE::2023-09-13.19:53:59::SCWMssOS::Finished building libraries

TRACE::2023-09-13.19:53:59::SCWMssOS::Copying to export directory.
TRACE::2023-09-13.19:53:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-13.19:53:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-13.19:53:59::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-13.19:53:59::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-13.19:53:59::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-13.19:53:59::SCWPlatform::Started preparing the platform 
TRACE::2023-09-13.19:53:59::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-13.19:53:59::SCWSystem::dir created 
TRACE::2023-09-13.19:53:59::SCWSystem::Writing the bif 
TRACE::2023-09-13.19:53:59::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-13.19:53:59::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-13.19:53:59::SCWPlatform::Completed generating the platform
TRACE::2023-09-13.19:53:59::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:53:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.19:53:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.19:53:59::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.19:53:59::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:53:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.19:53:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.19:53:59::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.19:53:59::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:53:59::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:53:59::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:53:59::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:53:59::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:53:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:53:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-13.19:53:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-13.19:53:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:53:59::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:53:59::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:53:59::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.19:53:59::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:53:59::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:53:59::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:53:59::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:53:59::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:53:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:53:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-13.19:53:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-13.19:53:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:53:59::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:53:59::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:53:59::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:53:59::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"2db04a7ee58adbbcf51873f8104cd598",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e7d24f9da2522e6a35c97eaa7d6759de",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-13.19:53:59::SCWPlatform::updated the xpfm file.
TRACE::2023-09-13.19:53:59::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:53:59::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:53:59::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:53:59::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.19:53:59::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.19:53:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.19:53:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-13.19:53:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-13.19:53:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.19:53:59::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.19:53:59::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.19:53:59::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:24:43::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:43::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:43::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:43::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:24:43::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:24:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-13.20:24:44::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWReader::Active system found as  test_mul
TRACE::2023-09-13.20:24:44::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-13.20:24:44::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-13.20:24:44::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-13.20:24:44::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:24:44::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:24:44::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:24:44::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:24:44::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:24:44::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:24:44::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:24:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-13.20:24:44::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:24:44::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:24:44::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:24:44::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-13.20:24:44::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-13.20:24:44::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:24:44::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:24:44::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:24:44::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:24:44::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:24:44::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:24:44::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:24:44::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:24:44::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:24:44::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:24:44::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-13.20:24:44::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:24:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.20:24:44::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.20:24:44::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.20:24:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-13.20:24:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:24:44::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:24:44::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:24:44::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:24:44::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:24:44::SCWReader::No isolation master present  
TRACE::2023-09-13.20:24:44::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-13.20:24:44::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-13.20:24:44::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:24:44::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:24:44::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:24:44::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:24:44::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:24:44::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:24:44::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:24:44::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:24:44::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:24:44::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-13.20:24:44::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-13.20:24:44::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:24:44::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:24:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.20:24:44::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.20:24:44::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.20:24:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-13.20:24:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:24:44::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:24:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-13.20:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:24:44::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:24:44::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:24:44::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:24:44::SCWReader::No isolation master present  
LOG::2023-09-13.20:26:08::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-13.20:26:08::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-13.20:26:08::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-13.20:26:08::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-13.20:26:08::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-13.20:26:08::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-13.20:26:08::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-09-13.20:26:08::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-13.20:26:08::SCWSystem::Not a boot domain 
LOG::2023-09-13.20:26:08::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-13.20:26:08::SCWDomain::Generating domain artifcats
TRACE::2023-09-13.20:26:08::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-13.20:26:08::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-13.20:26:08::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-13.20:26:08::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-13.20:26:08::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:26:08::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:26:08::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:26:08::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:26:08::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:26:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:26:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-13.20:26:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-13.20:26:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:26:08::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:26:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:26:08::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:26:08::SCWMssOS::Completed writing the mss file at /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-13.20:26:08::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:26:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-13.20:26:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-09-13.20:26:08::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-09-13.20:26:08::SCWMssOS::skipping the bsp build ... 
TRACE::2023-09-13.20:26:08::SCWMssOS::Copying to export directory.
TRACE::2023-09-13.20:26:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-13.20:26:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-13.20:26:08::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-13.20:26:08::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-13.20:26:08::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-13.20:26:08::SCWPlatform::Started preparing the platform 
TRACE::2023-09-13.20:26:08::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-13.20:26:08::SCWSystem::dir created 
TRACE::2023-09-13.20:26:08::SCWSystem::Writing the bif 
TRACE::2023-09-13.20:26:08::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-13.20:26:08::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-13.20:26:08::SCWPlatform::Completed generating the platform
TRACE::2023-09-13.20:26:08::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:26:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.20:26:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.20:26:08::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.20:26:08::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:26:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.20:26:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.20:26:08::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.20:26:08::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:26:08::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:26:08::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:26:08::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:26:08::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:26:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:26:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-13.20:26:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-13.20:26:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:26:08::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:26:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:26:08::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:26:08::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:26:08::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:26:08::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:26:08::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:26:08::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:26:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:26:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-13.20:26:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-13.20:26:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:26:08::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:26:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:26:08::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:26:08::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"2db04a7ee58adbbcf51873f8104cd598",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e7d24f9da2522e6a35c97eaa7d6759de",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-13.20:26:08::SCWPlatform::updated the xpfm file.
TRACE::2023-09-13.20:26:08::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:26:08::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:26:08::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:26:08::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:26:08::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:26:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:26:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-13.20:26:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-13.20:26:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:26:08::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:26:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:26:08::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:05::SCWPlatform::DSA given /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:05::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:05::SCWPlatform:: Platform location is /home/tudor/workspace/test_mul/tempdsa
TRACE::2023-09-13.20:27:05::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:06::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-13.20:27:06::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:06::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-13.20:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-13.20:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:06::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:06::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-13.20:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-13.20:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:06::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:06::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:27:06::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:06::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform::DSA given /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/tempdsa
TRACE::2023-09-13.20:27:06::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:06::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-13.20:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:06::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-13.20:27:06::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:06::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-13.20:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-13.20:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:06::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:06::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-13.20:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-13.20:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:06::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:06::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:27:06::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:06::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform::DSA given /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/tempdsa
TRACE::2023-09-13.20:27:06::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:06::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-13.20:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:06::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.20:27:06::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.20:27:06::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.20:27:06::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-13.20:27:06::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:06::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.20:27:06::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.20:27:06::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.20:27:06::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-13.20:27:06::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:06::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:06::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-13.20:27:07::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2023-09-13.20:27:07::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-13.20:27:07::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:07::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.20:27:07::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-13.20:27:07::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:07::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.20:27:07::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:07::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:07::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:07::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:07::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-13.20:27:07::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-13.20:27:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:07::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:07::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:27:07::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:07::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:07::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:07::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:07::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:07::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-13.20:27:07::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-13.20:27:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:07::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:07::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:27:07::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:07::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"bf8dd543490d331fd93173a384830bb11",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"b5e37d4063aeb3048c8146170ffcd5b51",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-09-13.20:27:08::SCWPlatform::Clearing the existing platform
TRACE::2023-09-13.20:27:08::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-13.20:27:08::SCWBDomain::clearing the fsbl build
TRACE::2023-09-13.20:27:08::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:08::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:08::SCWSystem::Clearing the domains completed.
TRACE::2023-09-13.20:27:08::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-13.20:27:08::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:08::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:08::SCWPlatform:: Platform location is /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:08::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:08::SCWPlatform::Removing the HwDB with name /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:08::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:08::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:08::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:08::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:08::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-13.20:27:09::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWReader::Active system found as  test_mul
TRACE::2023-09-13.20:27:09::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-13.20:27:09::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-13.20:27:09::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-13.20:27:09::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:09::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:09::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:09::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:09::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:09::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:09::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-13.20:27:09::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:09::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:09::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:09::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-13.20:27:09::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-13.20:27:09::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:09::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:09::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:09::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:27:09::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:09::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:09::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:09::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:09::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:27:09::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:09::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-13.20:27:09::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.20:27:09::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.20:27:09::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.20:27:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-13.20:27:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:09::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:09::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:09::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:27:09::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:09::SCWReader::No isolation master present  
TRACE::2023-09-13.20:27:09::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-13.20:27:09::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-13.20:27:09::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:09::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:09::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:09::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:09::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:09::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:27:09::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:09::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:09::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:09::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-13.20:27:09::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-13.20:27:09::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:09::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.20:27:09::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.20:27:09::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.20:27:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-13.20:27:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:09::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-13.20:27:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:09::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:09::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:27:09::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:09::SCWReader::No isolation master present  
LOG::2023-09-13.20:27:16::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-13.20:27:16::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-13.20:27:16::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-13.20:27:16::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-13.20:27:16::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-13.20:27:16::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-13.20:27:16::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-09-13.20:27:16::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-13.20:27:16::SCWSystem::Not a boot domain 
LOG::2023-09-13.20:27:16::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-13.20:27:16::SCWDomain::Generating domain artifcats
TRACE::2023-09-13.20:27:16::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-13.20:27:16::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-13.20:27:16::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-13.20:27:16::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-13.20:27:16::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:16::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:16::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:16::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:16::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-13.20:27:16::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-09-13.20:27:16::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-09-13.20:27:16::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2023-09-13.20:27:16::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:16::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:27:16::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:16::SCWMssOS::Completed writing the mss file at /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-13.20:27:16::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:16::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-13.20:27:16::SCWMssOS::doing bsp build ... 
TRACE::2023-09-13.20:27:16::SCWMssOS::System Command Ran  cd  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-13.20:27:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-13.20:27:16::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-13.20:27:16::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-13.20:27:16::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-13.20:27:16::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-13.20:27:16::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-13.20:27:16::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-13.20:27:16::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-13.20:27:16::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-13.20:27:16::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-13.20:27:16::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.20:27:16::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.20:27:16::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-13.20:27:16::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-13.20:27:16::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/llfifo_v5_5/src

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.20:27:16::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.20:27:16::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.20:27:16::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.20:27:16::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-13.20:27:16::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-13.20:27:16::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.20:27:16::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.20:27:16::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-13.20:27:16::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-13.20:27:16::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-13.20:27:16::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-13.20:27:16::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-13.20:27:16::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-13.20:27:16::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-13.20:27:16::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-13.20:27:16::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-13.20:27:16::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-13.20:27:16::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-13.20:27:16::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-13.20:27:16::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-13.20:27:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-13.20:27:16::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-13.20:27:16::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-13.20:27:16::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-13.20:27:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-13.20:27:16::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/llfifo_v5_5/src

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-13.20:27:16::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-13.20:27:16::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-13.20:27:16::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-13.20:27:16::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-13.20:27:16::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-13.20:27:16::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-13.20:27:16::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-13.20:27:16::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-13.20:27:16::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-13.20:27:16::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-13.20:27:16::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-13.20:27:16::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:16::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-13.20:27:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-13.20:27:16::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-13.20:27:16::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-13.20:27:17::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-13.20:27:17::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-13.20:27:17::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-13.20:27:17::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-13.20:27:17::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-13.20:27:17::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-13.20:27:17::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-13.20:27:17::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-13.20:27:17::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-13.20:27:17::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-13.20:27:17::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-13.20:27:17::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-13.20:27:17::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-13.20:27:17::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-13.20:27:17::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-13.20:27:17::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-13.20:27:17::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-13.20:27:17::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-13.20:27:17::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-13.20:27:17::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-13.20:27:17::SCWMssOS::ps7_cortexa9_0/lib/xllfifo.o ps7_cortexa9_0/lib/xllfifo_g.o ps7_cortexa9_0/lib/xllfifo_sinit.o ps7_cortexa9_0/lib/xplatform_inf
TRACE::2023-09-13.20:27:17::SCWMssOS::o.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.
TRACE::2023-09-13.20:27:17::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib
TRACE::2023-09-13.20:27:17::SCWMssOS::/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_
TRACE::2023-09-13.20:27:17::SCWMssOS::cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.
TRACE::2023-09-13.20:27:17::SCWMssOS::o ps7_cortexa9_0/lib/xstreamer.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_c
TRACE::2023-09-13.20:27:17::SCWMssOS::ortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_se
TRACE::2023-09-13.20:27:17::SCWMssOS::lftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-13.20:27:17::SCWMssOS::Finished building libraries

TRACE::2023-09-13.20:27:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-13.20:27:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-13.20:27:17::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-13.20:27:17::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-13.20:27:17::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-13.20:27:17::SCWPlatform::Started preparing the platform 
TRACE::2023-09-13.20:27:17::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-13.20:27:17::SCWSystem::dir created 
TRACE::2023-09-13.20:27:17::SCWSystem::Writing the bif 
TRACE::2023-09-13.20:27:17::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-13.20:27:17::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-13.20:27:17::SCWPlatform::Completed generating the platform
TRACE::2023-09-13.20:27:17::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-13.20:27:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-13.20:27:17::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.20:27:17::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-13.20:27:17::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:17::SCWMssOS::Commit changes completed.
TRACE::2023-09-13.20:27:17::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:17::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:17::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:17::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:17::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-09-13.20:27:17::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-09-13.20:27:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:17::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:17::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:27:17::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-13.20:27:17::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:17::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:17::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:17::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:17::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-09-13.20:27:17::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-09-13.20:27:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:17::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:17::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:27:17::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:17::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"bf8dd543490d331fd93173a384830bb11",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"b5e37d4063aeb3048c8146170ffcd5b5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-13.20:27:17::SCWPlatform::updated the xpfm file.
TRACE::2023-09-13.20:27:17::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:17::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:17::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:17::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-13.20:27:17::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-13.20:27:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-13.20:27:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-09-13.20:27:17::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-09-13.20:27:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-13.20:27:17::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-13.20:27:17::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-13.20:27:17::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:40::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:40::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:40::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:40::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:40::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-15.11:24:41::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWReader::Active system found as  test_mul
TRACE::2023-09-15.11:24:41::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-15.11:24:41::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-15.11:24:41::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-15.11:24:41::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:41::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:41::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-15.11:24:41::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-15.11:24:41::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-15.11:24:41::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:41::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.11:24:41::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:41::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.11:24:41::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:41::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.11:24:41::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:41::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.11:24:41::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:41::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.11:24:41::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:41::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.11:24:41::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-15.11:24:41::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-15.11:24:41::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.11:24:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-15.11:24:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:41::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.11:24:41::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWReader::No isolation master present  
TRACE::2023-09-15.11:24:41::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-15.11:24:41::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-15.11:24:41::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:41::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.11:24:41::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-15.11:24:41::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-15.11:24:41::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:41::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.11:24:41::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:41::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.11:24:41::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:41::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.11:24:41::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:41::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.11:24:41::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-15.11:24:41::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-15.11:24:41::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.11:24:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-15.11:24:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:41::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.11:24:41::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:41::SCWReader::No isolation master present  
TRACE::2023-09-15.11:24:46::SCWPlatform::DSA given /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:46::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:46::SCWPlatform:: Platform location is /home/tudor/workspace/test_mul/tempdsa
TRACE::2023-09-15.11:24:46::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:47::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-15.11:24:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:47::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:47::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.11:24:47::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/tempdsa
TRACE::2023-09-15.11:24:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:47::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-15.11:24:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:47::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-15.11:24:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.11:24:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.11:24:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:47::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:47::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.11:24:47::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/tempdsa
TRACE::2023-09-15.11:24:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:47::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-15.11:24:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:47::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-15.11:24:47::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-15.11:24:47::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.11:24:47::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-15.11:24:47::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:47::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-15.11:24:47::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-15.11:24:47::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.11:24:47::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-15.11:24:47::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-15.11:24:47::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2023-09-15.11:24:47::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-15.11:24:47::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:47::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.11:24:47::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-15.11:24:47::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:47::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.11:24:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-15.11:24:47::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-15.11:24:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:47::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:47::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.11:24:47::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-15.11:24:47::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-15.11:24:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:47::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:47::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.11:24:47::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:47::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"393686b387e896459ef2a09f37bd35911",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"46efe0933e94eed7ecbf7b65228768cd1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-15.11:24:53::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-15.11:24:53::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-15.11:24:53::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-15.11:24:53::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-15.11:24:53::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-15.11:24:53::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-15.11:24:53::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-09-15.11:24:53::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-15.11:24:53::SCWSystem::Not a boot domain 
LOG::2023-09-15.11:24:53::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-15.11:24:53::SCWDomain::Generating domain artifcats
TRACE::2023-09-15.11:24:53::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-15.11:24:53::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-15.11:24:53::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-15.11:24:53::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-15.11:24:53::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:53::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:53::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:53::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:53::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-15.11:24:53::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-15.11:24:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:53::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:53::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.11:24:53::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:53::SCWMssOS::Completed writing the mss file at /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-15.11:24:53::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:53::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-15.11:24:53::SCWMssOS::doing bsp build ... 
TRACE::2023-09-15.11:24:53::SCWMssOS::System Command Ran  cd  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-15.11:24:53::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-15.11:24:53::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-15.11:24:53::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-15.11:24:53::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-15.11:24:53::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-15.11:24:53::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-15.11:24:53::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-15.11:24:53::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-15.11:24:53::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-15.11:24:53::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-15.11:24:53::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.11:24:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.11:24:53::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-15.11:24:53::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-15.11:24:53::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/llfifo_v5_5/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.11:24:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.11:24:53::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.11:24:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.11:24:53::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-15.11:24:53::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-15.11:24:53::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.11:24:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.11:24:53::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-15.11:24:53::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-15.11:24:53::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-15.11:24:53::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-15.11:24:53::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.11:24:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.11:24:53::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-15.11:24:53::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-15.11:24:53::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-15.11:24:53::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-15.11:24:53::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-15.11:24:53::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-15.11:24:53::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-15.11:24:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-15.11:24:53::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.11:24:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.11:24:53::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-15.11:24:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-15.11:24:53::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/llfifo_v5_5/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.11:24:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.11:24:53::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.11:24:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.11:24:53::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-15.11:24:53::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-15.11:24:53::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.11:24:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.11:24:53::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-15.11:24:53::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-15.11:24:53::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-15.11:24:53::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-15.11:24:53::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:53::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-15.11:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.11:24:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.11:24:53::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.11:24:54::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-15.11:24:54::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-15.11:24:54::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-15.11:24:54::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-15.11:24:54::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-15.11:24:54::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-15.11:24:54::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-15.11:24:54::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-15.11:24:54::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-15.11:24:54::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-15.11:24:54::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-15.11:24:54::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-15.11:24:54::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-15.11:24:54::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-15.11:24:54::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-15.11:24:54::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-15.11:24:54::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-15.11:24:54::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-15.11:24:54::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-15.11:24:54::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-15.11:24:54::SCWMssOS::ps7_cortexa9_0/lib/xllfifo.o ps7_cortexa9_0/lib/xllfifo_g.o ps7_cortexa9_0/lib/xllfifo_sinit.o ps7_cortexa9_0/lib/xplatform_inf
TRACE::2023-09-15.11:24:54::SCWMssOS::o.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.
TRACE::2023-09-15.11:24:54::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib
TRACE::2023-09-15.11:24:54::SCWMssOS::/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_
TRACE::2023-09-15.11:24:54::SCWMssOS::cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.
TRACE::2023-09-15.11:24:54::SCWMssOS::o ps7_cortexa9_0/lib/xstreamer.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_c
TRACE::2023-09-15.11:24:54::SCWMssOS::ortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_se
TRACE::2023-09-15.11:24:54::SCWMssOS::lftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-15.11:24:54::SCWMssOS::Finished building libraries

TRACE::2023-09-15.11:24:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-15.11:24:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-15.11:24:54::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-15.11:24:54::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-15.11:24:54::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-15.11:24:54::SCWPlatform::Started preparing the platform 
TRACE::2023-09-15.11:24:54::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-15.11:24:54::SCWSystem::dir created 
TRACE::2023-09-15.11:24:54::SCWSystem::Writing the bif 
TRACE::2023-09-15.11:24:54::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-15.11:24:54::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-15.11:24:54::SCWPlatform::Completed generating the platform
TRACE::2023-09-15.11:24:54::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-15.11:24:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-15.11:24:54::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.11:24:54::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-15.11:24:54::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:54::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.11:24:54::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:54::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:54::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:54::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:54::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-15.11:24:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-15.11:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:54::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:54::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.11:24:54::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.11:24:54::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:54::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:54::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:54::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:54::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-15.11:24:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-15.11:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:54::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:54::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.11:24:54::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:54::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"393686b387e896459ef2a09f37bd35911",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"46efe0933e94eed7ecbf7b65228768cd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-15.11:24:54::SCWPlatform::updated the xpfm file.
TRACE::2023-09-15.11:24:54::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:54::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:54::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:54::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.11:24:54::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.11:24:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.11:24:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-15.11:24:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-15.11:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.11:24:54::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.11:24:54::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.11:24:54::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:37:59::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:37:59::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:37:59::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:37:59::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:37:59::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:37:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:37:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-15.12:38:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWReader::Active system found as  test_mul
TRACE::2023-09-15.12:38:00::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-15.12:38:00::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-15.12:38:00::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-15.12:38:00::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:00::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:00::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-15.12:38:00::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-15.12:38:00::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-15.12:38:00::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:00::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.12:38:00::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:00::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.12:38:00::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:00::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.12:38:00::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:00::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.12:38:00::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:00::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.12:38:00::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:00::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.12:38:00::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-15.12:38:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-15.12:38:00::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.12:38:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-15.12:38:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:00::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.12:38:00::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWReader::No isolation master present  
TRACE::2023-09-15.12:38:00::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-15.12:38:00::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-15.12:38:00::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:00::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.12:38:00::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-15.12:38:00::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-15.12:38:00::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:00::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.12:38:00::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:00::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.12:38:00::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:00::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.12:38:00::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:00::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.12:38:00::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-15.12:38:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-15.12:38:00::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.12:38:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-15.12:38:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:00::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.12:38:00::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:00::SCWReader::No isolation master present  
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA given /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform:: Platform location is /home/tudor/workspace/test_mul/tempdsa
TRACE::2023-09-15.12:38:04::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.12:38:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:04::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-15.12:38:04::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:04::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:04::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:04::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:04::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.12:38:04::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:04::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA given /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/tempdsa
TRACE::2023-09-15.12:38:04::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.12:38:04::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-15.12:38:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:04::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-15.12:38:04::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:04::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:04::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:04::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-15.12:38:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-15.12:38:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-15.12:38:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:04::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.12:38:04::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:04::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA given /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/tempdsa
TRACE::2023-09-15.12:38:04::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.12:38:04::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-15.12:38:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:04::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-15.12:38:04::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-15.12:38:04::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.12:38:04::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-15.12:38:04::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:04::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-15.12:38:04::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-15.12:38:04::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.12:38:04::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-15.12:38:04::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:04::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:04::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.12:38:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-15.12:38:05::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2023-09-15.12:38:05::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-15.12:38:05::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:05::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.12:38:05::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-15.12:38:05::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:05::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.12:38:05::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:05::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:05::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:05::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:05::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.12:38:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-15.12:38:05::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-15.12:38:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:05::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:05::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.12:38:05::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.12:38:05::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:05::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:05::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:05::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.12:38:05::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.12:38:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.12:38:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-15.12:38:05::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-15.12:38:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.12:38:05::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:05::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.12:38:05::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.12:38:05::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"393686b387e896459ef2a09f37bd35911",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"46efe0933e94eed7ecbf7b65228768cd1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-09-15.13:51:46::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:46::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:46::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:46::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:46::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWReader::Active system found as  test_mul
TRACE::2023-09-15.13:51:47::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-15.13:51:47::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-15.13:51:47::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-15.13:51:47::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:47::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:47::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.13:51:47::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2023-09-15.13:51:47::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-15.13:51:47::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:47::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.13:51:47::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:47::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.13:51:47::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:47::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.13:51:47::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:47::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.13:51:47::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:47::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.13:51:47::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:47::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.13:51:47::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-15.13:51:47::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-15.13:51:47::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.13:51:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-15.13:51:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:47::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.13:51:47::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWReader::No isolation master present  
TRACE::2023-09-15.13:51:47::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-15.13:51:47::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-15.13:51:47::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:47::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.13:51:47::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2023-09-15.13:51:47::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-15.13:51:47::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:47::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.13:51:47::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:47::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.13:51:47::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:47::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.13:51:47::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:47::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.13:51:47::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-15.13:51:47::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-15.13:51:47::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.13:51:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-15.13:51:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:47::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.13:51:47::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWReader::No isolation master present  
LOG::2023-09-15.13:51:47::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-15.13:51:47::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-15.13:51:47::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-15.13:51:47::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-15.13:51:47::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-15.13:51:47::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-15.13:51:47::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:47::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.13:51:47::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWBDomain::Completed writing the mss file at /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-09-15.13:51:47::SCWBDomain::bsp generated is stale removing and regenerating. 
KEYINFO::2023-09-15.13:51:47::SCWMssOS::Removing file /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system_1.mss
TRACE::2023-09-15.13:51:47::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:47::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:47::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.13:51:47::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:47::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2023-09-15.13:51:47::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-15.13:51:47::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:49::SCWBDomain::removing the temporary location in _platform.
TRACE::2023-09-15.13:51:49::SCWBDomain::Makefile is Updated.
TRACE::2023-09-15.13:51:49::SCWBDomain::doing clean.
TRACE::2023-09-15.13:51:49::SCWBDomain::System Command Ran  cd  /home/tudor/workspace/test_mul/zynq_fsbl ; bash -c "make  clean" 
TRACE::2023-09-15.13:51:49::SCWBDomain::rm -rf  fsbl_hooks.o  image_mover.o  main.o  md5.o  nand.o  nor.o  pcap.o  ps7_init.o  qspi.o  rsa.o  sd.o  fsbl_handoff.o zynq
TRACE::2023-09-15.13:51:49::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2023-09-15.13:51:49::SCWBDomain::System Command Ran  cd  /home/tudor/workspace/test_mul/zynq_fsbl ; bash -c " make -C zynq_fsbl_bsp ; make  " 
TRACE::2023-09-15.13:51:49::SCWBDomain::make: Entering directory '/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-09-15.13:51:49::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-15.13:51:49::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-15.13:51:49::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-15.13:51:49::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-15.13:51:49::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-15.13:51:49::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-15.13:51:49::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-15.13:51:49::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-15.13:51:49::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.13:51:49::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.13:51:49::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-15.13:51:49::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-15.13:51:49::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/llfifo_v5_5/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.13:51:49::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.13:51:49::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.13:51:49::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.13:51:49::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-15.13:51:49::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-15.13:51:49::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.13:51:49::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.13:51:49::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-15.13:51:49::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-15.13:51:49::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-15.13:51:49::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-15.13:51:49::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.13:51:49::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.13:51:49::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_0/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.13:51:49::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.13:51:49::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.13:51:49::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.13:51:49::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.13:51:49::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.13:51:49::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Finished building libraries sequentially.

TRACE::2023-09-15.13:51:49::SCWBDomain::make -j 30 --no-print-directory par_libs

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-15.13:51:49::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-15.13:51:49::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-15.13:51:49::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-15.13:51:49::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-15.13:51:49::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-15.13:51:49::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-15.13:51:49::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-15.13:51:49::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.13:51:49::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.13:51:49::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-15.13:51:49::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-15.13:51:49::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/llfifo_v5_5/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.13:51:49::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.13:51:49::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.13:51:49::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.13:51:49::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-15.13:51:49::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-15.13:51:49::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.13:51:49::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.13:51:49::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-15.13:51:49::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-15.13:51:49::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-15.13:51:49::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-15.13:51:49::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.13:51:49::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.13:51:49::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2023-09-15.13:51:49::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_0/src

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.13:51:49::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.13:51:49::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.13:51:49::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.13:51:49::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-15.13:51:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-15.13:51:50::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-15.13:51:50::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-15.13:51:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-15.13:51:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-15.13:51:50::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-15.13:51:50::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-15.13:51:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-15.13:51:50::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-15.13:51:50::SCWBDomain::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.13:51:50::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.13:51:50::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-15.13:51:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-15.13:51:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-15.13:51:50::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-15.13:51:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-15.13:51:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-15.13:51:50::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/llfifo_v5_5/src

TRACE::2023-09-15.13:51:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.13:51:50::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.13:51:50::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-15.13:51:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.13:51:50::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.13:51:50::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-15.13:51:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-15.13:51:50::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-15.13:51:50::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-15.13:51:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-15.13:51:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.13:51:50::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.13:51:50::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-15.13:51:50::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-15.13:51:50::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-15.13:51:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-15.13:51:50::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-15.13:51:50::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-15.13:51:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.13:51:50::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.13:51:50::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_0/src

TRACE::2023-09-15.13:51:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.13:51:50::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.13:51:50::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:50::SCWBDomain::Finished building libraries parallelly.

TRACE::2023-09-15.13:51:50::SCWBDomain::make --no-print-directory archive

TRACE::2023-09-15.13:51:50::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-15.13:51:50::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-15.13:51:50::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-15.13:51:50::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-15.13:51:50::SCWBDomain::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-15.13:51:50::SCWBDomain::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-15.13:51:50::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-15.13:51:50::SCWBDomain::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-15.13:51:50::SCWBDomain::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-15.13:51:50::SCWBDomain::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-15.13:51:50::SCWBDomain::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-15.13:51:50::SCWBDomain::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-15.13:51:50::SCWBDomain::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-15.13:51:50::SCWBDomain::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-15.13:51:50::SCWBDomain::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-15.13:51:50::SCWBDomain::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-15.13:51:50::SCWBDomain::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-15.13:51:50::SCWBDomain::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-15.13:51:50::SCWBDomain::ps7_cortexa9_0/lib/xllfifo.o ps7_cortexa9_0/lib/xllfifo_g.o ps7_cortexa9_0/lib/xllfifo_sinit.o ps7_cortexa9_0/lib/xplatform_inf
TRACE::2023-09-15.13:51:50::SCWBDomain::o.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.
TRACE::2023-09-15.13:51:50::SCWBDomain::o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib
TRACE::2023-09-15.13:51:50::SCWBDomain::/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_
TRACE::2023-09-15.13:51:50::SCWBDomain::cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.
TRACE::2023-09-15.13:51:50::SCWBDomain::o ps7_cortexa9_0/lib/xstreamer.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_c
TRACE::2023-09-15.13:51:50::SCWBDomain::ortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_se
TRACE::2023-09-15.13:51:50::SCWBDomain::lftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-15.13:51:50::SCWBDomain::Finished building libraries

TRACE::2023-09-15.13:51:50::SCWBDomain::make: Leaving directory '/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-09-15.13:51:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2023-09-15.13:51:50::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-09-15.13:51:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2023-09-15.13:51:50::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-09-15.13:51:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-09-15.13:51:50::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-09-15.13:51:51::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-09-15.13:51:51::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-09-15.13:51:51::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-09-15.13:51:51::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-09-15.13:51:51::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-09-15.13:51:51::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-09-15.13:51:51::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-09-15.13:51:51::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-09-15.13:51:51::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2023-09-15.13:51:51::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2023-09-15.13:51:51::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-09-15.13:51:51::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-09-15.13:51:51::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-09-15.13:51:51::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-09-15.13:51:51::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2023-09-15.13:51:51::SCWBDomain::exa9_0/include -I.

TRACE::2023-09-15.13:51:51::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2023-09-15.13:51:51::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-09-15.13:51:51::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2023-09-15.13:51:51::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2023-09-15.13:51:51::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2023-09-15.13:51:51::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                               -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_c
TRACE::2023-09-15.13:51:51::SCWBDomain::ortexa9_0/lib -L./ -Tlscript.ld

LOG::2023-09-15.13:51:51::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-15.13:51:51::SCWSystem::Not a boot domain 
LOG::2023-09-15.13:51:51::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-15.13:51:51::SCWDomain::Generating domain artifcats
TRACE::2023-09-15.13:51:51::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-15.13:51:51::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-15.13:51:51::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-15.13:51:51::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-15.13:51:51::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:51::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:51::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:51::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:51::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:51::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:51::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:51::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.13:51:51::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:51::SCWMssOS::Completed writing the mss file at /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-15.13:51:51::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:51::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-15.13:51:51::SCWMssOS::doing bsp build ... 
TRACE::2023-09-15.13:51:51::SCWMssOS::System Command Ran  cd  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-15.13:51:51::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-15.13:51:51::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-15.13:51:51::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-15.13:51:51::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-15.13:51:51::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-15.13:51:51::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-15.13:51:51::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-15.13:51:51::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-15.13:51:51::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-15.13:51:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-15.13:51:51::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.13:51:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.13:51:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-15.13:51:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-15.13:51:51::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/llfifo_v5_5/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.13:51:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.13:51:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.13:51:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.13:51:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-15.13:51:51::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-15.13:51:51::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.13:51:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.13:51:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-15.13:51:51::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-15.13:51:51::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-15.13:51:51::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-15.13:51:51::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.13:51:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.13:51:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-15.13:51:51::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-15.13:51:51::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-15.13:51:51::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-15.13:51:51::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-15.13:51:51::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-15.13:51:51::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-15.13:51:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-15.13:51:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.13:51:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.13:51:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/llfifo_v5_5/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-15.13:51:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-15.13:51:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.13:51:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.13:51:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.13:51:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.13:51:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-15.13:51:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-15.13:51:51::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.13:51:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.13:51:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-15.13:51:51::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-15.13:51:51::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-15.13:51:51::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-15.13:51:51::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-15.13:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.13:51:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.13:51:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.13:51:52::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-15.13:51:52::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-15.13:51:52::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-15.13:51:52::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-15.13:51:52::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-15.13:51:52::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-15.13:51:52::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-15.13:51:52::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-15.13:51:52::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-15.13:51:52::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-15.13:51:52::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-15.13:51:52::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-15.13:51:52::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-15.13:51:52::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-15.13:51:52::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-15.13:51:52::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-15.13:51:52::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-15.13:51:52::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-15.13:51:52::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-15.13:51:52::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-15.13:51:52::SCWMssOS::ps7_cortexa9_0/lib/xllfifo.o ps7_cortexa9_0/lib/xllfifo_g.o ps7_cortexa9_0/lib/xllfifo_sinit.o ps7_cortexa9_0/lib/xplatform_inf
TRACE::2023-09-15.13:51:52::SCWMssOS::o.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.
TRACE::2023-09-15.13:51:52::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib
TRACE::2023-09-15.13:51:52::SCWMssOS::/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_
TRACE::2023-09-15.13:51:52::SCWMssOS::cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.
TRACE::2023-09-15.13:51:52::SCWMssOS::o ps7_cortexa9_0/lib/xstreamer.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_c
TRACE::2023-09-15.13:51:52::SCWMssOS::ortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_se
TRACE::2023-09-15.13:51:52::SCWMssOS::lftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-15.13:51:52::SCWMssOS::Finished building libraries

TRACE::2023-09-15.13:51:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-15.13:51:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-15.13:51:52::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-15.13:51:52::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-15.13:51:52::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-15.13:51:52::SCWPlatform::Started preparing the platform 
TRACE::2023-09-15.13:51:52::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-15.13:51:52::SCWSystem::dir created 
TRACE::2023-09-15.13:51:52::SCWSystem::Writing the bif 
TRACE::2023-09-15.13:51:52::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-15.13:51:52::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-15.13:51:52::SCWPlatform::Completed generating the platform
TRACE::2023-09-15.13:51:52::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-15.13:51:52::SCWMssOS::Running validate of swdbs.
KEYINFO::2023-09-15.13:51:52::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2023-09-15.13:51:52::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2023-09-15.13:51:52::SCWMssOS::Cleared the swdb table entry
TRACE::2023-09-15.13:51:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2023-09-15.13:51:52::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:52::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.13:51:52::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2023-09-15.13:51:52::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:52::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.13:51:52::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:52::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:52::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:52::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:52::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:52::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:52::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.13:51:52::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.13:51:52::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:52::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:52::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:52::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:52::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:52::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:52::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.13:51:52::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:52::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"393686b387e896459ef2a09f37bd3591",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"46efe0933e94eed7ecbf7b65228768cd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-15.13:51:52::SCWPlatform::updated the xpfm file.
TRACE::2023-09-15.13:51:52::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:52::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:52::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:52::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.13:51:52::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.13:51:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.13:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-15.13:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-15.13:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.13:51:52::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.13:51:52::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.13:51:52::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWPlatform::Clearing the existing platform
TRACE::2023-09-15.14:16:38::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-15.14:16:38::SCWBDomain::clearing the fsbl build
TRACE::2023-09-15.14:16:38::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWSystem::Clearing the domains completed.
TRACE::2023-09-15.14:16:38::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform location is /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Removing the HwDB with name /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-15.14:16:38::SCWPlatform::Opened new HwDB with name design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWReader::Active system found as  test_mul
TRACE::2023-09-15.14:16:38::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-15.14:16:38::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-15.14:16:38::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-15.14:16:38::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:38::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:38::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:16:38::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2023-09-15.14:16:38::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-15.14:16:38::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:38::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:16:38::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:38::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:16:38::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:38::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:16:38::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:38::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:16:38::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:38::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:16:38::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:38::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:16:38::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-15.14:16:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-15.14:16:38::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.14:16:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-15.14:16:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:38::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:16:38::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWReader::No isolation master present  
TRACE::2023-09-15.14:16:38::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-15.14:16:38::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-15.14:16:38::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:38::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:16:38::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2023-09-15.14:16:38::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-15.14:16:38::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:38::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:16:38::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:38::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:16:38::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:38::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:16:38::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:38::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:16:38::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-15.14:16:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-15.14:16:38::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.14:16:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-15.14:16:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:38::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:38::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:16:38::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:38::SCWReader::No isolation master present  
TRACE::2023-09-15.14:16:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform:: Platform location is /home/tudor/workspace/test_mul/tempdsa
TRACE::2023-09-15.14:16:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:41::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-15.14:16:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:41::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:41::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:41::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:41::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:16:41::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/tempdsa
TRACE::2023-09-15.14:16:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:41::SCWPlatform::update - Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-15.14:16:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:41::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-15.14:16:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:41::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-09-15.14:16:41::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-15.14:16:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:41::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:41::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:16:41::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:41::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform::DSA given /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/tempdsa
TRACE::2023-09-15.14:16:41::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:41::SCWPlatform::update - Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-15.14:16:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:41::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-15.14:16:41::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-15.14:16:41::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.14:16:41::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-15.14:16:41::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:41::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-15.14:16:41::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-15.14:16:41::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.14:16:41::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-15.14:16:41::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:42::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:42::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:42::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:42::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:42::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-15.14:16:42::SCWPlatform::Opened new HwDB with name design_1_wrapper_11
TRACE::2023-09-15.14:16:42::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2023-09-15.14:16:42::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:42::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.14:16:42::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2023-09-15.14:16:42::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:42::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.14:16:42::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:42::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:42::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:42::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:42::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-09-15.14:16:42::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2023-09-15.14:16:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:42::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:42::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:16:42::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:16:42::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:42::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:42::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:42::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:42::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-09-15.14:16:42::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2023-09-15.14:16:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:42::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:42::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:16:42::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:42::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"393686b387e896459ef2a09f37bd35911",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"46efe0933e94eed7ecbf7b65228768cd1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-15.14:16:59::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-15.14:16:59::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-15.14:16:59::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-15.14:16:59::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-15.14:16:59::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-15.14:16:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-15.14:16:59::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-09-15.14:16:59::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-15.14:16:59::SCWSystem::Not a boot domain 
LOG::2023-09-15.14:16:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-15.14:16:59::SCWDomain::Generating domain artifcats
TRACE::2023-09-15.14:16:59::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-15.14:16:59::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-15.14:16:59::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-15.14:16:59::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-15.14:16:59::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:59::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:59::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:59::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:16:59::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:16:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:16:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-09-15.14:16:59::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2023-09-15.14:16:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:16:59::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:59::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:16:59::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:59::SCWMssOS::Completed writing the mss file at /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-15.14:16:59::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:16:59::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-15.14:16:59::SCWMssOS::doing bsp build ... 
TRACE::2023-09-15.14:16:59::SCWMssOS::System Command Ran  cd  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-15.14:16:59::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-15.14:16:59::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-15.14:16:59::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-15.14:16:59::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-15.14:16:59::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-15.14:16:59::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-15.14:16:59::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-15.14:16:59::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-15.14:16:59::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-15.14:16:59::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-15.14:16:59::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.14:16:59::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.14:16:59::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-15.14:16:59::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-15.14:16:59::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/llfifo_v5_5/src

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.14:16:59::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.14:16:59::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.14:16:59::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.14:16:59::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-15.14:16:59::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-15.14:16:59::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.14:16:59::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.14:16:59::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-15.14:16:59::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-15.14:16:59::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-15.14:16:59::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-15.14:16:59::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-15.14:16:59::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-15.14:16:59::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-15.14:16:59::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-15.14:16:59::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-15.14:16:59::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-15.14:16:59::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-15.14:16:59::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-15.14:16:59::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.14:16:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.14:16:59::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/llfifo_v5_5/src

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-15.14:16:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-15.14:16:59::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-15.14:16:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-15.14:16:59::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.14:16:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.14:16:59::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-15.14:16:59::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-15.14:16:59::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.14:16:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.14:16:59::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.14:16:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.14:16:59::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-15.14:16:59::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-15.14:16:59::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-15.14:16:59::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-15.14:16:59::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-15.14:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-15.14:16:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-15.14:16:59::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-15.14:16:59::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-15.14:16:59::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-15.14:16:59::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-15.14:16:59::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-15.14:16:59::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-15.14:16:59::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-15.14:16:59::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-15.14:16:59::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-15.14:16:59::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-15.14:16:59::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-15.14:16:59::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-15.14:16:59::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-15.14:16:59::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-15.14:16:59::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-15.14:16:59::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-15.14:16:59::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-15.14:16:59::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-15.14:16:59::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-15.14:16:59::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-15.14:16:59::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-15.14:16:59::SCWMssOS::ps7_cortexa9_0/lib/xllfifo.o ps7_cortexa9_0/lib/xllfifo_g.o ps7_cortexa9_0/lib/xllfifo_sinit.o ps7_cortexa9_0/lib/xplatform_inf
TRACE::2023-09-15.14:16:59::SCWMssOS::o.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.
TRACE::2023-09-15.14:16:59::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib
TRACE::2023-09-15.14:16:59::SCWMssOS::/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_
TRACE::2023-09-15.14:16:59::SCWMssOS::cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.
TRACE::2023-09-15.14:16:59::SCWMssOS::o ps7_cortexa9_0/lib/xstreamer.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_c
TRACE::2023-09-15.14:16:59::SCWMssOS::ortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_se
TRACE::2023-09-15.14:16:59::SCWMssOS::lftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-15.14:16:59::SCWMssOS::Finished building libraries

TRACE::2023-09-15.14:17:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-15.14:17:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-15.14:17:00::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-15.14:17:00::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-15.14:17:00::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-15.14:17:00::SCWPlatform::Started preparing the platform 
TRACE::2023-09-15.14:17:00::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-15.14:17:00::SCWSystem::dir created 
TRACE::2023-09-15.14:17:00::SCWSystem::Writing the bif 
TRACE::2023-09-15.14:17:00::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-15.14:17:00::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-15.14:17:00::SCWPlatform::Completed generating the platform
TRACE::2023-09-15.14:17:00::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:17:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-15.14:17:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-15.14:17:00::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.14:17:00::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:17:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2023-09-15.14:17:00::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:17:00::SCWMssOS::Commit changes completed.
TRACE::2023-09-15.14:17:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:17:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:17:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:17:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:17:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:17:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:17:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-09-15.14:17:00::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2023-09-15.14:17:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:17:00::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:17:00::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:17:00::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-15.14:17:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:17:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:17:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:17:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:17:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:17:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:17:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-09-15.14:17:00::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2023-09-15.14:17:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:17:00::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:17:00::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:17:00::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:17:00::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"393686b387e896459ef2a09f37bd35911",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"46efe0933e94eed7ecbf7b65228768cd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-15.14:17:00::SCWPlatform::updated the xpfm file.
TRACE::2023-09-15.14:17:00::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:17:00::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:17:00::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:17:00::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-15.14:17:00::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-15.14:17:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-15.14:17:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-09-15.14:17:00::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2023-09-15.14:17:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-15.14:17:00::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-15.14:17:00::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
/home/tudor/workspace/testplatform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/testplatform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-15.14:17:00::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:10::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-16.18:11:10::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWReader::Active system found as  test_mul
TRACE::2023-09-16.18:11:10::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-16.18:11:10::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-16.18:11:10::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-16.18:11:10::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:10::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:10::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:10::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:10::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:10::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:10::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-16.18:11:10::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-16.18:11:10::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-16.18:11:10::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:10::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:10::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:11:10::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:10::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:10::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:11:10::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:10::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:10::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:11:10::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:10::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:10::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:11:10::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:10::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:10::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:11:10::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:10::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:10::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:11:10::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-16.18:11:10::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-16.18:11:10::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.18:11:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-16.18:11:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:10::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:10::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:11:10::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWReader::No isolation master present  
TRACE::2023-09-16.18:11:10::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-16.18:11:10::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-16.18:11:10::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:10::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:10::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:10::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:10::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:11:10::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-16.18:11:10::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-16.18:11:10::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:10::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:10::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:11:10::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:10::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:10::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:11:10::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:10::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:10::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:11:10::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:10::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:10::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:11:10::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-16.18:11:10::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-16.18:11:10::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.18:11:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-16.18:11:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:10::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:10::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:11:10::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:10::SCWReader::No isolation master present  
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA given /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform:: Platform location is /home/tudor/workspace/test_mul/tempdsa
TRACE::2023-09-16.18:11:13::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:13::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-16.18:11:13::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:13::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:13::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:13::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:13::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:13::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:11:13::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:13::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA given /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/tempdsa
TRACE::2023-09-16.18:11:13::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:13::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-16.18:11:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:13::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-16.18:11:13::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:13::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:13::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:13::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-16.18:11:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-16.18:11:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:13::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:13::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:11:13::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:13::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA given /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/tempdsa
TRACE::2023-09-16.18:11:13::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:13::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-16.18:11:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:13::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-16.18:11:13::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-16.18:11:13::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.18:11:13::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-16.18:11:13::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:13::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-16.18:11:13::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-16.18:11:13::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.18:11:13::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-16.18:11:13::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:13::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:13::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-16.18:11:14::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-09-16.18:11:14::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-16.18:11:14::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:14::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.18:11:14::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-16.18:11:14::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:14::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.18:11:14::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:14::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:14::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:14::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:14::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-16.18:11:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-16.18:11:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:14::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:14::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:11:14::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:14::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:14::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:14::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:14::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:14::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-16.18:11:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-16.18:11:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:14::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:14::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:11:14::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:14::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-16.18:11:20::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-16.18:11:20::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-16.18:11:21::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-16.18:11:21::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-16.18:11:21::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-16.18:11:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-16.18:11:21::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-09-16.18:11:21::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-16.18:11:21::SCWSystem::Not a boot domain 
LOG::2023-09-16.18:11:21::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-16.18:11:21::SCWDomain::Generating domain artifcats
TRACE::2023-09-16.18:11:21::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-16.18:11:21::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-16.18:11:21::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-16.18:11:21::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-16.18:11:21::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:21::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:21::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:21::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:21::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-16.18:11:21::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-16.18:11:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:21::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:21::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:11:21::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:21::SCWMssOS::Completed writing the mss file at /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-16.18:11:21::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:21::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-16.18:11:21::SCWMssOS::doing bsp build ... 
TRACE::2023-09-16.18:11:21::SCWMssOS::System Command Ran  cd  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-16.18:11:21::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-16.18:11:21::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-16.18:11:21::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.18:11:21::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.18:11:21::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-16.18:11:21::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-16.18:11:21::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-16.18:11:21::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-16.18:11:21::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.18:11:21::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.18:11:21::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:11:21::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:11:21::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.18:11:21::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.18:11:21::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:11:21::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:11:21::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-16.18:11:21::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-16.18:11:21::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:11:21::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:11:21::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-16.18:11:21::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-16.18:11:21::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.18:11:21::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.18:11:21::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:11:21::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:11:21::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-16.18:11:21::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-16.18:11:21::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-16.18:11:21::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-16.18:11:21::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-16.18:11:21::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-16.18:11:21::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-16.18:11:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-16.18:11:21::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:11:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:11:21::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-16.18:11:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-16.18:11:21::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:11:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:11:21::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.18:11:21::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.18:11:21::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:11:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:11:21::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.18:11:21::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.18:11:21::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-16.18:11:21::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-16.18:11:21::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-16.18:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:11:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:11:21::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:11:21::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-16.18:11:21::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-16.18:11:21::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-16.18:11:21::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-16.18:11:21::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-16.18:11:21::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-16.18:11:21::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-16.18:11:21::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-16.18:11:21::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-16.18:11:21::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-16.18:11:21::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-16.18:11:21::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-16.18:11:21::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-16.18:11:21::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-16.18:11:21::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-16.18:11:21::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-16.18:11:21::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-16.18:11:21::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-16.18:11:21::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-16.18:11:21::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-16.18:11:21::SCWMssOS::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-09-16.18:11:21::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-09-16.18:11:21::SCWMssOS::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-09-16.18:11:21::SCWMssOS::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-09-16.18:11:21::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-09-16.18:11:21::SCWMssOS::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-09-16.18:11:21::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-16.18:11:21::SCWMssOS::Finished building libraries

TRACE::2023-09-16.18:11:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-16.18:11:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-16.18:11:21::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-16.18:11:21::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-16.18:11:21::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-16.18:11:21::SCWPlatform::Started preparing the platform 
TRACE::2023-09-16.18:11:21::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-16.18:11:21::SCWSystem::dir created 
TRACE::2023-09-16.18:11:21::SCWSystem::Writing the bif 
TRACE::2023-09-16.18:11:21::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-16.18:11:21::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-16.18:11:21::SCWPlatform::Completed generating the platform
TRACE::2023-09-16.18:11:21::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-16.18:11:21::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-16.18:11:21::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.18:11:21::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-16.18:11:21::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:21::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.18:11:21::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:21::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:21::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:21::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:21::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-16.18:11:21::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-16.18:11:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:21::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:21::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:11:21::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:11:21::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:21::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:21::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:21::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:21::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-16.18:11:21::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-16.18:11:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:21::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:21::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:11:21::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:21::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-16.18:11:21::SCWPlatform::updated the xpfm file.
TRACE::2023-09-16.18:11:21::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:21::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:21::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:21::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:11:21::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:11:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:11:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-16.18:11:21::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-16.18:11:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:11:21::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:11:21::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:11:21::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:16:59::SCWBDomain::System Command Ran  cd  /home/tudor/workspace/test_mul/zynq_fsbl ; bash -c "make  clean" 
TRACE::2023-09-16.18:16:59::SCWBDomain::rm -rf  fsbl_hooks.o  image_mover.o  main.o  md5.o  nand.o  nor.o  pcap.o  ps7_init.o  qspi.o  rsa.o  sd.o  fsbl_handoff.o zynq
TRACE::2023-09-16.18:16:59::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2023-09-16.18:16:59::SCWBDomain::System Command Ran  cd  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp ; bash -c "make  clean" 
TRACE::2023-09-16.18:16:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s clean 

TRACE::2023-09-16.18:16:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2023-09-16.18:16:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2023-09-16.18:16:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2023-09-16.18:16:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2023-09-16.18:16:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2023-09-16.18:16:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s clean 

TRACE::2023-09-16.18:16:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s clean 

TRACE::2023-09-16.18:16:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s clean 

TRACE::2023-09-16.18:16:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2023-09-16.18:16:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-09-16.18:16:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s clean 

TRACE::2023-09-16.18:16:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2023-09-16.18:16:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s clean 

TRACE::2023-09-16.18:16:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2023-09-16.18:16:59::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2023-09-16.18:16:59::SCWMssOS::cleaning the bsp 
TRACE::2023-09-16.18:16:59::SCWMssOS::System Command Ran  cd  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2023-09-16.18:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s clean 

TRACE::2023-09-16.18:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2023-09-16.18:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2023-09-16.18:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2023-09-16.18:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2023-09-16.18:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2023-09-16.18:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s clean 

TRACE::2023-09-16.18:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s clean 

TRACE::2023-09-16.18:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2023-09-16.18:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-09-16.18:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s clean 

TRACE::2023-09-16.18:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2023-09-16.18:16:59::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2023-09-16.18:17:03::SCWBDomain::System Command Ran  cd  /home/tudor/workspace/test_mul/zynq_fsbl ; bash -c "make  clean" 
TRACE::2023-09-16.18:17:03::SCWBDomain::rm -rf  fsbl_hooks.o  image_mover.o  main.o  md5.o  nand.o  nor.o  pcap.o  ps7_init.o  qspi.o  rsa.o  sd.o  fsbl_handoff.o zynq
TRACE::2023-09-16.18:17:03::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2023-09-16.18:17:03::SCWBDomain::System Command Ran  cd  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp ; bash -c "make  clean" 
TRACE::2023-09-16.18:17:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s clean 

TRACE::2023-09-16.18:17:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2023-09-16.18:17:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2023-09-16.18:17:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2023-09-16.18:17:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2023-09-16.18:17:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2023-09-16.18:17:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s clean 

TRACE::2023-09-16.18:17:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s clean 

TRACE::2023-09-16.18:17:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s clean 

TRACE::2023-09-16.18:17:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2023-09-16.18:17:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-09-16.18:17:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s clean 

TRACE::2023-09-16.18:17:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2023-09-16.18:17:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s clean 

TRACE::2023-09-16.18:17:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2023-09-16.18:17:03::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2023-09-16.18:17:03::SCWMssOS::cleaning the bsp 
TRACE::2023-09-16.18:17:03::SCWMssOS::System Command Ran  cd  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2023-09-16.18:17:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s clean 

TRACE::2023-09-16.18:17:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2023-09-16.18:17:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2023-09-16.18:17:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2023-09-16.18:17:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2023-09-16.18:17:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2023-09-16.18:17:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s clean 

TRACE::2023-09-16.18:17:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s clean 

TRACE::2023-09-16.18:17:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2023-09-16.18:17:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-09-16.18:17:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s clean 

TRACE::2023-09-16.18:17:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2023-09-16.18:17:03::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2023-09-16.18:18:03::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-16.18:18:03::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-16.18:18:03::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-16.18:18:03::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-16.18:18:03::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-16.18:18:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-16.18:18:03::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2023-09-16.18:18:03::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:03::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:03::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:03::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:18:03::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:18:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-16.18:18:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-16.18:18:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:18:03::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:18:03::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:18:03::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:18:03::SCWBDomain::Completed writing the mss file at /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-09-16.18:18:03::SCWBDomain::bsp generated is stale removing and regenerating. 
TRACE::2023-09-16.18:18:03::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2023-09-16.18:18:03::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:03::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:03::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:03::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:18:03::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:18:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-16.18:18:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-16.18:18:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:18:03::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:18:03::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-09-16.18:18:03::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:18:03::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:18:03::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:18:03::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-16.18:18:03::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-16.18:18:03::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:18:06::SCWBDomain::removing the temporary location in _platform.
TRACE::2023-09-16.18:18:06::SCWBDomain::Makefile is Updated.
TRACE::2023-09-16.18:18:06::SCWBDomain::doing clean.
TRACE::2023-09-16.18:18:06::SCWBDomain::System Command Ran  cd  /home/tudor/workspace/test_mul/zynq_fsbl ; bash -c "make  clean" 
TRACE::2023-09-16.18:18:06::SCWBDomain::rm -rf  fsbl_hooks.o  image_mover.o  main.o  md5.o  nand.o  nor.o  pcap.o  ps7_init.o  qspi.o  rsa.o  sd.o  fsbl_handoff.o zynq
TRACE::2023-09-16.18:18:06::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2023-09-16.18:18:06::SCWBDomain::System Command Ran  cd  /home/tudor/workspace/test_mul/zynq_fsbl ; bash -c " make -C zynq_fsbl_bsp ; make  " 
TRACE::2023-09-16.18:18:06::SCWBDomain::make: Entering directory '/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-09-16.18:18:06::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.18:18:06::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.18:18:06::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-16.18:18:06::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-16.18:18:06::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-16.18:18:06::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-16.18:18:06::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.18:18:06::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.18:18:06::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:18:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:18:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.18:18:06::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.18:18:06::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:18:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:18:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-16.18:18:06::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-16.18:18:06::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:18:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:18:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-16.18:18:06::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-16.18:18:06::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.18:18:06::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.18:18:06::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:18:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:18:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_0/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:18:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:18:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:18:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:18:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:18:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:18:06::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Finished building libraries sequentially.

TRACE::2023-09-16.18:18:06::SCWBDomain::make -j 30 --no-print-directory par_libs

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.18:18:06::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.18:18:06::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-16.18:18:06::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-16.18:18:06::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-16.18:18:06::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-16.18:18:06::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:18:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:18:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.18:18:06::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.18:18:06::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.18:18:06::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.18:18:06::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:18:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:18:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-16.18:18:06::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-16.18:18:06::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:18:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:18:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-16.18:18:06::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-16.18:18:06::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.18:18:06::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.18:18:06::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:18:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:18:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_0/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:18:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:18:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:18:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:18:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-16.18:18:06::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-16.18:18:06::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-16.18:18:06::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-16.18:18:06::SCWBDomain::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-16.18:18:06::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-16.18:18:06::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-16.18:18:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-16.18:18:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:18:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:18:06::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-16.18:18:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-16.18:18:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:18:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:18:06::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.18:18:06::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.18:18:06::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:18:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:18:06::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.18:18:06::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.18:18:06::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-16.18:18:06::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-16.18:18:06::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:18:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:18:06::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_0/src

TRACE::2023-09-16.18:18:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:18:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:18:06::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:06::SCWBDomain::Finished building libraries parallelly.

TRACE::2023-09-16.18:18:06::SCWBDomain::make --no-print-directory archive

TRACE::2023-09-16.18:18:06::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-16.18:18:06::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-16.18:18:06::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-16.18:18:06::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-16.18:18:06::SCWBDomain::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-16.18:18:06::SCWBDomain::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-16.18:18:06::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-16.18:18:06::SCWBDomain::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-16.18:18:06::SCWBDomain::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-16.18:18:06::SCWBDomain::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-16.18:18:06::SCWBDomain::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-16.18:18:06::SCWBDomain::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-16.18:18:06::SCWBDomain::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-16.18:18:06::SCWBDomain::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-16.18:18:06::SCWBDomain::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-16.18:18:06::SCWBDomain::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-16.18:18:06::SCWBDomain::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-16.18:18:06::SCWBDomain::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-16.18:18:06::SCWBDomain::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-09-16.18:18:06::SCWBDomain::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-09-16.18:18:06::SCWBDomain::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-09-16.18:18:06::SCWBDomain::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-09-16.18:18:06::SCWBDomain::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-09-16.18:18:06::SCWBDomain::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-09-16.18:18:06::SCWBDomain::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-16.18:18:06::SCWBDomain::Finished building libraries

TRACE::2023-09-16.18:18:06::SCWBDomain::make: Leaving directory '/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-09-16.18:18:06::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2023-09-16.18:18:06::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-09-16.18:18:07::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2023-09-16.18:18:07::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-09-16.18:18:07::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-09-16.18:18:07::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-09-16.18:18:07::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-09-16.18:18:07::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-09-16.18:18:07::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-09-16.18:18:07::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-09-16.18:18:07::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-09-16.18:18:07::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-09-16.18:18:07::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-09-16.18:18:07::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-09-16.18:18:07::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2023-09-16.18:18:07::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2023-09-16.18:18:07::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-09-16.18:18:07::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-09-16.18:18:07::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-09-16.18:18:07::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-09-16.18:18:07::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2023-09-16.18:18:07::SCWBDomain::exa9_0/include -I.

TRACE::2023-09-16.18:18:07::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2023-09-16.18:18:07::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-09-16.18:18:07::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2023-09-16.18:18:07::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2023-09-16.18:18:07::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2023-09-16.18:18:07::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                              -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_co
TRACE::2023-09-16.18:18:07::SCWBDomain::rtexa9_0/lib -L./ -Tlscript.ld

LOG::2023-09-16.18:18:07::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-16.18:18:07::SCWSystem::Not a boot domain 
LOG::2023-09-16.18:18:07::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-16.18:18:07::SCWDomain::Generating domain artifcats
TRACE::2023-09-16.18:18:07::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-16.18:18:07::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-16.18:18:07::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-16.18:18:07::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-16.18:18:07::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:07::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:07::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:07::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:18:07::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:18:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-16.18:18:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-16.18:18:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:18:07::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:18:07::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:18:07::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:18:07::SCWMssOS::Completed writing the mss file at /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-16.18:18:07::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:18:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-16.18:18:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-09-16.18:18:07::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-09-16.18:18:07::SCWMssOS::doing bsp build ... 
TRACE::2023-09-16.18:18:07::SCWMssOS::System Command Ran  cd  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-16.18:18:07::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-16.18:18:07::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-16.18:18:07::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.18:18:07::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.18:18:07::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-16.18:18:07::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-16.18:18:07::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-16.18:18:07::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-16.18:18:07::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.18:18:07::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.18:18:07::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:18:07::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:18:07::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.18:18:07::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.18:18:07::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:18:07::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:18:07::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-16.18:18:07::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-16.18:18:07::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:18:07::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:18:07::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-16.18:18:07::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-16.18:18:07::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.18:18:07::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.18:18:07::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:18:07::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:18:07::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-16.18:18:07::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-16.18:18:07::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-16.18:18:07::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-16.18:18:07::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-16.18:18:07::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-16.18:18:07::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-16.18:18:07::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-16.18:18:07::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-16.18:18:07::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-16.18:18:07::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:18:07::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:18:07::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:18:07::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:18:07::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.18:18:07::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.18:18:07::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:18:07::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:18:07::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.18:18:07::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.18:18:07::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-16.18:18:07::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-16.18:18:07::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:18:07::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:18:07::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:18:08::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-16.18:18:08::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-16.18:18:08::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-16.18:18:08::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-16.18:18:08::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-16.18:18:08::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-16.18:18:08::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-16.18:18:08::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-16.18:18:08::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-16.18:18:08::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-16.18:18:08::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-16.18:18:08::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-16.18:18:08::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-16.18:18:08::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-16.18:18:08::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-16.18:18:08::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-16.18:18:08::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-16.18:18:08::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-16.18:18:08::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-16.18:18:08::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-16.18:18:08::SCWMssOS::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-09-16.18:18:08::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-09-16.18:18:08::SCWMssOS::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-09-16.18:18:08::SCWMssOS::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-09-16.18:18:08::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-09-16.18:18:08::SCWMssOS::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-09-16.18:18:08::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-16.18:18:08::SCWMssOS::Finished building libraries

TRACE::2023-09-16.18:18:08::SCWMssOS::Copying to export directory.
TRACE::2023-09-16.18:18:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-16.18:18:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-16.18:18:08::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-16.18:18:08::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-16.18:18:08::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-16.18:18:08::SCWPlatform::Started preparing the platform 
TRACE::2023-09-16.18:18:08::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-16.18:18:08::SCWSystem::dir created 
TRACE::2023-09-16.18:18:08::SCWSystem::Writing the bif 
TRACE::2023-09-16.18:18:08::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-16.18:18:08::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-16.18:18:08::SCWPlatform::Completed generating the platform
TRACE::2023-09-16.18:18:08::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:18:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-16.18:18:08::SCWMssOS::Running validate of swdbs.
KEYINFO::2023-09-16.18:18:08::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-09-16.18:18:08::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-09-16.18:18:08::SCWMssOS::Cleared the swdb table entry
TRACE::2023-09-16.18:18:08::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-16.18:18:08::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:18:08::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.18:18:08::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:18:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-16.18:18:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-16.18:18:08::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.18:18:08::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:08::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:08::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:08::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:18:08::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:18:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-16.18:18:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-16.18:18:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:18:08::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:18:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:18:08::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:18:08::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:08::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:08::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:08::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:18:08::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:18:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-16.18:18:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-16.18:18:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:18:08::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:18:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:18:08::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:18:08::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-16.18:18:08::SCWPlatform::updated the xpfm file.
TRACE::2023-09-16.18:18:08::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:08::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:08::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:08::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:18:08::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:18:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:18:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-16.18:18:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-16.18:18:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:18:08::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:18:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:18:08::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:27:49::SCWBDomain::System Command Ran  cd  /home/tudor/workspace/test_mul/zynq_fsbl ; bash -c "make  clean" 
TRACE::2023-09-16.18:27:49::SCWBDomain::rm -rf  fsbl_hooks.o  image_mover.o  main.o  md5.o  nand.o  nor.o  pcap.o  ps7_init.o  qspi.o  rsa.o  sd.o  fsbl_handoff.o zynq
TRACE::2023-09-16.18:27:49::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2023-09-16.18:27:49::SCWBDomain::System Command Ran  cd  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp ; bash -c "make  clean" 
TRACE::2023-09-16.18:27:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s clean 

TRACE::2023-09-16.18:27:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2023-09-16.18:27:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2023-09-16.18:27:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2023-09-16.18:27:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2023-09-16.18:27:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2023-09-16.18:27:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s clean 

TRACE::2023-09-16.18:27:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s clean 

TRACE::2023-09-16.18:27:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2023-09-16.18:27:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-09-16.18:27:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s clean 

TRACE::2023-09-16.18:27:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2023-09-16.18:27:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s clean 

TRACE::2023-09-16.18:27:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2023-09-16.18:27:50::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2023-09-16.18:27:50::SCWMssOS::cleaning the bsp 
TRACE::2023-09-16.18:27:50::SCWMssOS::System Command Ran  cd  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2023-09-16.18:27:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s clean 

TRACE::2023-09-16.18:27:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2023-09-16.18:27:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2023-09-16.18:27:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2023-09-16.18:27:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2023-09-16.18:27:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2023-09-16.18:27:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s clean 

TRACE::2023-09-16.18:27:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s clean 

TRACE::2023-09-16.18:27:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2023-09-16.18:27:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-09-16.18:27:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s clean 

TRACE::2023-09-16.18:27:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2023-09-16.18:27:50::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2023-09-16.18:27:54::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-16.18:27:54::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-16.18:27:54::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-16.18:27:54::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-16.18:27:54::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-16.18:27:54::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-16.18:27:54::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2023-09-16.18:27:54::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:27:54::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:27:54::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:27:54::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:27:54::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:27:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:27:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-16.18:27:54::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-16.18:27:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:27:54::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:27:54::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:27:54::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:27:54::SCWBDomain::Completed writing the mss file at /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-09-16.18:27:54::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-16.18:27:54::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-16.18:27:54::SCWBDomain::System Command Ran  cd  /home/tudor/workspace/test_mul/zynq_fsbl ; bash -c " make -C zynq_fsbl_bsp ; make  " 
TRACE::2023-09-16.18:27:54::SCWBDomain::make: Entering directory '/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-09-16.18:27:54::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.18:27:54::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.18:27:54::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-16.18:27:54::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-16.18:27:54::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-16.18:27:54::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-16.18:27:54::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.18:27:54::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.18:27:54::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:27:54::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:27:54::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.18:27:54::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.18:27:54::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:27:54::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:27:54::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-16.18:27:54::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-16.18:27:54::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:27:54::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:27:54::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-16.18:27:54::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-16.18:27:54::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.18:27:54::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.18:27:54::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:27:54::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:27:54::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_0/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:27:54::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:27:54::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:27:54::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:27:54::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:27:54::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:27:54::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Finished building libraries sequentially.

TRACE::2023-09-16.18:27:54::SCWBDomain::make -j 30 --no-print-directory par_libs

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.18:27:54::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.18:27:54::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-16.18:27:54::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-16.18:27:54::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-16.18:27:54::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-16.18:27:54::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.18:27:54::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.18:27:54::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:27:54::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:27:54::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.18:27:54::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.18:27:54::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:27:54::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:27:54::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-16.18:27:54::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-16.18:27:54::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:27:54::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:27:54::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-16.18:27:54::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-16.18:27:54::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.18:27:54::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.18:27:54::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:27:54::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:27:54::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_0/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:27:54::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:27:54::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:27:54::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:27:54::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-16.18:27:54::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-16.18:27:54::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-16.18:27:54::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-16.18:27:54::SCWBDomain::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-16.18:27:54::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-16.18:27:54::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-16.18:27:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-16.18:27:54::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:27:54::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:27:54::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-16.18:27:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-16.18:27:54::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:27:54::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:27:54::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.18:27:54::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.18:27:54::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:27:54::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:27:54::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.18:27:54::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.18:27:54::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-16.18:27:54::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-16.18:27:54::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:27:54::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:27:54::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_0/src

TRACE::2023-09-16.18:27:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:27:54::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:27:54::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:54::SCWBDomain::Finished building libraries parallelly.

TRACE::2023-09-16.18:27:54::SCWBDomain::make --no-print-directory archive

TRACE::2023-09-16.18:27:54::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-16.18:27:54::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-16.18:27:54::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-16.18:27:54::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-16.18:27:54::SCWBDomain::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-16.18:27:54::SCWBDomain::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-16.18:27:54::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-16.18:27:54::SCWBDomain::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-16.18:27:54::SCWBDomain::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-16.18:27:54::SCWBDomain::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-16.18:27:54::SCWBDomain::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-16.18:27:54::SCWBDomain::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-16.18:27:54::SCWBDomain::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-16.18:27:54::SCWBDomain::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-16.18:27:54::SCWBDomain::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-16.18:27:54::SCWBDomain::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-16.18:27:54::SCWBDomain::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-16.18:27:54::SCWBDomain::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-16.18:27:54::SCWBDomain::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-09-16.18:27:54::SCWBDomain::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-09-16.18:27:54::SCWBDomain::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-09-16.18:27:54::SCWBDomain::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-09-16.18:27:54::SCWBDomain::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-09-16.18:27:54::SCWBDomain::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-09-16.18:27:54::SCWBDomain::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-16.18:27:54::SCWBDomain::Finished building libraries

TRACE::2023-09-16.18:27:54::SCWBDomain::make: Leaving directory '/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-09-16.18:27:54::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2023-09-16.18:27:54::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-09-16.18:27:54::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2023-09-16.18:27:54::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-09-16.18:27:54::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-09-16.18:27:54::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-09-16.18:27:54::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-09-16.18:27:54::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-09-16.18:27:55::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-09-16.18:27:55::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-09-16.18:27:55::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-09-16.18:27:55::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-09-16.18:27:55::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-09-16.18:27:55::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-09-16.18:27:55::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2023-09-16.18:27:55::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2023-09-16.18:27:55::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-09-16.18:27:55::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-09-16.18:27:55::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-09-16.18:27:55::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-09-16.18:27:55::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2023-09-16.18:27:55::SCWBDomain::exa9_0/include -I.

TRACE::2023-09-16.18:27:55::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2023-09-16.18:27:55::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-09-16.18:27:55::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2023-09-16.18:27:55::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2023-09-16.18:27:55::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2023-09-16.18:27:55::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                              -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_co
TRACE::2023-09-16.18:27:55::SCWBDomain::rtexa9_0/lib -L./ -Tlscript.ld

LOG::2023-09-16.18:27:55::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-16.18:27:55::SCWSystem::Not a boot domain 
LOG::2023-09-16.18:27:55::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-16.18:27:55::SCWDomain::Generating domain artifcats
TRACE::2023-09-16.18:27:55::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-16.18:27:55::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-16.18:27:55::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-16.18:27:55::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-16.18:27:55::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:27:55::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:27:55::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:27:55::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:27:55::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:27:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:27:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-16.18:27:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-16.18:27:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:27:55::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:27:55::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:27:55::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:27:55::SCWMssOS::Completed writing the mss file at /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-16.18:27:55::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:27:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-16.18:27:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-09-16.18:27:55::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-09-16.18:27:55::SCWMssOS::doing bsp build ... 
TRACE::2023-09-16.18:27:55::SCWMssOS::System Command Ran  cd  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-16.18:27:55::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-16.18:27:55::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-16.18:27:55::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.18:27:55::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.18:27:55::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-16.18:27:55::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-16.18:27:55::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-16.18:27:55::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-16.18:27:55::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.18:27:55::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.18:27:55::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:27:55::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:27:55::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.18:27:55::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.18:27:55::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:27:55::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:27:55::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-16.18:27:55::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-16.18:27:55::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:27:55::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:27:55::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-16.18:27:55::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-16.18:27:55::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.18:27:55::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.18:27:55::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.18:27:55::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.18:27:55::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-16.18:27:55::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-16.18:27:55::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-16.18:27:55::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-16.18:27:55::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-16.18:27:55::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-16.18:27:55::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-16.18:27:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-16.18:27:55::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:27:55::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:27:55::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-16.18:27:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-16.18:27:55::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:27:55::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:27:55::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.18:27:55::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.18:27:55::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:27:55::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:27:55::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-16.18:27:55::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-16.18:27:55::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.18:27:55::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.18:27:55::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:55::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-16.18:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.18:27:55::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.18:27:55::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.18:27:56::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-16.18:27:56::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-16.18:27:56::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-16.18:27:56::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-16.18:27:56::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-16.18:27:56::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-16.18:27:56::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-16.18:27:56::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-16.18:27:56::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-16.18:27:56::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-16.18:27:56::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-16.18:27:56::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-16.18:27:56::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-16.18:27:56::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-16.18:27:56::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-16.18:27:56::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-16.18:27:56::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-16.18:27:56::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-16.18:27:56::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-16.18:27:56::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-16.18:27:56::SCWMssOS::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-09-16.18:27:56::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-09-16.18:27:56::SCWMssOS::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-09-16.18:27:56::SCWMssOS::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-09-16.18:27:56::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-09-16.18:27:56::SCWMssOS::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-09-16.18:27:56::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-16.18:27:56::SCWMssOS::Finished building libraries

TRACE::2023-09-16.18:27:56::SCWMssOS::Copying to export directory.
TRACE::2023-09-16.18:27:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-16.18:27:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-16.18:27:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-16.18:27:56::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-16.18:27:56::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-16.18:27:56::SCWPlatform::Started preparing the platform 
TRACE::2023-09-16.18:27:56::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-16.18:27:56::SCWSystem::dir created 
TRACE::2023-09-16.18:27:56::SCWSystem::Writing the bif 
TRACE::2023-09-16.18:27:56::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-16.18:27:56::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-16.18:27:56::SCWPlatform::Completed generating the platform
TRACE::2023-09-16.18:27:56::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:27:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-16.18:27:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-16.18:27:56::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.18:27:56::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:27:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-16.18:27:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-16.18:27:56::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.18:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:27:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:27:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:27:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:27:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-16.18:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-16.18:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:27:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:27:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:27:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.18:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:27:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:27:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:27:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:27:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-16.18:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-16.18:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:27:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:27:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:27:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:27:56::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-16.18:27:56::SCWPlatform::updated the xpfm file.
TRACE::2023-09-16.18:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:27:56::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:27:56::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:27:56::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.18:27:56::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.18:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.18:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-16.18:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-16.18:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.18:27:56::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.18:27:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.18:27:56::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:02::SCWPlatform::Clearing the existing platform
TRACE::2023-09-16.21:21:02::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-16.21:21:02::SCWBDomain::clearing the fsbl build
TRACE::2023-09-16.21:21:02::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:02::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:02::SCWSystem::Clearing the domains completed.
TRACE::2023-09-16.21:21:02::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-16.21:21:02::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:02::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:02::SCWPlatform:: Platform location is /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:02::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:02::SCWPlatform::Removing the HwDB with name /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:02::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:02::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:02::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:02::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:02::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-16.21:21:03::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWReader::Active system found as  test_mul
TRACE::2023-09-16.21:21:03::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-16.21:21:03::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-16.21:21:03::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-16.21:21:03::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:03::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:03::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:03::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:03::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:03::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:03::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-16.21:21:03::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-16.21:21:03::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-16.21:21:03::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:03::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:03::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:21:03::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:03::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:03::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:21:03::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:03::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:03::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:21:03::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:03::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:03::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:21:03::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:03::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:03::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:21:03::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:03::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:03::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:21:03::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-16.21:21:03::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-16.21:21:03::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.21:21:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-16.21:21:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:03::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:03::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:21:03::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWReader::No isolation master present  
TRACE::2023-09-16.21:21:03::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-16.21:21:03::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-16.21:21:03::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:03::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:03::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:03::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:03::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:21:03::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-16.21:21:03::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-16.21:21:03::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:03::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:03::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:21:03::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:03::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:03::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:21:03::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:03::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:03::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:21:03::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:03::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:03::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:21:03::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-16.21:21:03::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-16.21:21:03::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.21:21:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-16.21:21:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:03::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:03::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:21:03::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:03::SCWReader::No isolation master present  
TRACE::2023-09-16.21:21:05::SCWPlatform::DSA given /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:05::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:05::SCWPlatform:: Platform location is /home/tudor/workspace/test_mul/tempdsa
TRACE::2023-09-16.21:21:05::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:06::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-16.21:21:06::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:06::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:06::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:06::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:06::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:06::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:06::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:06::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:21:06::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:06::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform::DSA given /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/tempdsa
TRACE::2023-09-16.21:21:06::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:06::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2023-09-16.21:21:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:06::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-16.21:21:06::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:06::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:06::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:06::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:06::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-16.21:21:06::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-16.21:21:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:06::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:06::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:21:06::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:06::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform::DSA given /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/tempdsa
TRACE::2023-09-16.21:21:06::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:06::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2023-09-16.21:21:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:06::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-16.21:21:06::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-16.21:21:06::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.21:21:06::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-16.21:21:06::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:06::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-16.21:21:06::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-16.21:21:06::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.21:21:06::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-16.21:21:06::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:06::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:06::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-16.21:21:07::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2023-09-16.21:21:07::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-16.21:21:07::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:07::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.21:21:07::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-16.21:21:07::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:07::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.21:21:07::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:07::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:07::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:07::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:07::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-09-16.21:21:07::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-09-16.21:21:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:07::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:07::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:21:07::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:07::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:07::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:07::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:07::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:07::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-09-16.21:21:07::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-09-16.21:21:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:07::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:07::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:21:07::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:07::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-16.21:21:14::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-16.21:21:14::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-16.21:21:14::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-16.21:21:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-16.21:21:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-16.21:21:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-16.21:21:14::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-09-16.21:21:14::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-16.21:21:14::SCWSystem::Not a boot domain 
LOG::2023-09-16.21:21:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-16.21:21:14::SCWDomain::Generating domain artifcats
TRACE::2023-09-16.21:21:14::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-16.21:21:14::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-16.21:21:14::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-16.21:21:14::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-16.21:21:14::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:14::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:14::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:14::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:14::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-09-16.21:21:14::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-09-16.21:21:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:14::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:14::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:21:14::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:14::SCWMssOS::Completed writing the mss file at /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-16.21:21:14::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:14::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-16.21:21:14::SCWMssOS::doing bsp build ... 
TRACE::2023-09-16.21:21:14::SCWMssOS::System Command Ran  cd  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-16.21:21:14::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-16.21:21:14::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-16.21:21:14::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.21:21:14::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.21:21:14::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-16.21:21:14::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-16.21:21:14::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-16.21:21:14::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-16.21:21:14::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.21:21:14::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.21:21:14::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.21:21:14::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.21:21:14::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.21:21:14::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.21:21:14::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.21:21:14::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.21:21:14::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-16.21:21:14::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-16.21:21:14::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.21:21:14::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.21:21:14::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-16.21:21:14::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-16.21:21:14::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.21:21:14::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.21:21:14::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.21:21:14::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.21:21:14::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-16.21:21:14::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-16.21:21:14::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-16.21:21:14::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-16.21:21:14::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-16.21:21:14::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-16.21:21:14::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.21:21:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.21:21:14::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-16.21:21:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-16.21:21:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-16.21:21:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-16.21:21:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.21:21:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.21:21:14::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.21:21:14::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.21:21:14::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.21:21:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.21:21:14::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.21:21:14::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.21:21:14::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.21:21:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.21:21:14::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:14::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-16.21:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-16.21:21:14::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-16.21:21:14::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:21:15::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-16.21:21:15::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-16.21:21:15::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-16.21:21:15::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-16.21:21:15::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-16.21:21:15::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-16.21:21:15::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-16.21:21:15::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-16.21:21:15::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-16.21:21:15::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-16.21:21:15::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-16.21:21:15::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-16.21:21:15::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-16.21:21:15::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-16.21:21:15::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-16.21:21:15::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-16.21:21:15::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-16.21:21:15::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-16.21:21:15::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-16.21:21:15::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-16.21:21:15::SCWMssOS::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-09-16.21:21:15::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-09-16.21:21:15::SCWMssOS::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-09-16.21:21:15::SCWMssOS::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-09-16.21:21:15::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-09-16.21:21:15::SCWMssOS::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-09-16.21:21:15::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-16.21:21:15::SCWMssOS::Finished building libraries

TRACE::2023-09-16.21:21:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-16.21:21:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-16.21:21:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-16.21:21:15::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-16.21:21:15::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-16.21:21:15::SCWPlatform::Started preparing the platform 
TRACE::2023-09-16.21:21:15::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-16.21:21:15::SCWSystem::dir created 
TRACE::2023-09-16.21:21:15::SCWSystem::Writing the bif 
TRACE::2023-09-16.21:21:15::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-16.21:21:15::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-16.21:21:15::SCWPlatform::Completed generating the platform
TRACE::2023-09-16.21:21:15::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-16.21:21:15::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-16.21:21:15::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.21:21:15::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-16.21:21:15::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:15::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.21:21:15::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:15::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:15::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:15::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:15::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-09-16.21:21:15::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-09-16.21:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:15::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:15::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:21:15::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:21:15::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:15::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:15::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:15::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:15::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-09-16.21:21:15::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-09-16.21:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:15::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:15::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:21:15::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:15::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-16.21:21:15::SCWPlatform::updated the xpfm file.
TRACE::2023-09-16.21:21:15::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:15::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:15::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:15::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:21:15::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:21:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:21:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-09-16.21:21:15::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-09-16.21:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:21:15::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:21:15::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:21:15::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:26::SCWPlatform::Clearing the existing platform
TRACE::2023-09-16.21:28:26::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-16.21:28:26::SCWBDomain::clearing the fsbl build
TRACE::2023-09-16.21:28:26::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:26::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:26::SCWSystem::Clearing the domains completed.
TRACE::2023-09-16.21:28:26::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-16.21:28:26::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:26::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:26::SCWPlatform:: Platform location is /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:26::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:26::SCWPlatform::Removing the HwDB with name /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:26::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:26::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:26::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:26::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:26::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-16.21:28:27::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWReader::Active system found as  test_mul
TRACE::2023-09-16.21:28:27::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-16.21:28:27::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-16.21:28:27::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-16.21:28:27::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:27::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:27::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:27::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:27::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:27::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:27::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-16.21:28:27::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-16.21:28:27::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-16.21:28:27::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:27::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:27::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:28:27::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:27::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:27::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:28:27::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:27::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:27::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:28:27::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:27::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:27::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:28:27::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:27::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:27::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:28:27::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:27::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:27::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:28:27::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-16.21:28:27::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-16.21:28:27::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.21:28:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-16.21:28:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:27::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:27::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:28:27::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWReader::No isolation master present  
TRACE::2023-09-16.21:28:27::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-16.21:28:27::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-16.21:28:27::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:27::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:27::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:27::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:27::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:28:27::SCWMssOS::No sw design opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::mss exists loading the mss file  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::Opened the sw design from mss  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::Adding the swdes entry /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-16.21:28:27::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-16.21:28:27::SCWMssOS::Opened the sw design.  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:27::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:27::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:28:27::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:27::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:27::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:28:27::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:27::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:27::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:28:27::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:27::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:27::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:28:27::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-16.21:28:27::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-16.21:28:27::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.21:28:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-16.21:28:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:27::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:27::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:28:27::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:27::SCWReader::No isolation master present  
TRACE::2023-09-16.21:28:29::SCWPlatform::DSA given /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:29::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:29::SCWPlatform:: Platform location is /home/tudor/workspace/test_mul/tempdsa
TRACE::2023-09-16.21:28:29::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:30::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-16.21:28:30::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:30::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:30::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:30::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:30::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:30::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:30::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:30::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:28:30::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:30::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform::DSA given /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/tempdsa
TRACE::2023-09-16.21:28:30::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:30::SCWPlatform::update - Opened existing hwdb design_1_wrapper_11
TRACE::2023-09-16.21:28:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:30::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-16.21:28:30::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:30::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:30::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:30::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:30::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-16.21:28:30::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-16.21:28:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:30::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:30::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:28:30::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:30::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform::DSA given /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/tempdsa
TRACE::2023-09-16.21:28:30::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:30::SCWPlatform::update - Opened existing hwdb design_1_wrapper_11
TRACE::2023-09-16.21:28:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:30::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-16.21:28:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-16.21:28:30::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.21:28:30::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-16.21:28:30::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:30::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-16.21:28:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-16.21:28:30::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.21:28:30::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-16.21:28:30::SCWMssOS::Removing the swdes entry for  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:30::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:30::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-16.21:28:31::SCWPlatform::Opened new HwDB with name design_1_wrapper_12
TRACE::2023-09-16.21:28:31::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-16.21:28:31::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:31::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.21:28:31::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-16.21:28:31::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:31::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.21:28:31::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:31::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:31::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:31::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:31::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-09-16.21:28:31::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-09-16.21:28:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:31::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:31::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:28:31::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:31::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:31::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:31::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:31::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:31::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-09-16.21:28:31::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-09-16.21:28:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:31::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:31::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:28:31::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:31::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-16.21:28:37::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-16.21:28:37::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-16.21:28:37::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-16.21:28:37::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-16.21:28:37::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-16.21:28:37::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-16.21:28:37::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-09-16.21:28:37::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-16.21:28:37::SCWSystem::Not a boot domain 
LOG::2023-09-16.21:28:37::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-16.21:28:37::SCWDomain::Generating domain artifcats
TRACE::2023-09-16.21:28:37::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-16.21:28:37::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-16.21:28:37::SCWMssOS::Copying the qemu file from  /home/tudor/workspace/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/workspace/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-16.21:28:37::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-16.21:28:37::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:37::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:37::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:37::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:37::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-09-16.21:28:37::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-09-16.21:28:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:37::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:37::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:28:37::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:37::SCWMssOS::Completed writing the mss file at /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-16.21:28:37::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:37::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-16.21:28:37::SCWMssOS::doing bsp build ... 
TRACE::2023-09-16.21:28:37::SCWMssOS::System Command Ran  cd  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-16.21:28:37::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-16.21:28:37::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-16.21:28:37::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.21:28:37::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.21:28:37::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-16.21:28:37::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-16.21:28:37::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-16.21:28:37::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-16.21:28:37::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.21:28:37::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.21:28:37::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.21:28:37::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.21:28:37::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.21:28:37::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.21:28:37::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.21:28:37::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.21:28:37::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-16.21:28:37::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-16.21:28:37::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.21:28:37::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.21:28:37::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-16.21:28:37::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-16.21:28:37::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-16.21:28:37::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-16.21:28:37::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.21:28:37::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.21:28:37::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-16.21:28:37::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-16.21:28:37::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-16.21:28:37::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-16.21:28:37::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-16.21:28:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-16.21:28:37::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-16.21:28:37::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-16.21:28:37::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.21:28:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.21:28:37::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-16.21:28:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-16.21:28:37::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.21:28:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.21:28:37::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-16.21:28:37::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-16.21:28:37::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.21:28:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.21:28:37::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-16.21:28:37::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-16.21:28:37::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-16.21:28:37::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-16.21:28:37::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-16.21:28:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-16.21:28:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-16.21:28:37::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-16.21:28:37::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-16.21:28:37::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-16.21:28:37::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-16.21:28:37::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-16.21:28:37::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-16.21:28:37::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-16.21:28:37::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-16.21:28:37::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-16.21:28:37::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-16.21:28:37::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-16.21:28:37::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-16.21:28:37::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-16.21:28:37::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-16.21:28:37::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-16.21:28:37::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-16.21:28:37::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-16.21:28:37::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-16.21:28:37::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-16.21:28:37::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-16.21:28:37::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-16.21:28:37::SCWMssOS::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-09-16.21:28:37::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-09-16.21:28:37::SCWMssOS::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-09-16.21:28:37::SCWMssOS::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-09-16.21:28:37::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-09-16.21:28:37::SCWMssOS::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-09-16.21:28:37::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-16.21:28:37::SCWMssOS::Finished building libraries

TRACE::2023-09-16.21:28:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-16.21:28:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-16.21:28:37::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-16.21:28:37::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-16.21:28:37::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-16.21:28:37::SCWPlatform::Started preparing the platform 
TRACE::2023-09-16.21:28:37::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-16.21:28:37::SCWSystem::dir created 
TRACE::2023-09-16.21:28:37::SCWSystem::Writing the bif 
TRACE::2023-09-16.21:28:37::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-16.21:28:37::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-16.21:28:37::SCWPlatform::Completed generating the platform
TRACE::2023-09-16.21:28:37::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-16.21:28:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-16.21:28:37::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.21:28:37::SCWMssOS::Saving the mss changes /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-16.21:28:37::SCWMssOS::Writing the mss file completed /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:37::SCWMssOS::Commit changes completed.
TRACE::2023-09-16.21:28:37::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:37::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:37::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:37::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:37::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-09-16.21:28:37::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-09-16.21:28:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:37::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:37::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:28:37::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-16.21:28:37::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:37::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:37::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:37::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:37::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-09-16.21:28:37::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-09-16.21:28:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:37::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:37::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:28:37::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:37::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-16.21:28:37::SCWPlatform::updated the xpfm file.
TRACE::2023-09-16.21:28:37::SCWPlatform::Trying to open the hw design at /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:37::SCWPlatform::DSA given /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:37::SCWPlatform::DSA absoulate path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:37::SCWPlatform::DSA directory /home/tudor/workspace/test_mul/hw
TRACE::2023-09-16.21:28:37::SCWPlatform:: Platform Path /home/tudor/workspace/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-16.21:28:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-16.21:28:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-09-16.21:28:37::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-09-16.21:28:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-16.21:28:37::SCWMssOS::Checking the sw design at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-16.21:28:37::SCWMssOS::DEBUG:  swdes dump  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/workspace/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-16.21:28:37::SCWMssOS::Sw design exists and opened at  /home/tudor/workspace/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:33::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:33::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:33::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:33::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:33::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWReader::Active system found as  test_mul
TRACE::2023-09-21.13:53:34::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-21.13:53:34::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-21.13:53:34::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-21.13:53:34::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:34::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:34::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-21.13:53:34::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-21.13:53:34::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-21.13:53:34::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:34::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:34::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:34::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:34::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:34::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:34::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:34::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:34::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:34::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:34::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:34::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:34::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.13:53:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.13:53:34::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.13:53:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-21.13:53:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:34::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:34::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWReader::No isolation master present  
TRACE::2023-09-21.13:53:34::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-21.13:53:34::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-21.13:53:34::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:34::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:34::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-21.13:53:34::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-21.13:53:34::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:34::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:34::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:34::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:34::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:34::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:34::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:34::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:34::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.13:53:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.13:53:34::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.13:53:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-21.13:53:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:34::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:34::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWReader::No isolation master present  
LOG::2023-09-21.13:53:34::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-21.13:53:34::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-21.13:53:34::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-21.13:53:34::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-21.13:53:34::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-21.13:53:34::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-21.13:53:34::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:34::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:34::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWBDomain::Completed writing the mss file at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-09-21.13:53:34::SCWBDomain::bsp generated is stale removing and regenerating. 
TRACE::2023-09-21.13:53:34::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:34::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-09-21.13:53:34::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:34::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-21.13:53:34::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-21.13:53:34::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:37::SCWBDomain::removing the temporary location in _platform.
TRACE::2023-09-21.13:53:37::SCWBDomain::Makefile is Updated.
TRACE::2023-09-21.13:53:37::SCWBDomain::doing clean.
TRACE::2023-09-21.13:53:37::SCWBDomain::System Command Ran  cd  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl ; bash -c "make  clean" 
TRACE::2023-09-21.13:53:37::SCWBDomain::rm -rf  fsbl_hooks.o  image_mover.o  main.o  md5.o  nand.o  nor.o  pcap.o  ps7_init.o  qspi.o  rsa.o  sd.o  fsbl_handoff.o zynq
TRACE::2023-09-21.13:53:37::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2023-09-21.13:53:37::SCWBDomain::System Command Ran  cd  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl ; bash -c " make -C zynq_fsbl_bsp ; make  " 
TRACE::2023-09-21.13:53:37::SCWBDomain::make: Entering directory '/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-09-21.13:53:37::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-21.13:53:37::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-21.13:53:37::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-21.13:53:37::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-21.13:53:37::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-21.13:53:37::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-21.13:53:37::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-21.13:53:37::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-21.13:53:37::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-21.13:53:37::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-21.13:53:37::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-21.13:53:37::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-21.13:53:37::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-21.13:53:37::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-21.13:53:37::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-21.13:53:37::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-21.13:53:37::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-21.13:53:37::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-21.13:53:37::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-21.13:53:37::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-21.13:53:37::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-21.13:53:37::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-21.13:53:37::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-21.13:53:37::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-21.13:53:37::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_0/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-21.13:53:37::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-21.13:53:37::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-21.13:53:37::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-21.13:53:37::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-21.13:53:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-21.13:53:37::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Finished building libraries sequentially.

TRACE::2023-09-21.13:53:37::SCWBDomain::make -j 30 --no-print-directory par_libs

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-21.13:53:37::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-21.13:53:37::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-21.13:53:37::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-21.13:53:37::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-21.13:53:37::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-21.13:53:37::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-21.13:53:37::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-21.13:53:37::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-21.13:53:37::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-21.13:53:37::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-21.13:53:37::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-21.13:53:37::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-21.13:53:37::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-21.13:53:37::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-21.13:53:37::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-21.13:53:37::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-21.13:53:37::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-21.13:53:37::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-21.13:53:37::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-21.13:53:37::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-21.13:53:37::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-21.13:53:37::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-21.13:53:37::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-21.13:53:37::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_0/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-21.13:53:37::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-21.13:53:37::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-21.13:53:37::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-21.13:53:37::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-21.13:53:37::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-21.13:53:37::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-21.13:53:37::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-21.13:53:37::SCWBDomain::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-21.13:53:37::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-21.13:53:37::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-21.13:53:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-21.13:53:37::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-21.13:53:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-21.13:53:37::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-21.13:53:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-21.13:53:37::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-21.13:53:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-21.13:53:37::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-21.13:53:37::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-21.13:53:37::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-21.13:53:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-21.13:53:37::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-21.13:53:37::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-21.13:53:37::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-21.13:53:37::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-21.13:53:37::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-21.13:53:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-21.13:53:37::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:37::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_0/src

TRACE::2023-09-21.13:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-21.13:53:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-21.13:53:37::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWBDomain::Finished building libraries parallelly.

TRACE::2023-09-21.13:53:38::SCWBDomain::make --no-print-directory archive

TRACE::2023-09-21.13:53:38::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-21.13:53:38::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-21.13:53:38::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-21.13:53:38::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-21.13:53:38::SCWBDomain::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-21.13:53:38::SCWBDomain::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-21.13:53:38::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-21.13:53:38::SCWBDomain::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-21.13:53:38::SCWBDomain::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-21.13:53:38::SCWBDomain::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-21.13:53:38::SCWBDomain::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-21.13:53:38::SCWBDomain::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-21.13:53:38::SCWBDomain::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-21.13:53:38::SCWBDomain::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-21.13:53:38::SCWBDomain::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-21.13:53:38::SCWBDomain::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-21.13:53:38::SCWBDomain::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-21.13:53:38::SCWBDomain::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-21.13:53:38::SCWBDomain::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-09-21.13:53:38::SCWBDomain::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-09-21.13:53:38::SCWBDomain::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-09-21.13:53:38::SCWBDomain::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-09-21.13:53:38::SCWBDomain::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-09-21.13:53:38::SCWBDomain::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-09-21.13:53:38::SCWBDomain::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-21.13:53:38::SCWBDomain::Finished building libraries

TRACE::2023-09-21.13:53:38::SCWBDomain::make: Leaving directory '/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-09-21.13:53:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2023-09-21.13:53:38::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-09-21.13:53:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2023-09-21.13:53:38::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-09-21.13:53:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-09-21.13:53:38::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-09-21.13:53:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-09-21.13:53:38::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-09-21.13:53:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-09-21.13:53:38::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-09-21.13:53:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-09-21.13:53:38::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-09-21.13:53:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-09-21.13:53:38::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-09-21.13:53:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2023-09-21.13:53:38::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2023-09-21.13:53:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-09-21.13:53:38::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-09-21.13:53:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-09-21.13:53:38::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-09-21.13:53:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2023-09-21.13:53:38::SCWBDomain::exa9_0/include -I.

TRACE::2023-09-21.13:53:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2023-09-21.13:53:38::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-09-21.13:53:38::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2023-09-21.13:53:38::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2023-09-21.13:53:38::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2023-09-21.13:53:38::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                              -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_co
TRACE::2023-09-21.13:53:38::SCWBDomain::rtexa9_0/lib -L./ -Tlscript.ld

LOG::2023-09-21.13:53:38::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-21.13:53:38::SCWSystem::Not a boot domain 
LOG::2023-09-21.13:53:38::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-21.13:53:38::SCWDomain::Generating domain artifcats
TRACE::2023-09-21.13:53:38::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-21.13:53:38::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-21.13:53:38::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-21.13:53:38::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-21.13:53:38::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:38::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:38::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:38::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:38::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:38::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:38::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:38::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:38::SCWMssOS::Completed writing the mss file at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-21.13:53:38::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-21.13:53:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-09-21.13:53:38::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-09-21.13:53:38::SCWMssOS::doing bsp build ... 
TRACE::2023-09-21.13:53:38::SCWMssOS::System Command Ran  cd  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-21.13:53:38::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-21.13:53:38::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-21.13:53:38::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-21.13:53:38::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-21.13:53:38::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-21.13:53:38::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-21.13:53:38::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-21.13:53:38::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-21.13:53:38::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-21.13:53:38::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-21.13:53:38::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-21.13:53:38::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-21.13:53:38::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-21.13:53:38::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-21.13:53:38::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-21.13:53:38::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-21.13:53:38::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-21.13:53:38::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-21.13:53:38::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-21.13:53:38::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-21.13:53:38::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-21.13:53:38::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-21.13:53:38::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-21.13:53:38::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-21.13:53:38::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-21.13:53:38::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-21.13:53:38::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-21.13:53:38::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-21.13:53:38::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-21.13:53:38::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-21.13:53:38::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-21.13:53:38::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-21.13:53:38::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-21.13:53:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-21.13:53:38::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-21.13:53:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-21.13:53:38::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-21.13:53:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-21.13:53:38::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-21.13:53:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-21.13:53:38::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-21.13:53:38::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-21.13:53:38::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-21.13:53:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-21.13:53:38::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-21.13:53:38::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-21.13:53:38::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-21.13:53:38::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-21.13:53:38::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-21.13:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-21.13:53:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-21.13:53:38::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:53:38::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-21.13:53:38::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-21.13:53:38::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-21.13:53:38::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-21.13:53:38::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-21.13:53:38::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-21.13:53:38::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-21.13:53:38::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-21.13:53:38::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-21.13:53:38::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-21.13:53:38::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-21.13:53:38::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-21.13:53:38::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-21.13:53:38::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-21.13:53:38::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-21.13:53:38::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-21.13:53:38::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-21.13:53:38::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-21.13:53:38::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-21.13:53:38::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-21.13:53:38::SCWMssOS::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-09-21.13:53:38::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-09-21.13:53:38::SCWMssOS::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-09-21.13:53:38::SCWMssOS::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-09-21.13:53:38::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-09-21.13:53:38::SCWMssOS::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-09-21.13:53:38::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-21.13:53:38::SCWMssOS::Finished building libraries

TRACE::2023-09-21.13:53:38::SCWMssOS::Copying to export directory.
TRACE::2023-09-21.13:53:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-21.13:53:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-21.13:53:38::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-21.13:53:38::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-21.13:53:38::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-21.13:53:38::SCWPlatform::Started preparing the platform 
TRACE::2023-09-21.13:53:38::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-21.13:53:38::SCWSystem::dir created 
TRACE::2023-09-21.13:53:38::SCWSystem::Writing the bif 
TRACE::2023-09-21.13:53:38::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-21.13:53:38::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-21.13:53:38::SCWPlatform::Completed generating the platform
TRACE::2023-09-21.13:53:38::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.13:53:38::SCWMssOS::Running validate of swdbs.
KEYINFO::2023-09-21.13:53:38::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-09-21.13:53:38::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-09-21.13:53:38::SCWMssOS::Cleared the swdb table entry
TRACE::2023-09-21.13:53:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-21.13:53:38::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:38::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.13:53:38::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.13:53:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.13:53:38::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.13:53:38::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:38::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:38::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:38::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:38::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:38::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:38::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:38::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:38::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:38::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:38::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:38::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:38::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:38::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:38::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:38::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:38::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-21.13:53:38::SCWPlatform::updated the xpfm file.
TRACE::2023-09-21.13:53:38::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:38::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:38::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:38::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:38::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:53:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:53:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:38::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:38::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:38::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:50::SCWPlatform::Clearing the existing platform
TRACE::2023-09-21.13:53:50::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-21.13:53:50::SCWBDomain::clearing the fsbl build
TRACE::2023-09-21.13:53:50::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:50::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:50::SCWSystem::Clearing the domains completed.
TRACE::2023-09-21.13:53:50::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-21.13:53:50::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:50::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:50::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:50::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:50::SCWPlatform::Removing the HwDB with name /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:50::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:50::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:50::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:50::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:50::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.13:53:51::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWReader::Active system found as  test_mul
TRACE::2023-09-21.13:53:51::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-21.13:53:51::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-21.13:53:51::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-21.13:53:51::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:51::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:51::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-21.13:53:51::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-21.13:53:51::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-21.13:53:51::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:51::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:51::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:51::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:51::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:51::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:51::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:51::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:51::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:51::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:51::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:51::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:51::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.13:53:51::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.13:53:51::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.13:53:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-21.13:53:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:51::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:51::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWReader::No isolation master present  
TRACE::2023-09-21.13:53:51::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-21.13:53:51::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-21.13:53:51::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:51::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:51::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-21.13:53:51::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-21.13:53:51::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:51::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:51::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:51::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:51::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:51::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:51::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:51::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:51::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.13:53:51::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.13:53:51::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.13:53:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-21.13:53:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.13:53:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:53:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.13:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:53:51::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.13:53:51::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:53:51::SCWReader::No isolation master present  
TRACE::2023-09-21.14:02:03::SCWPlatform::Clearing the existing platform
TRACE::2023-09-21.14:02:03::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-21.14:02:03::SCWBDomain::clearing the fsbl build
TRACE::2023-09-21.14:02:03::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:03::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:03::SCWSystem::Clearing the domains completed.
TRACE::2023-09-21.14:02:03::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-21.14:02:03::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:03::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:03::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:03::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:03::SCWPlatform::Removing the HwDB with name /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:03::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:03::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:03::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:03::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:03::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.14:02:04::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWReader::Active system found as  test_mul
TRACE::2023-09-21.14:02:04::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-21.14:02:04::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-21.14:02:04::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-21.14:02:04::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:04::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-21.14:02:04::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-21.14:02:04::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-21.14:02:04::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.14:02:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.14:02:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.14:02:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.14:02:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.14:02:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.14:02:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.14:02:04::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.14:02:04::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.14:02:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-21.14:02:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.14:02:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWReader::No isolation master present  
TRACE::2023-09-21.14:02:04::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-21.14:02:04::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-21.14:02:04::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.14:02:04::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-21.14:02:04::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-21.14:02:04::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.14:02:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.14:02:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.14:02:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.14:02:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.14:02:04::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.14:02:04::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.14:02:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-21.14:02:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.14:02:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:04::SCWReader::No isolation master present  
TRACE::2023-09-21.14:02:07::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:07::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:07::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-21.14:02:07::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:08::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-21.14:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:08::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.14:02:08::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-21.14:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:08::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-21.14:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:08::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.14:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:08::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.14:02:08::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-21.14:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:08::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-21.14:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:08::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.14:02:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.14:02:08::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.14:02:08::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-21.14:02:08::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:08::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.14:02:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.14:02:08::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.14:02:08::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.14:02:08::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.14:02:09::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2023-09-21.14:02:09::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-21.14:02:09::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:09::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.14:02:09::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-21.14:02:09::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:09::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.14:02:09::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:09::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:09::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:09::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:09::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.14:02:09::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.14:02:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:09::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:09::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.14:02:09::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:09::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:09::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:09::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:09::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:09::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.14:02:09::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.14:02:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:09::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:09::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.14:02:09::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:09::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-21.14:02:17::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-21.14:02:17::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-21.14:02:17::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-21.14:02:17::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-21.14:02:17::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-21.14:02:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-21.14:02:17::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-09-21.14:02:17::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-21.14:02:17::SCWSystem::Not a boot domain 
LOG::2023-09-21.14:02:17::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-21.14:02:17::SCWDomain::Generating domain artifcats
TRACE::2023-09-21.14:02:17::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-21.14:02:17::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-21.14:02:17::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-21.14:02:17::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-21.14:02:17::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:17::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:17::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:17::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:17::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.14:02:17::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.14:02:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:17::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:17::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.14:02:17::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:17::SCWMssOS::Completed writing the mss file at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-21.14:02:17::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:17::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-21.14:02:17::SCWMssOS::doing bsp build ... 
TRACE::2023-09-21.14:02:17::SCWMssOS::System Command Ran  cd  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-21.14:02:17::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-21.14:02:17::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-21.14:02:17::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-21.14:02:17::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-21.14:02:17::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-21.14:02:17::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-21.14:02:17::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-21.14:02:17::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-21.14:02:17::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-21.14:02:17::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-21.14:02:17::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-21.14:02:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-21.14:02:17::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-21.14:02:17::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-21.14:02:17::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-21.14:02:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-21.14:02:17::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-21.14:02:17::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-21.14:02:17::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-21.14:02:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-21.14:02:17::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-21.14:02:17::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-21.14:02:17::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-21.14:02:17::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-21.14:02:17::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-21.14:02:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-21.14:02:17::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-21.14:02:17::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-21.14:02:17::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-21.14:02:17::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-21.14:02:17::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-21.14:02:17::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-21.14:02:17::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-21.14:02:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-21.14:02:17::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-21.14:02:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-21.14:02:17::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-21.14:02:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-21.14:02:17::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-21.14:02:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-21.14:02:17::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-21.14:02:17::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-21.14:02:17::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-21.14:02:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-21.14:02:17::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-21.14:02:17::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-21.14:02:17::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-21.14:02:17::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-21.14:02:17::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-21.14:02:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-21.14:02:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-21.14:02:17::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:02:18::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-21.14:02:18::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-21.14:02:18::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-21.14:02:18::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-21.14:02:18::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-21.14:02:18::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-21.14:02:18::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-21.14:02:18::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-21.14:02:18::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-21.14:02:18::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-21.14:02:18::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-21.14:02:18::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-21.14:02:18::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-21.14:02:18::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-21.14:02:18::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-21.14:02:18::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-21.14:02:18::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-21.14:02:18::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-21.14:02:18::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-21.14:02:18::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-21.14:02:18::SCWMssOS::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-09-21.14:02:18::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-09-21.14:02:18::SCWMssOS::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-09-21.14:02:18::SCWMssOS::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-09-21.14:02:18::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-09-21.14:02:18::SCWMssOS::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-09-21.14:02:18::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-21.14:02:18::SCWMssOS::Finished building libraries

TRACE::2023-09-21.14:02:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-21.14:02:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-21.14:02:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-21.14:02:18::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-21.14:02:18::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-21.14:02:18::SCWPlatform::Started preparing the platform 
TRACE::2023-09-21.14:02:18::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-21.14:02:18::SCWSystem::dir created 
TRACE::2023-09-21.14:02:18::SCWSystem::Writing the bif 
TRACE::2023-09-21.14:02:18::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-21.14:02:18::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-21.14:02:18::SCWPlatform::Completed generating the platform
TRACE::2023-09-21.14:02:18::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.14:02:18::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.14:02:18::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.14:02:18::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-21.14:02:18::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:18::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.14:02:18::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:18::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:18::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:18::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:18::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.14:02:18::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.14:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:18::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:18::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.14:02:18::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-21.14:02:18::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:18::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:18::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:18::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:18::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.14:02:18::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.14:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:18::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:18::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.14:02:18::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:18::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-21.14:02:18::SCWPlatform::updated the xpfm file.
TRACE::2023-09-21.14:02:18::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:18::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:18::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:18::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-21.14:02:18::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:02:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-21.14:02:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.14:02:18::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.14:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:02:18::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:02:18::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-21.14:02:18::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:38:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:38:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:38:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-22.10:38:52::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWReader::Active system found as  test_mul
TRACE::2023-09-22.10:38:52::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-22.10:38:52::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-22.10:38:52::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-22.10:38:52::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:38:52::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:38:52::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:38:52::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:38:52::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:38:52::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:38:52::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-22.10:38:52::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-22.10:38:52::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-22.10:38:52::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:38:52::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:38:52::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:38:52::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:38:52::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:38:52::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:38:52::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:38:52::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:38:52::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:38:52::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:38:52::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:38:52::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:38:52::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:38:52::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:38:52::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:38:52::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:38:52::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:38:52::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:38:52::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.10:38:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.10:38:52::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.10:38:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-22.10:38:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:38:52::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:38:52::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:38:52::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWReader::No isolation master present  
TRACE::2023-09-22.10:38:52::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-22.10:38:52::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-22.10:38:52::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:38:52::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:38:52::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:38:52::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:38:52::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:38:52::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-22.10:38:52::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-22.10:38:52::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:38:52::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:38:52::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:38:52::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:38:52::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:38:52::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:38:52::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:38:52::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:38:52::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:38:52::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:38:52::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:38:52::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:38:52::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.10:38:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.10:38:52::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.10:38:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-22.10:38:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:38:52::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:38:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:38:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:38:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:38:52::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:38:52::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:38:52::SCWReader::No isolation master present  
TRACE::2023-09-22.10:39:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:39:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:39:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:39:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:39:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:39:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:39:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWMssOS::In reload Mss file.
TRACE::2023-09-22.10:39:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:39:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:39:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:39:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:39:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:39:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-09-22.10:39:01::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-22.10:39:01::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-22.10:39:01::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:39:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:39:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:39:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:39:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:39:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:39:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-22.10:39:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:39:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:39:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:39:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:39:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:39:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:39:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-22.10:39:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:39:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:39:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:39:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:39:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:39:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:39:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:39:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:39:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:39:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:39:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:39:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:39:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:39:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:39:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:39:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:39:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:39:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:39:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:39:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:39:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:39:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:39:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:39:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:39:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.10:39:01::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.10:39:01::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.10:39:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:39:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:39:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:39:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:39:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:39:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:39:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:01::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:39:50::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:39:50::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:39:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:39:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:39:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:39:50::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:39:50::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-09-22.10:39:50::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:39:50::SCWMssOS::In reload Mss file.
TRACE::2023-09-22.10:39:50::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:39:50::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:39:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:39:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:39:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:39:50::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:39:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-22.10:39:50::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:39:50::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:39:50::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:39:50::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-22.10:39:50::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-22.10:39:50::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:39:50::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:39:50::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:39:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:39:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:39:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:39:50::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:39:50::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.10:39:50::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:39:50::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:39:50::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:39:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:39:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:39:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:39:50::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:39:50::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.10:39:50::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:39:50::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:39:50::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:39:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:39:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:39:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:39:50::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:39:50::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.10:39:50::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:39:50::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:39:50::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:39:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:39:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:39:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:39:50::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:39:50::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.10:39:50::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:39:50::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:39:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.10:39:50::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.10:39:50::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.10:39:50::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:39:50::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:39:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:39:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-22.10:39:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-22.10:39:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:39:50::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:39:50::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.10:39:50::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:39:50::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:49:16::SCWPlatform::Clearing the existing platform
TRACE::2023-09-22.10:49:16::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-22.10:49:16::SCWBDomain::clearing the fsbl build
TRACE::2023-09-22.10:49:16::SCWSystem::Clearing the domains completed.
TRACE::2023-09-22.10:49:16::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-22.10:49:16::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:16::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:16::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:16::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:16::SCWPlatform::Removing the HwDB with name /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:16::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:16::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:16::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:16::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:16::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-22.10:49:17::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWReader::Active system found as  test_mul
TRACE::2023-09-22.10:49:17::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-22.10:49:17::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-22.10:49:17::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-22.10:49:17::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:17::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:17::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:17::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:17::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:17::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:17::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-22.10:49:17::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-22.10:49:17::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-22.10:49:17::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:17::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:17::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:49:17::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:17::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:17::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:49:17::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:17::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:17::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:49:17::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:17::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:17::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:49:17::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:17::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:17::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:49:17::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:17::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:17::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:49:17::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.10:49:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.10:49:17::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.10:49:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-22.10:49:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:17::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:17::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:49:17::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWReader::No isolation master present  
TRACE::2023-09-22.10:49:17::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-22.10:49:17::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-22.10:49:17::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:17::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:17::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:17::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:17::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:49:17::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-22.10:49:17::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-22.10:49:17::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:17::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:17::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:49:17::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:17::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:17::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:49:17::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:17::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:17::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:49:17::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:17::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:17::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:49:17::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.10:49:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.10:49:17::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.10:49:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-22.10:49:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:17::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:17::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:49:17::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:49:17::SCWReader::No isolation master present  
TRACE::2023-09-22.10:49:25::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:25::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:25::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:49:25::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWMssOS::In reload Mss file.
TRACE::2023-09-22.10:49:25::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:25::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:25::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-09-22.10:49:25::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-22.10:49:25::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-22.10:49:25::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:25::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:25::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:49:25::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-22.10:49:25::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:25::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:25::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:49:25::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-22.10:49:25::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:25::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:25::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:49:25::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:25::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:25::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:49:25::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:25::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:25::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:49:25::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:25::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:25::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:49:25::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.10:49:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.10:49:25::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.10:49:25::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:49:25::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:49:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-09-22.10:49:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-22.10:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:49:25::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:49:25::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:49:25::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:50:06::SCWPlatform::Clearing the existing platform
TRACE::2023-09-22.10:50:06::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-22.10:50:06::SCWBDomain::clearing the fsbl build
TRACE::2023-09-22.10:50:06::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:50:06::SCWSystem::Clearing the domains completed.
TRACE::2023-09-22.10:50:06::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-22.10:50:06::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:06::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:06::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:50:06::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:50:06::SCWPlatform::Removing the HwDB with name /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:06::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:06::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:06::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:06::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:50:06::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:50:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-22.10:50:07::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWReader::Active system found as  test_mul
TRACE::2023-09-22.10:50:07::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-22.10:50:07::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-22.10:50:07::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-22.10:50:07::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:50:07::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:50:07::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:50:07::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:50:07::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:50:07::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:50:07::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-22.10:50:07::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-22.10:50:07::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-22.10:50:07::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:50:07::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:50:07::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:50:07::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:50:07::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:50:07::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:50:07::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:50:07::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:50:07::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:50:07::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:50:07::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:50:07::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:50:07::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:50:07::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:50:07::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:50:07::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:50:07::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:50:07::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:50:07::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.10:50:07::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.10:50:07::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.10:50:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-22.10:50:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:50:07::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:50:07::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:50:07::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWReader::No isolation master present  
TRACE::2023-09-22.10:50:07::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-22.10:50:07::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-22.10:50:07::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:50:07::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:50:07::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:50:07::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:50:07::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:50:07::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-22.10:50:07::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-22.10:50:07::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:50:07::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:50:07::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:50:07::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:50:07::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:50:07::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:50:07::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:50:07::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:50:07::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:50:07::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:50:07::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:50:07::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:50:07::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.10:50:07::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.10:50:07::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.10:50:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-22.10:50:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.10:50:07::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.10:50:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.10:50:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.10:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.10:50:07::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.10:50:07::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.10:50:07::SCWReader::No isolation master present  
LOG::2023-09-22.11:03:19::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-22.11:03:19::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-22.11:03:19::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-22.11:03:19::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-22.11:03:19::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-22.11:03:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-22.11:03:19::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-09-22.11:03:19::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-22.11:03:19::SCWSystem::Not a boot domain 
LOG::2023-09-22.11:03:19::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-22.11:03:19::SCWDomain::Generating domain artifcats
TRACE::2023-09-22.11:03:19::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-22.11:03:19::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-22.11:03:19::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-22.11:03:19::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-22.11:03:19::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:03:19::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:03:19::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:03:19::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:03:19::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:03:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:03:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.11:03:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.11:03:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:03:19::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:03:19::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:03:19::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:03:19::SCWMssOS::Completed writing the mss file at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-22.11:03:19::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:03:19::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-22.11:03:19::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-09-22.11:03:19::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-09-22.11:03:19::SCWMssOS::skipping the bsp build ... 
TRACE::2023-09-22.11:03:19::SCWMssOS::Copying to export directory.
TRACE::2023-09-22.11:03:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-22.11:03:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-22.11:03:19::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-22.11:03:19::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-22.11:03:19::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-22.11:03:19::SCWPlatform::Started preparing the platform 
TRACE::2023-09-22.11:03:19::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-22.11:03:19::SCWSystem::dir created 
TRACE::2023-09-22.11:03:19::SCWSystem::Writing the bif 
TRACE::2023-09-22.11:03:19::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-22.11:03:19::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-22.11:03:19::SCWPlatform::Completed generating the platform
TRACE::2023-09-22.11:03:19::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:03:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.11:03:19::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.11:03:19::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.11:03:19::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:03:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.11:03:19::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.11:03:19::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.11:03:19::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:03:19::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:03:19::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:03:19::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:03:19::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:03:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:03:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.11:03:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.11:03:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:03:19::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:03:19::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:03:19::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:03:19::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:03:19::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:03:19::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:03:19::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:03:19::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:03:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:03:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.11:03:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.11:03:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:03:19::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:03:19::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:03:19::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:03:19::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-22.11:03:19::SCWPlatform::updated the xpfm file.
TRACE::2023-09-22.11:03:19::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:03:19::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:03:19::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:03:19::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:03:19::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:03:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:03:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.11:03:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.11:03:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:03:19::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:03:19::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:03:19::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:00::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:00::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:00::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-22.11:47:00::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:01::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-22.11:47:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.11:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.11:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.11:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.11:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:47:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-22.11:47:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:01::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-22.11:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:01::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-22.11:47:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.11:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.11:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-22.11:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-22.11:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:47:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-22.11:47:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:01::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-22.11:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:01::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.11:47:01::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.11:47:01::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.11:47:01::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-22.11:47:01::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:01::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.11:47:01::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.11:47:01::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.11:47:01::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-22.11:47:01::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-22.11:47:02::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2023-09-22.11:47:02::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-22.11:47:02::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:02::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.11:47:02::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-22.11:47:02::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:02::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.11:47:02::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:02::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:02::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:02::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:02::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-22.11:47:02::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-22.11:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:02::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:02::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:47:02::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:02::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:02::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:02::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:02::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:02::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-22.11:47:02::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-22.11:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:02::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:02::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:47:02::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:02::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-09-22.11:47:03::SCWPlatform::Clearing the existing platform
TRACE::2023-09-22.11:47:03::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-22.11:47:03::SCWBDomain::clearing the fsbl build
TRACE::2023-09-22.11:47:03::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:03::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:03::SCWSystem::Clearing the domains completed.
TRACE::2023-09-22.11:47:03::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-22.11:47:03::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:03::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:03::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:03::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:03::SCWPlatform::Removing the HwDB with name /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:03::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:03::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:03::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:03::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:03::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-22.11:47:04::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWReader::Active system found as  test_mul
TRACE::2023-09-22.11:47:04::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-22.11:47:04::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-22.11:47:04::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-22.11:47:04::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:04::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-22.11:47:04::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-22.11:47:04::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-22.11:47:04::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:47:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:47:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:47:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:47:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:47:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:47:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.11:47:04::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.11:47:04::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.11:47:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-22.11:47:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:47:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWReader::No isolation master present  
TRACE::2023-09-22.11:47:04::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-22.11:47:04::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-22.11:47:04::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:47:04::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-22.11:47:04::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-22.11:47:04::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:47:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:47:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:47:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:47:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.11:47:04::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.11:47:04::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.11:47:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-22.11:47:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:04::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-22.11:47:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:04::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:47:04::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:04::SCWReader::No isolation master present  
LOG::2023-09-22.11:47:10::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-22.11:47:10::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-22.11:47:10::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-22.11:47:10::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-22.11:47:10::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-22.11:47:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-22.11:47:10::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-09-22.11:47:10::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-22.11:47:10::SCWSystem::Not a boot domain 
LOG::2023-09-22.11:47:10::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-22.11:47:10::SCWDomain::Generating domain artifcats
TRACE::2023-09-22.11:47:10::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-22.11:47:10::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-22.11:47:10::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-22.11:47:10::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-22.11:47:10::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:10::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:10::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:10::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:10::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-22.11:47:10::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-09-22.11:47:10::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-09-22.11:47:10::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2023-09-22.11:47:10::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:10::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:47:10::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:10::SCWMssOS::Completed writing the mss file at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-22.11:47:10::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:10::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-22.11:47:10::SCWMssOS::doing bsp build ... 
TRACE::2023-09-22.11:47:10::SCWMssOS::System Command Ran  cd  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-22.11:47:10::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-22.11:47:10::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-22.11:47:10::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-22.11:47:10::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-22.11:47:10::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-22.11:47:10::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-22.11:47:10::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-22.11:47:10::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-22.11:47:10::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-22.11:47:10::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-22.11:47:10::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-22.11:47:10::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-22.11:47:10::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-22.11:47:10::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-22.11:47:10::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-22.11:47:10::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-22.11:47:10::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-22.11:47:10::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-22.11:47:10::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-22.11:47:10::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-22.11:47:10::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-22.11:47:10::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-22.11:47:10::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-22.11:47:10::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-22.11:47:10::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-22.11:47:10::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-22.11:47:10::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-22.11:47:10::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-22.11:47:10::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-22.11:47:10::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-22.11:47:10::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-22.11:47:10::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-22.11:47:10::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-22.11:47:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-22.11:47:10::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-22.11:47:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-22.11:47:10::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-22.11:47:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-22.11:47:10::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-22.11:47:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-22.11:47:10::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-22.11:47:10::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-22.11:47:10::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-22.11:47:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-22.11:47:10::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-22.11:47:10::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-22.11:47:10::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-22.11:47:10::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-22.11:47:10::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-22.11:47:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-22.11:47:10::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.11:47:11::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-22.11:47:11::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-22.11:47:11::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-22.11:47:11::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-22.11:47:11::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-22.11:47:11::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-22.11:47:11::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-22.11:47:11::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-22.11:47:11::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-22.11:47:11::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-22.11:47:11::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-22.11:47:11::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-22.11:47:11::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-22.11:47:11::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-22.11:47:11::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-22.11:47:11::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-22.11:47:11::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-22.11:47:11::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-22.11:47:11::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-22.11:47:11::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-22.11:47:11::SCWMssOS::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-09-22.11:47:11::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-09-22.11:47:11::SCWMssOS::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-09-22.11:47:11::SCWMssOS::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-09-22.11:47:11::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-09-22.11:47:11::SCWMssOS::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-09-22.11:47:11::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-22.11:47:11::SCWMssOS::Finished building libraries

TRACE::2023-09-22.11:47:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-22.11:47:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-22.11:47:11::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-22.11:47:11::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-22.11:47:11::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-22.11:47:11::SCWPlatform::Started preparing the platform 
TRACE::2023-09-22.11:47:11::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-22.11:47:11::SCWSystem::dir created 
TRACE::2023-09-22.11:47:11::SCWSystem::Writing the bif 
TRACE::2023-09-22.11:47:11::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-22.11:47:11::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-22.11:47:11::SCWPlatform::Completed generating the platform
TRACE::2023-09-22.11:47:11::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.11:47:11::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.11:47:11::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.11:47:11::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:11::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-22.11:47:11::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:11::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.11:47:11::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:11::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:11::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:11::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:11::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-09-22.11:47:11::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-09-22.11:47:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:11::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:11::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:47:11::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-22.11:47:11::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:11::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:11::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:11::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:11::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-09-22.11:47:11::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-09-22.11:47:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:11::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:11::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:47:11::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:11::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-22.11:47:11::SCWPlatform::updated the xpfm file.
TRACE::2023-09-22.11:47:11::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:11::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:11::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:11::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-22.11:47:11::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-22.11:47:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-22.11:47:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-09-22.11:47:11::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-09-22.11:47:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.11:47:11::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.11:47:11::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-22.11:47:11::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:36:55::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:55::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:55::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:55::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:36:55::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:36:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-23.21:36:56::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWReader::Active system found as  test_mul
TRACE::2023-09-23.21:36:56::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-23.21:36:56::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-23.21:36:56::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-23.21:36:56::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:36:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:36:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:36:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:36:56::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:36:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:36:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-23.21:36:56::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-23.21:36:56::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-23.21:36:56::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:36:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:36:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:36:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:36:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:36:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:36:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:36:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:36:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:36:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:36:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:36:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:36:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:36:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:36:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:36:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:36:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:36:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:36:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-23.21:36:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-23.21:36:56::SCWMssOS::Commit changes completed.
TRACE::2023-09-23.21:36:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-23.21:36:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:36:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:36:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:36:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWReader::No isolation master present  
TRACE::2023-09-23.21:36:56::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-23.21:36:56::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-23.21:36:56::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:36:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:36:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:36:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:36:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:36:56::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-23.21:36:56::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-23.21:36:56::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:36:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:36:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:36:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:36:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:36:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:36:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:36:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:36:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:36:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:36:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:36:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:36:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-23.21:36:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-23.21:36:56::SCWMssOS::Commit changes completed.
TRACE::2023-09-23.21:36:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-23.21:36:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:36:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:36:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:36:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:36:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:36:56::SCWReader::No isolation master present  
TRACE::2023-09-23.21:37:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:56::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-23.21:37:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:37:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:37:57::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-23.21:37:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:37:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:37:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:37:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:37:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:37:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:37:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:37:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:37:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:37:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:37:57::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:37:57::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:37:57::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:37:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-23.21:37:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:37:57::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-23.21:37:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:37:57::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-23.21:37:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:37:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:37:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:37:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:37:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:37:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:37:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:37:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-23.21:37:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-23.21:37:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:37:57::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:37:57::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:37:57::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:37:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-23.21:37:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:37:57::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-23.21:37:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:37:57::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:37:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-23.21:37:57::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-23.21:37:57::SCWMssOS::Commit changes completed.
TRACE::2023-09-23.21:37:57::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-23.21:37:57::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:37:57::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:37:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-23.21:37:57::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-23.21:37:57::SCWMssOS::Commit changes completed.
TRACE::2023-09-23.21:37:57::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-23.21:37:57::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:37:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:37:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:37:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-23.21:37:58::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-09-23.21:37:58::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:37:58::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-23.21:37:58::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:37:58::SCWMssOS::Commit changes completed.
TRACE::2023-09-23.21:37:58::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:37:58::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-23.21:37:58::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:37:58::SCWMssOS::Commit changes completed.
TRACE::2023-09-23.21:37:58::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:58::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:58::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:58::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:37:58::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:37:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-23.21:37:58::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-23.21:37:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:37:58::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:37:58::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:37:58::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:37:58::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:58::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:58::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:58::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:37:58::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:37:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-23.21:37:58::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-23.21:37:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:37:58::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:37:58::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:37:58::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:37:58::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-09-23.21:37:59::SCWPlatform::Clearing the existing platform
TRACE::2023-09-23.21:37:59::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-23.21:37:59::SCWBDomain::clearing the fsbl build
TRACE::2023-09-23.21:37:59::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:37:59::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:37:59::SCWSystem::Clearing the domains completed.
TRACE::2023-09-23.21:37:59::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-23.21:37:59::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:59::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:59::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:37:59::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:37:59::SCWPlatform::Removing the HwDB with name /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:59::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:59::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:59::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:59::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:37:59::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:37:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:37:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-23.21:38:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2023-09-23.21:38:00::SCWReader::Active system found as  test_mul
TRACE::2023-09-23.21:38:00::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-23.21:38:00::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-23.21:38:00::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-23.21:38:00::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-23.21:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:00::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:00::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:00::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:00::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-23.21:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-23.21:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:00::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:00::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:00::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:00::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-23.21:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-23.21:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:00::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:00::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:00::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:00::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-23.21:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-23.21:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:00::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-23.21:38:00::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:00::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:00::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:00::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:00::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-23.21:38:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-23.21:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:00::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-23.21:38:00::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:00::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-23.21:38:01::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-23.21:38:01::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:38:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:38:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:38:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:38:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:38:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:38:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-23.21:38:01::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-23.21:38:01::SCWMssOS::Commit changes completed.
TRACE::2023-09-23.21:38:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-23.21:38:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:38:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWReader::No isolation master present  
TRACE::2023-09-23.21:38:01::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-23.21:38:01::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-23.21:38:01::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:38:01::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-23.21:38:01::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-23.21:38:01::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:38:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:38:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:38:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:38:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-23.21:38:01::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-23.21:38:01::SCWMssOS::Commit changes completed.
TRACE::2023-09-23.21:38:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-23.21:38:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-23.21:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:38:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:01::SCWReader::No isolation master present  
LOG::2023-09-23.21:38:12::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-23.21:38:12::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-23.21:38:12::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-23.21:38:12::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-23.21:38:12::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-23.21:38:12::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-23.21:38:12::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-09-23.21:38:12::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-23.21:38:12::SCWSystem::Not a boot domain 
LOG::2023-09-23.21:38:12::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-23.21:38:12::SCWDomain::Generating domain artifcats
TRACE::2023-09-23.21:38:12::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-23.21:38:12::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-23.21:38:12::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-23.21:38:12::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-23.21:38:12::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:12::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:12::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:12::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:12::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-23.21:38:12::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-09-23.21:38:12::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-09-23.21:38:12::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2023-09-23.21:38:12::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:12::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:38:12::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:12::SCWMssOS::Completed writing the mss file at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-23.21:38:12::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:12::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-23.21:38:12::SCWMssOS::doing bsp build ... 
TRACE::2023-09-23.21:38:12::SCWMssOS::System Command Ran  cd  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-23.21:38:12::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-23.21:38:12::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-23.21:38:12::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-23.21:38:12::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-23.21:38:12::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-23.21:38:12::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-23.21:38:12::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-23.21:38:12::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-23.21:38:12::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-23.21:38:12::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-23.21:38:12::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-23.21:38:12::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-23.21:38:12::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-23.21:38:12::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-23.21:38:12::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-23.21:38:12::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-23.21:38:12::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-23.21:38:12::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-23.21:38:12::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-23.21:38:12::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-23.21:38:12::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-23.21:38:12::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-23.21:38:12::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-23.21:38:12::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-23.21:38:12::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-23.21:38:12::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-23.21:38:12::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-23.21:38:12::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-23.21:38:12::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-23.21:38:12::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-23.21:38:12::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-23.21:38:12::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-23.21:38:12::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-23.21:38:12::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-23.21:38:12::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-23.21:38:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-23.21:38:12::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-23.21:38:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-23.21:38:12::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-23.21:38:12::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-23.21:38:12::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-23.21:38:12::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-23.21:38:12::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-23.21:38:12::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-23.21:38:12::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-23.21:38:12::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-23.21:38:12::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-23.21:38:12::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-23.21:38:12::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:12::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-23.21:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-23.21:38:12::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-23.21:38:12::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-23.21:38:13::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-23.21:38:13::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-23.21:38:13::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-23.21:38:13::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-23.21:38:13::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-23.21:38:13::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-23.21:38:13::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-23.21:38:13::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-23.21:38:13::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-23.21:38:13::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-23.21:38:13::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-23.21:38:13::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-23.21:38:13::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-23.21:38:13::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-23.21:38:13::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-23.21:38:13::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-23.21:38:13::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-23.21:38:13::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-23.21:38:13::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-23.21:38:13::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-23.21:38:13::SCWMssOS::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-09-23.21:38:13::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-09-23.21:38:13::SCWMssOS::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-09-23.21:38:13::SCWMssOS::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-09-23.21:38:13::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-09-23.21:38:13::SCWMssOS::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-09-23.21:38:13::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-23.21:38:13::SCWMssOS::Finished building libraries

TRACE::2023-09-23.21:38:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-23.21:38:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-23.21:38:13::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-23.21:38:13::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-23.21:38:13::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-23.21:38:13::SCWPlatform::Started preparing the platform 
TRACE::2023-09-23.21:38:13::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-23.21:38:13::SCWSystem::dir created 
TRACE::2023-09-23.21:38:13::SCWSystem::Writing the bif 
TRACE::2023-09-23.21:38:13::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-23.21:38:13::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-23.21:38:13::SCWPlatform::Completed generating the platform
TRACE::2023-09-23.21:38:13::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-23.21:38:13::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-23.21:38:13::SCWMssOS::Commit changes completed.
TRACE::2023-09-23.21:38:13::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-23.21:38:13::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:13::SCWMssOS::Commit changes completed.
TRACE::2023-09-23.21:38:13::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:13::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:13::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:13::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:13::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-23.21:38:13::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-23.21:38:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:13::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:13::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:38:13::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-23.21:38:13::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:13::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:13::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:13::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:13::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-23.21:38:13::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-23.21:38:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:13::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:13::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:38:13::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:13::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-23.21:38:13::SCWPlatform::updated the xpfm file.
TRACE::2023-09-23.21:38:13::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:13::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:13::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:13::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-23.21:38:13::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-23.21:38:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-23.21:38:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-23.21:38:13::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-23.21:38:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-23.21:38:13::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-23.21:38:13::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-23.21:38:13::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:50:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:50:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:50:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-24.15:50:56::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-09-24.15:50:56::SCWReader::Active system found as  test_mul
TRACE::2023-09-24.15:50:56::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-24.15:50:56::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-24.15:50:56::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-24.15:50:56::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-24.15:50:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:50:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:50:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:50:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:50:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:50:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:50:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:50:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:50:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:50:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:50:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:50:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:50:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:50:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:50:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:50:56::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-24.15:50:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:50:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:50:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:50:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:50:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:50:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:50:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-24.15:50:56::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:50:56::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:50:56::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:50:56::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-24.15:50:56::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-24.15:50:57::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:50:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:50:57::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:50:57::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:50:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:50:57::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:50:57::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:50:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:50:57::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:50:57::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:50:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:50:57::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:50:57::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:50:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:50:57::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:50:57::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:50:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:50:57::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:50:57::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-24.15:50:57::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-24.15:50:57::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.15:50:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-24.15:50:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:50:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:50:57::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:50:57::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWReader::No isolation master present  
TRACE::2023-09-24.15:50:57::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-24.15:50:57::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-24.15:50:57::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:50:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:50:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:50:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:50:57::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:50:57::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-24.15:50:57::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-24.15:50:57::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:50:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:50:57::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:50:57::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:50:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:50:57::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:50:57::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:50:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:50:57::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:50:57::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:50:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:50:57::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:50:57::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-24.15:50:57::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-24.15:50:57::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.15:50:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-24.15:50:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:50:57::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:50:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:50:57::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:50:57::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:50:57::SCWReader::No isolation master present  
TRACE::2023-09-24.15:50:59::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:59::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:59::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-24.15:50:59::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:50:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:00::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-24.15:51:00::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:00::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:51:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:51:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:00::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:00::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:51:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:51:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:00::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:00::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:00::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:00::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-24.15:51:00::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:00::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-24.15:51:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:00::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-24.15:51:00::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:00::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:51:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:51:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:00::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:00::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-24.15:51:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-24.15:51:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:00::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:00::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:00::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:00::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-24.15:51:00::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:00::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-24.15:51:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:00::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-24.15:51:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-24.15:51:00::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.15:51:00::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-24.15:51:00::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:00::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-24.15:51:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-24.15:51:00::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.15:51:00::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-24.15:51:00::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:00::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:00::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-24.15:51:01::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-09-24.15:51:01::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-24.15:51:01::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:01::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.15:51:01::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-24.15:51:01::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:01::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.15:51:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-24.15:51:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-24.15:51:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:01::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:01::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:01::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:01::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:01::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-24.15:51:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-24.15:51:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:01::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:01::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:01::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:01::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-24.15:51:34::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-24.15:51:34::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-24.15:51:34::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-24.15:51:34::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-24.15:51:34::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-24.15:51:34::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-24.15:51:34::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-09-24.15:51:34::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-24.15:51:34::SCWSystem::Not a boot domain 
LOG::2023-09-24.15:51:34::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-24.15:51:34::SCWDomain::Generating domain artifcats
TRACE::2023-09-24.15:51:34::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-24.15:51:34::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-24.15:51:34::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-24.15:51:34::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-24.15:51:34::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:34::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:34::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:34::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:34::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-24.15:51:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-24.15:51:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:34::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:34::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:34::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:34::SCWMssOS::Completed writing the mss file at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-24.15:51:34::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:34::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-24.15:51:34::SCWMssOS::doing bsp build ... 
TRACE::2023-09-24.15:51:34::SCWMssOS::System Command Ran  cd  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-24.15:51:34::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-24.15:51:34::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-24.15:51:34::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-24.15:51:34::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-24.15:51:34::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-24.15:51:34::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-24.15:51:34::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-24.15:51:34::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-24.15:51:34::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-24.15:51:34::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-24.15:51:34::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-24.15:51:34::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-24.15:51:34::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-24.15:51:34::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-24.15:51:34::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-24.15:51:34::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-24.15:51:34::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-24.15:51:34::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-24.15:51:34::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-24.15:51:34::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-24.15:51:34::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-24.15:51:34::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-24.15:51:34::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-24.15:51:34::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-24.15:51:34::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-24.15:51:34::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-24.15:51:34::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-24.15:51:34::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-24.15:51:34::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-24.15:51:34::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-24.15:51:34::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-24.15:51:34::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-24.15:51:34::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-24.15:51:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-24.15:51:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-24.15:51:34::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-24.15:51:34::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-24.15:51:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-24.15:51:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-24.15:51:34::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-24.15:51:34::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-24.15:51:34::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-24.15:51:34::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-24.15:51:34::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-24.15:51:34::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-24.15:51:34::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-24.15:51:34::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-24.15:51:34::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-24.15:51:34::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:34::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-24.15:51:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-24.15:51:34::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-24.15:51:34::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:35::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-24.15:51:35::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-24.15:51:35::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-24.15:51:35::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-24.15:51:35::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-24.15:51:35::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-24.15:51:35::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-24.15:51:35::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-24.15:51:35::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-24.15:51:35::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-24.15:51:35::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-24.15:51:35::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-24.15:51:35::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-24.15:51:35::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-24.15:51:35::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-24.15:51:35::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-24.15:51:35::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-24.15:51:35::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-24.15:51:35::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-24.15:51:35::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-24.15:51:35::SCWMssOS::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-09-24.15:51:35::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-09-24.15:51:35::SCWMssOS::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-09-24.15:51:35::SCWMssOS::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-09-24.15:51:35::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-09-24.15:51:35::SCWMssOS::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-09-24.15:51:35::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-24.15:51:35::SCWMssOS::Finished building libraries

TRACE::2023-09-24.15:51:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-24.15:51:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-24.15:51:35::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-24.15:51:35::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-24.15:51:35::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-24.15:51:35::SCWPlatform::Started preparing the platform 
TRACE::2023-09-24.15:51:35::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-24.15:51:35::SCWSystem::dir created 
TRACE::2023-09-24.15:51:35::SCWSystem::Writing the bif 
TRACE::2023-09-24.15:51:35::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-24.15:51:35::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-24.15:51:35::SCWPlatform::Completed generating the platform
TRACE::2023-09-24.15:51:35::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-24.15:51:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-24.15:51:35::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.15:51:35::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:35::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-24.15:51:35::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:35::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.15:51:35::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:35::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:35::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:35::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:35::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-24.15:51:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-24.15:51:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:35::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:35::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:35::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:35::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:35::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:35::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:35::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:35::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-24.15:51:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-24.15:51:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:35::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:35::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:35::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:35::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-24.15:51:35::SCWPlatform::updated the xpfm file.
TRACE::2023-09-24.15:51:35::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:35::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:35::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:35::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:35::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-24.15:51:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-24.15:51:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:35::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:35::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:35::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:41::SCWPlatform::Clearing the existing platform
TRACE::2023-09-24.15:51:41::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-24.15:51:41::SCWBDomain::clearing the fsbl build
TRACE::2023-09-24.15:51:41::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:41::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:41::SCWSystem::Clearing the domains completed.
TRACE::2023-09-24.15:51:41::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-24.15:51:41::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:41::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:41::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:41::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:41::SCWPlatform::Removing the HwDB with name /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:41::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:41::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:41::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:41::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:41::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-24.15:51:42::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWReader::Active system found as  test_mul
TRACE::2023-09-24.15:51:42::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-24.15:51:42::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-24.15:51:42::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-24.15:51:42::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:42::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:42::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-24.15:51:42::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-24.15:51:42::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-24.15:51:42::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:42::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:42::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:42::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:42::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:42::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:42::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:42::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:42::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:42::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:42::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:42::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:42::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-24.15:51:42::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-24.15:51:42::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.15:51:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-24.15:51:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:42::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:42::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWReader::No isolation master present  
TRACE::2023-09-24.15:51:42::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-24.15:51:42::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-24.15:51:42::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:42::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:42::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-24.15:51:42::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-24.15:51:42::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:42::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:42::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:42::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:42::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:42::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:42::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:42::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:42::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-24.15:51:42::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-24.15:51:42::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.15:51:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-24.15:51:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:42::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:42::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:42::SCWReader::No isolation master present  
TRACE::2023-09-24.15:51:44::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:44::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:44::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-24.15:51:44::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:45::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-24.15:51:45::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:45::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:45::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:45::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:45::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:45::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:45::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:45::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-24.15:51:45::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:45::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-24.15:51:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:45::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-24.15:51:45::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:45::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:45::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:45::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-24.15:51:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-24.15:51:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:45::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:45::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:45::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:45::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-24.15:51:45::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:45::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-24.15:51:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:45::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-24.15:51:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-24.15:51:45::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.15:51:45::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-24.15:51:45::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:45::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-24.15:51:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-24.15:51:45::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.15:51:45::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-24.15:51:45::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:45::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:45::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-24.15:51:46::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2023-09-24.15:51:46::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:46::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-24.15:51:46::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:46::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.15:51:46::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:46::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-24.15:51:46::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:46::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.15:51:46::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:46::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:46::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:46::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:46::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-24.15:51:46::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-24.15:51:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:46::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:46::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:46::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:46::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:46::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:46::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:46::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:46::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-24.15:51:46::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-24.15:51:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:46::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:46::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:46::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:46::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-24.15:51:50::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-24.15:51:50::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-24.15:51:50::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-24.15:51:50::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-24.15:51:50::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-24.15:51:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-24.15:51:50::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-09-24.15:51:50::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-24.15:51:50::SCWSystem::Not a boot domain 
LOG::2023-09-24.15:51:50::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-24.15:51:50::SCWDomain::Generating domain artifcats
TRACE::2023-09-24.15:51:50::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-24.15:51:50::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-24.15:51:50::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-24.15:51:50::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-24.15:51:50::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:50::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:50::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:50::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:50::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-24.15:51:50::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-24.15:51:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:50::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:50::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:50::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:50::SCWMssOS::Completed writing the mss file at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-24.15:51:50::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:50::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-24.15:51:51::SCWMssOS::doing bsp build ... 
TRACE::2023-09-24.15:51:51::SCWMssOS::System Command Ran  cd  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-24.15:51:51::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-24.15:51:51::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-24.15:51:51::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-24.15:51:51::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-24.15:51:51::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-24.15:51:51::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-24.15:51:51::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-24.15:51:51::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-24.15:51:51::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-24.15:51:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-24.15:51:51::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-24.15:51:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-24.15:51:51::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-24.15:51:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-24.15:51:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-24.15:51:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-24.15:51:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-24.15:51:51::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-24.15:51:51::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-24.15:51:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-24.15:51:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-24.15:51:51::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-24.15:51:51::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-24.15:51:51::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-24.15:51:51::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-24.15:51:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-24.15:51:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-24.15:51:51::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-24.15:51:51::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-24.15:51:51::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-24.15:51:51::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-24.15:51:51::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-24.15:51:51::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-24.15:51:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-24.15:51:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-24.15:51:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-24.15:51:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-24.15:51:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-24.15:51:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-24.15:51:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-24.15:51:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-24.15:51:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-24.15:51:51::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-24.15:51:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-24.15:51:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-24.15:51:51::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-24.15:51:51::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-24.15:51:51::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-24.15:51:51::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-24.15:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-24.15:51:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-24.15:51:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.15:51:51::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-24.15:51:51::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-24.15:51:51::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-24.15:51:51::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-24.15:51:51::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-24.15:51:51::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-24.15:51:51::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-24.15:51:51::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-24.15:51:51::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-24.15:51:51::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-24.15:51:51::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-24.15:51:51::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-24.15:51:51::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-24.15:51:51::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-24.15:51:51::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-24.15:51:51::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-24.15:51:51::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-24.15:51:51::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-24.15:51:51::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-24.15:51:51::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-24.15:51:51::SCWMssOS::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-09-24.15:51:51::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-09-24.15:51:51::SCWMssOS::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-09-24.15:51:51::SCWMssOS::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-09-24.15:51:51::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-09-24.15:51:51::SCWMssOS::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-09-24.15:51:51::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-24.15:51:51::SCWMssOS::Finished building libraries

TRACE::2023-09-24.15:51:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-24.15:51:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-24.15:51:51::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-24.15:51:51::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-24.15:51:51::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-24.15:51:51::SCWPlatform::Started preparing the platform 
TRACE::2023-09-24.15:51:51::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-24.15:51:51::SCWSystem::dir created 
TRACE::2023-09-24.15:51:51::SCWSystem::Writing the bif 
TRACE::2023-09-24.15:51:51::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-24.15:51:51::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-24.15:51:51::SCWPlatform::Completed generating the platform
TRACE::2023-09-24.15:51:51::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-24.15:51:51::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-24.15:51:51::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.15:51:51::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-24.15:51:51::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:51::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.15:51:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-24.15:51:51::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-24.15:51:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:51::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:51::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:51::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.15:51:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-24.15:51:51::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-24.15:51:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:51::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:51::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:51::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:51::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-24.15:51:51::SCWPlatform::updated the xpfm file.
TRACE::2023-09-24.15:51:51::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:51::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:51::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:51::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.15:51:51::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.15:51:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.15:51:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-24.15:51:51::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-24.15:51:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.15:51:51::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.15:51:51::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.15:51:51::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:28::SCWPlatform::Clearing the existing platform
TRACE::2023-09-24.16:12:28::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-24.16:12:28::SCWBDomain::clearing the fsbl build
TRACE::2023-09-24.16:12:28::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:28::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:28::SCWSystem::Clearing the domains completed.
TRACE::2023-09-24.16:12:28::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-24.16:12:28::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:28::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:28::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:28::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:28::SCWPlatform::Removing the HwDB with name /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:28::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:28::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:28::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:28::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:28::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-24.16:12:29::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWReader::Active system found as  test_mul
TRACE::2023-09-24.16:12:29::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-24.16:12:29::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-24.16:12:29::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-24.16:12:29::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:29::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:29::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:29::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:29::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:29::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:29::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-24.16:12:29::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-24.16:12:29::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-24.16:12:29::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:29::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:29::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.16:12:29::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:29::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:29::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.16:12:29::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:29::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:29::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.16:12:29::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:29::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:29::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.16:12:29::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:29::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:29::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.16:12:29::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:29::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:29::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.16:12:29::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-24.16:12:29::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-24.16:12:29::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.16:12:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-24.16:12:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:29::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:29::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.16:12:29::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWReader::No isolation master present  
TRACE::2023-09-24.16:12:29::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-24.16:12:29::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-24.16:12:29::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:29::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:29::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:29::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:29::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.16:12:29::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-24.16:12:29::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-24.16:12:29::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:29::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:29::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.16:12:29::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:29::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:29::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.16:12:29::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:29::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:29::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.16:12:29::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:29::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:29::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.16:12:29::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-24.16:12:29::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-24.16:12:29::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.16:12:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-24.16:12:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:29::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:29::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.16:12:29::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:29::SCWReader::No isolation master present  
TRACE::2023-09-24.16:12:31::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:31::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:31::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-24.16:12:31::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:32::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-24.16:12:32::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:32::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:32::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:32::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:32::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:32::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:32::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:32::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.16:12:32::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:32::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-24.16:12:32::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:32::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2023-09-24.16:12:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:32::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-24.16:12:32::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:32::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:32::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:32::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:32::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-24.16:12:32::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-24.16:12:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:32::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:32::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.16:12:32::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:32::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-24.16:12:32::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:32::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2023-09-24.16:12:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:32::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-24.16:12:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-24.16:12:32::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.16:12:32::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-24.16:12:32::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:32::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-24.16:12:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-24.16:12:32::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.16:12:32::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-24.16:12:32::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:32::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:32::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-24.16:12:33::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2023-09-24.16:12:33::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:33::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-24.16:12:33::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:33::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.16:12:33::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:33::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-24.16:12:33::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:33::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.16:12:33::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:33::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:33::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:33::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:33::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-09-24.16:12:33::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-09-24.16:12:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:33::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:33::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.16:12:33::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:33::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:33::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:33::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:33::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:33::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-09-24.16:12:33::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-09-24.16:12:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:33::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:33::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.16:12:33::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:33::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-24.16:12:38::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-24.16:12:38::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-24.16:12:38::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-24.16:12:38::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-24.16:12:38::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-24.16:12:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-24.16:12:38::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-09-24.16:12:38::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-24.16:12:38::SCWSystem::Not a boot domain 
LOG::2023-09-24.16:12:38::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-24.16:12:38::SCWDomain::Generating domain artifcats
TRACE::2023-09-24.16:12:38::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-24.16:12:38::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-24.16:12:38::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-24.16:12:38::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-24.16:12:38::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:38::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:38::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:38::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:38::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-09-24.16:12:38::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-09-24.16:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:38::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:38::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.16:12:38::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:38::SCWMssOS::Completed writing the mss file at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-24.16:12:38::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:38::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-24.16:12:39::SCWMssOS::doing bsp build ... 
TRACE::2023-09-24.16:12:39::SCWMssOS::System Command Ran  cd  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-24.16:12:39::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-24.16:12:39::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-24.16:12:39::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-24.16:12:39::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-24.16:12:39::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-24.16:12:39::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-24.16:12:39::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-24.16:12:39::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-24.16:12:39::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-24.16:12:39::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-24.16:12:39::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-24.16:12:39::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-24.16:12:39::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-24.16:12:39::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-24.16:12:39::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-24.16:12:39::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-24.16:12:39::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-24.16:12:39::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-24.16:12:39::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-24.16:12:39::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-24.16:12:39::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-24.16:12:39::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-24.16:12:39::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-24.16:12:39::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-24.16:12:39::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-24.16:12:39::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-24.16:12:39::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-24.16:12:39::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-24.16:12:39::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-24.16:12:39::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-24.16:12:39::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-24.16:12:39::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-24.16:12:39::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-24.16:12:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-24.16:12:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-24.16:12:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-24.16:12:39::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-24.16:12:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-24.16:12:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-24.16:12:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-24.16:12:39::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-24.16:12:39::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-24.16:12:39::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-24.16:12:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-24.16:12:39::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-24.16:12:39::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-24.16:12:39::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-24.16:12:39::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-24.16:12:39::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-24.16:12:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-24.16:12:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-24.16:12:39::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.16:12:39::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-24.16:12:39::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-24.16:12:39::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-24.16:12:39::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-24.16:12:39::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-24.16:12:39::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-24.16:12:39::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-24.16:12:39::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-24.16:12:39::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-24.16:12:39::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-24.16:12:39::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-24.16:12:39::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-24.16:12:39::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-24.16:12:39::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-24.16:12:39::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-24.16:12:39::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-24.16:12:39::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-24.16:12:39::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-24.16:12:39::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-24.16:12:39::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-24.16:12:39::SCWMssOS::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-09-24.16:12:39::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-09-24.16:12:39::SCWMssOS::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-09-24.16:12:39::SCWMssOS::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-09-24.16:12:39::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-09-24.16:12:39::SCWMssOS::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-09-24.16:12:39::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-24.16:12:39::SCWMssOS::Finished building libraries

TRACE::2023-09-24.16:12:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-24.16:12:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-24.16:12:39::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-24.16:12:39::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-24.16:12:39::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-24.16:12:39::SCWPlatform::Started preparing the platform 
TRACE::2023-09-24.16:12:39::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-24.16:12:39::SCWSystem::dir created 
TRACE::2023-09-24.16:12:39::SCWSystem::Writing the bif 
TRACE::2023-09-24.16:12:39::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-24.16:12:39::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-24.16:12:39::SCWPlatform::Completed generating the platform
TRACE::2023-09-24.16:12:39::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-24.16:12:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-24.16:12:39::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.16:12:39::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-24.16:12:39::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:39::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.16:12:39::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:39::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:39::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:39::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:39::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-09-24.16:12:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-09-24.16:12:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:39::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:39::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.16:12:39::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.16:12:39::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:39::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:39::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:39::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:39::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-09-24.16:12:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-09-24.16:12:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:39::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:39::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.16:12:39::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:39::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-24.16:12:39::SCWPlatform::updated the xpfm file.
TRACE::2023-09-24.16:12:39::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:39::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:39::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:39::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.16:12:39::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.16:12:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.16:12:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-09-24.16:12:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-09-24.16:12:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.16:12:39::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.16:12:39::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.16:12:39::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:05::SCWPlatform::Clearing the existing platform
TRACE::2023-09-24.22:37:05::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-24.22:37:05::SCWBDomain::clearing the fsbl build
TRACE::2023-09-24.22:37:05::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:05::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:05::SCWSystem::Clearing the domains completed.
TRACE::2023-09-24.22:37:05::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-24.22:37:05::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:05::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:05::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:05::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:05::SCWPlatform::Removing the HwDB with name /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:05::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:05::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:05::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:05::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:05::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-24.22:37:06::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWReader::Active system found as  test_mul
TRACE::2023-09-24.22:37:06::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-24.22:37:06::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-24.22:37:06::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-24.22:37:06::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:06::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:06::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:06::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:06::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:06::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:06::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-24.22:37:06::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-24.22:37:06::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-24.22:37:06::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:06::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:06::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.22:37:06::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:06::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:06::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.22:37:06::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:06::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:06::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.22:37:06::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:06::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:06::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.22:37:06::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:06::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:06::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.22:37:06::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:06::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:06::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.22:37:06::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-24.22:37:06::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-24.22:37:06::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.22:37:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-24.22:37:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:06::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:06::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.22:37:06::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWReader::No isolation master present  
TRACE::2023-09-24.22:37:06::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-24.22:37:06::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-24.22:37:06::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:06::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:06::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:06::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:06::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.22:37:06::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-24.22:37:06::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-24.22:37:06::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:06::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:06::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.22:37:06::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:06::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:06::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.22:37:06::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:06::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:06::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.22:37:06::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:06::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:06::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.22:37:06::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-24.22:37:06::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-24.22:37:06::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.22:37:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-24.22:37:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:06::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:06::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.22:37:06::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:06::SCWReader::No isolation master present  
TRACE::2023-09-24.22:37:14::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:14::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:14::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-24.22:37:14::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:15::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-24.22:37:15::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:15::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:15::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:15::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:15::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:15::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:15::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:15::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.22:37:15::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:15::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-24.22:37:15::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:15::SCWPlatform::update - Opened existing hwdb design_1_wrapper_11
TRACE::2023-09-24.22:37:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:15::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-24.22:37:15::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:15::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:15::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:15::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:15::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-24.22:37:15::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-24.22:37:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:15::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:15::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.22:37:15::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:15::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-24.22:37:15::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:15::SCWPlatform::update - Opened existing hwdb design_1_wrapper_11
TRACE::2023-09-24.22:37:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:15::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-24.22:37:15::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-24.22:37:15::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.22:37:15::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-24.22:37:15::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:15::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-24.22:37:15::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-24.22:37:15::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.22:37:15::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-24.22:37:15::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:15::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:15::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-24.22:37:16::SCWPlatform::Opened new HwDB with name design_1_wrapper_12
TRACE::2023-09-24.22:37:16::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-24.22:37:16::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:16::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.22:37:16::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-24.22:37:16::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:16::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.22:37:16::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:16::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:16::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:16::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:16::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-09-24.22:37:16::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-09-24.22:37:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:16::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:16::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.22:37:16::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:16::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:16::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:16::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:16::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:16::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-09-24.22:37:16::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-09-24.22:37:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:16::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:16::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.22:37:16::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:16::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-24.22:37:25::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-24.22:37:25::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-24.22:37:25::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-24.22:37:25::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-24.22:37:25::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-24.22:37:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-24.22:37:25::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-09-24.22:37:25::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-24.22:37:25::SCWSystem::Not a boot domain 
LOG::2023-09-24.22:37:25::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-24.22:37:25::SCWDomain::Generating domain artifcats
TRACE::2023-09-24.22:37:25::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-24.22:37:25::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-24.22:37:25::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-24.22:37:25::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-24.22:37:25::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:25::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:25::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:25::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:25::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-09-24.22:37:25::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-09-24.22:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:25::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:25::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.22:37:25::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:25::SCWMssOS::Completed writing the mss file at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-24.22:37:25::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:25::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-24.22:37:25::SCWMssOS::doing bsp build ... 
TRACE::2023-09-24.22:37:25::SCWMssOS::System Command Ran  cd  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-24.22:37:25::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-24.22:37:25::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-24.22:37:25::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-24.22:37:25::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-24.22:37:25::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-24.22:37:25::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-24.22:37:25::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-24.22:37:25::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-24.22:37:25::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-24.22:37:25::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-24.22:37:25::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-24.22:37:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-24.22:37:25::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-24.22:37:25::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-24.22:37:25::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-24.22:37:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-24.22:37:25::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-24.22:37:25::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-24.22:37:25::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-24.22:37:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-24.22:37:25::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-24.22:37:25::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-24.22:37:25::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-24.22:37:25::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-24.22:37:25::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-24.22:37:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-24.22:37:25::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-24.22:37:25::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-24.22:37:25::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-24.22:37:25::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-24.22:37:25::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-24.22:37:25::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-24.22:37:25::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-24.22:37:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-24.22:37:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-24.22:37:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-24.22:37:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-24.22:37:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-24.22:37:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-24.22:37:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-24.22:37:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-24.22:37:25::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-24.22:37:25::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-24.22:37:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-24.22:37:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-24.22:37:25::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-24.22:37:25::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-24.22:37:25::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-24.22:37:25::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-24.22:37:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-24.22:37:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-24.22:37:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-24.22:37:26::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-24.22:37:26::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-24.22:37:26::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-24.22:37:26::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-24.22:37:26::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-24.22:37:26::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-24.22:37:26::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-24.22:37:26::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-24.22:37:26::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-24.22:37:26::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-24.22:37:26::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-24.22:37:26::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-24.22:37:26::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-24.22:37:26::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-24.22:37:26::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-24.22:37:26::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-24.22:37:26::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-24.22:37:26::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-24.22:37:26::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-24.22:37:26::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-24.22:37:26::SCWMssOS::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-09-24.22:37:26::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-09-24.22:37:26::SCWMssOS::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-09-24.22:37:26::SCWMssOS::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-09-24.22:37:26::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-09-24.22:37:26::SCWMssOS::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-09-24.22:37:26::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-24.22:37:26::SCWMssOS::Finished building libraries

TRACE::2023-09-24.22:37:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-24.22:37:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-24.22:37:26::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-24.22:37:26::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-24.22:37:26::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-24.22:37:26::SCWPlatform::Started preparing the platform 
TRACE::2023-09-24.22:37:26::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-24.22:37:26::SCWSystem::dir created 
TRACE::2023-09-24.22:37:26::SCWSystem::Writing the bif 
TRACE::2023-09-24.22:37:26::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-24.22:37:26::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-24.22:37:26::SCWPlatform::Completed generating the platform
TRACE::2023-09-24.22:37:26::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-24.22:37:26::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-24.22:37:26::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.22:37:26::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-24.22:37:26::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:26::SCWMssOS::Commit changes completed.
TRACE::2023-09-24.22:37:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-09-24.22:37:26::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-09-24.22:37:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:26::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:26::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.22:37:26::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-24.22:37:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-09-24.22:37:26::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-09-24.22:37:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:26::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:26::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.22:37:26::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:26::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-24.22:37:26::SCWPlatform::updated the xpfm file.
TRACE::2023-09-24.22:37:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-24.22:37:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-24.22:37:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-24.22:37:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-09-24.22:37:26::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-09-24.22:37:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-24.22:37:26::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-24.22:37:26::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-24.22:37:26::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:25::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:25::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:25::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:25::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:25::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-27.15:12:26::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWReader::Active system found as  test_mul
TRACE::2023-09-27.15:12:26::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-27.15:12:26::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-27.15:12:26::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-27.15:12:26::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:26::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:26::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-27.15:12:26::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-27.15:12:26::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-27.15:12:26::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:26::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.15:12:26::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:26::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.15:12:26::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:26::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.15:12:26::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:26::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.15:12:26::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:26::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.15:12:26::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:26::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.15:12:26::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-27.15:12:26::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-27.15:12:26::SCWMssOS::Commit changes completed.
TRACE::2023-09-27.15:12:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-27.15:12:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:26::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.15:12:26::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWReader::No isolation master present  
TRACE::2023-09-27.15:12:26::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-27.15:12:26::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-27.15:12:26::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:26::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.15:12:26::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-27.15:12:26::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-27.15:12:26::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:26::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.15:12:26::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:26::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.15:12:26::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:26::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.15:12:26::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:26::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.15:12:26::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-27.15:12:26::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-27.15:12:26::SCWMssOS::Commit changes completed.
TRACE::2023-09-27.15:12:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-27.15:12:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:26::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.15:12:26::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:26::SCWReader::No isolation master present  
TRACE::2023-09-27.15:12:31::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-27.15:12:31::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:31::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-27.15:12:31::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:31::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:31::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:31::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:31::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:31::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:31::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:31::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.15:12:31::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:31::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-27.15:12:31::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:31::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-27.15:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:31::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-27.15:12:31::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:31::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:31::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:31::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:31::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-27.15:12:31::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-27.15:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:31::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:31::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.15:12:31::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:31::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-27.15:12:31::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:31::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-27.15:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:31::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-27.15:12:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-27.15:12:31::SCWMssOS::Commit changes completed.
TRACE::2023-09-27.15:12:31::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-27.15:12:31::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:31::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-27.15:12:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-27.15:12:31::SCWMssOS::Commit changes completed.
TRACE::2023-09-27.15:12:31::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-27.15:12:31::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:32::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:32::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:32::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:32::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:32::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-27.15:12:32::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-09-27.15:12:32::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:32::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-27.15:12:32::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:32::SCWMssOS::Commit changes completed.
TRACE::2023-09-27.15:12:32::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:32::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-27.15:12:32::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:32::SCWMssOS::Commit changes completed.
TRACE::2023-09-27.15:12:32::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:32::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:32::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:32::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:32::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-27.15:12:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-27.15:12:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:32::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:32::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.15:12:32::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:32::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:32::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:32::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:32::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:32::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-27.15:12:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-27.15:12:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:32::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:32::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.15:12:32::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:32::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-27.15:12:40::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-27.15:12:40::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-27.15:12:40::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-27.15:12:40::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-27.15:12:40::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-27.15:12:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-27.15:12:40::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-09-27.15:12:40::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-27.15:12:40::SCWSystem::Not a boot domain 
LOG::2023-09-27.15:12:40::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-27.15:12:40::SCWDomain::Generating domain artifcats
TRACE::2023-09-27.15:12:40::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-27.15:12:40::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-27.15:12:40::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-27.15:12:40::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-27.15:12:40::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:40::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:40::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:40::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:40::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-27.15:12:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-27.15:12:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:40::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:40::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.15:12:40::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:40::SCWMssOS::Completed writing the mss file at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-27.15:12:40::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:40::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-27.15:12:41::SCWMssOS::doing bsp build ... 
TRACE::2023-09-27.15:12:41::SCWMssOS::System Command Ran  cd  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-27.15:12:41::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-27.15:12:41::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-27.15:12:41::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-27.15:12:41::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-27.15:12:41::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-27.15:12:41::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-27.15:12:41::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-27.15:12:41::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-27.15:12:41::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-27.15:12:41::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-27.15:12:41::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-27.15:12:41::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-27.15:12:41::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-27.15:12:41::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-27.15:12:41::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-27.15:12:41::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-27.15:12:41::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-27.15:12:41::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-27.15:12:41::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-27.15:12:41::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-27.15:12:41::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-27.15:12:41::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-27.15:12:41::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-27.15:12:41::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-27.15:12:41::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-27.15:12:41::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-27.15:12:41::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-27.15:12:41::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-27.15:12:41::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-27.15:12:41::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-27.15:12:41::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-27.15:12:41::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-27.15:12:41::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-27.15:12:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-27.15:12:41::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-27.15:12:41::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-27.15:12:41::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-27.15:12:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-27.15:12:41::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-27.15:12:41::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-27.15:12:41::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-27.15:12:41::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-27.15:12:41::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-27.15:12:41::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-27.15:12:41::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-27.15:12:41::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-27.15:12:41::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-27.15:12:41::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-27.15:12:41::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:41::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-27.15:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-27.15:12:41::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-27.15:12:41::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.15:12:42::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-27.15:12:42::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-27.15:12:42::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-27.15:12:42::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-27.15:12:42::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-27.15:12:42::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-27.15:12:42::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-27.15:12:42::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-27.15:12:42::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-27.15:12:42::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-27.15:12:42::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-27.15:12:42::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-27.15:12:42::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-27.15:12:42::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-27.15:12:42::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-27.15:12:42::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-27.15:12:42::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-27.15:12:42::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-27.15:12:42::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-27.15:12:42::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-27.15:12:42::SCWMssOS::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-09-27.15:12:42::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-09-27.15:12:42::SCWMssOS::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-09-27.15:12:42::SCWMssOS::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-09-27.15:12:42::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-09-27.15:12:42::SCWMssOS::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-09-27.15:12:42::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-27.15:12:42::SCWMssOS::Finished building libraries

TRACE::2023-09-27.15:12:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-27.15:12:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-27.15:12:42::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-27.15:12:42::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-27.15:12:42::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-27.15:12:42::SCWPlatform::Started preparing the platform 
TRACE::2023-09-27.15:12:42::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-27.15:12:42::SCWSystem::dir created 
TRACE::2023-09-27.15:12:42::SCWSystem::Writing the bif 
TRACE::2023-09-27.15:12:42::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-27.15:12:42::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-27.15:12:42::SCWPlatform::Completed generating the platform
TRACE::2023-09-27.15:12:42::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-27.15:12:42::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-27.15:12:42::SCWMssOS::Commit changes completed.
TRACE::2023-09-27.15:12:42::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-27.15:12:42::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:42::SCWMssOS::Commit changes completed.
TRACE::2023-09-27.15:12:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-27.15:12:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-27.15:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:42::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:42::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.15:12:42::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.15:12:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-27.15:12:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-27.15:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:42::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:42::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.15:12:42::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:42::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-27.15:12:42::SCWPlatform::updated the xpfm file.
TRACE::2023-09-27.15:12:42::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:42::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:42::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:42::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.15:12:42::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.15:12:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.15:12:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-27.15:12:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-27.15:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.15:12:42::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.15:12:42::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.15:12:42::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:21::SCWPlatform::Clearing the existing platform
TRACE::2023-09-27.17:27:21::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-27.17:27:21::SCWBDomain::clearing the fsbl build
TRACE::2023-09-27.17:27:21::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:21::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:21::SCWSystem::Clearing the domains completed.
TRACE::2023-09-27.17:27:21::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-27.17:27:21::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:21::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:21::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:21::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:21::SCWPlatform::Removing the HwDB with name /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:21::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:21::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:21::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:21::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:21::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-27.17:27:22::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWReader::Active system found as  test_mul
TRACE::2023-09-27.17:27:22::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-27.17:27:22::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-27.17:27:22::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-27.17:27:22::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:22::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:22::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:22::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:22::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:22::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:22::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-27.17:27:22::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-27.17:27:22::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-27.17:27:22::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:22::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:22::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.17:27:22::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:22::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:22::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.17:27:22::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:22::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:22::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.17:27:22::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:22::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:22::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.17:27:22::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:22::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:22::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.17:27:22::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:22::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:22::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.17:27:22::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-27.17:27:22::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-27.17:27:22::SCWMssOS::Commit changes completed.
TRACE::2023-09-27.17:27:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-27.17:27:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:22::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:22::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.17:27:22::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWReader::No isolation master present  
TRACE::2023-09-27.17:27:22::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-27.17:27:22::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-27.17:27:22::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:22::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:22::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:22::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:22::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.17:27:22::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-27.17:27:22::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-27.17:27:22::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:22::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:22::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.17:27:22::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:22::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:22::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.17:27:22::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:22::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:22::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.17:27:22::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:22::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:22::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.17:27:22::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-27.17:27:22::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-27.17:27:22::SCWMssOS::Commit changes completed.
TRACE::2023-09-27.17:27:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-27.17:27:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:22::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:22::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.17:27:22::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:22::SCWReader::No isolation master present  
TRACE::2023-09-27.17:27:24::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:24::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:24::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-27.17:27:24::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:25::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-27.17:27:25::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:25::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:25::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:25::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:25::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:25::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:25::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:25::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.17:27:25::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:25::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-27.17:27:25::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:25::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-27.17:27:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:25::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-27.17:27:25::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:25::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:25::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:25::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:25::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-27.17:27:25::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-27.17:27:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:25::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:25::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.17:27:25::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:25::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-27.17:27:25::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:25::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-27.17:27:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:25::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-27.17:27:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-27.17:27:25::SCWMssOS::Commit changes completed.
TRACE::2023-09-27.17:27:25::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-27.17:27:25::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:25::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-27.17:27:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-27.17:27:25::SCWMssOS::Commit changes completed.
TRACE::2023-09-27.17:27:25::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-27.17:27:25::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:25::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:25::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-27.17:27:26::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2023-09-27.17:27:26::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-27.17:27:26::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:26::SCWMssOS::Commit changes completed.
TRACE::2023-09-27.17:27:26::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-27.17:27:26::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:26::SCWMssOS::Commit changes completed.
TRACE::2023-09-27.17:27:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-27.17:27:26::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-27.17:27:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:26::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:26::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.17:27:26::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-27.17:27:26::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-27.17:27:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:26::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:26::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.17:27:26::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:26::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-27.17:27:32::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-27.17:27:32::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-27.17:27:32::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-27.17:27:32::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-27.17:27:32::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-27.17:27:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-27.17:27:32::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-09-27.17:27:32::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-27.17:27:32::SCWSystem::Not a boot domain 
LOG::2023-09-27.17:27:32::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-27.17:27:32::SCWDomain::Generating domain artifcats
TRACE::2023-09-27.17:27:32::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-27.17:27:32::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-27.17:27:32::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-27.17:27:32::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-27.17:27:32::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:32::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:32::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:32::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:32::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-27.17:27:32::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-27.17:27:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:32::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:32::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.17:27:32::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:32::SCWMssOS::Completed writing the mss file at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-27.17:27:32::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:32::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-27.17:27:32::SCWMssOS::doing bsp build ... 
TRACE::2023-09-27.17:27:32::SCWMssOS::System Command Ran  cd  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-27.17:27:32::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-27.17:27:32::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-27.17:27:32::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-27.17:27:32::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-27.17:27:32::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-27.17:27:32::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-27.17:27:32::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-27.17:27:32::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-27.17:27:32::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-27.17:27:32::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-27.17:27:32::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-27.17:27:32::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-27.17:27:32::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-27.17:27:32::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-27.17:27:32::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-27.17:27:32::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-27.17:27:32::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-27.17:27:32::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-27.17:27:32::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-27.17:27:32::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-27.17:27:32::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-27.17:27:32::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-27.17:27:32::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-27.17:27:32::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-27.17:27:32::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-27.17:27:32::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-27.17:27:32::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-27.17:27:32::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-27.17:27:32::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-27.17:27:32::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-27.17:27:32::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-27.17:27:32::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-27.17:27:32::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-27.17:27:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-27.17:27:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-27.17:27:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-27.17:27:32::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-27.17:27:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-27.17:27:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-27.17:27:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-27.17:27:32::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-27.17:27:32::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-27.17:27:32::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-27.17:27:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-27.17:27:32::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-27.17:27:32::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-27.17:27:32::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-27.17:27:32::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-27.17:27:32::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-27.17:27:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-27.17:27:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-27.17:27:32::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-27.17:27:33::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-27.17:27:33::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-27.17:27:33::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-27.17:27:33::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-27.17:27:33::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-27.17:27:33::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-27.17:27:33::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-27.17:27:33::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-27.17:27:33::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-27.17:27:33::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-27.17:27:33::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-27.17:27:33::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-27.17:27:33::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-27.17:27:33::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-27.17:27:33::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-27.17:27:33::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-27.17:27:33::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-27.17:27:33::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-27.17:27:33::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-27.17:27:33::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-27.17:27:33::SCWMssOS::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-09-27.17:27:33::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-09-27.17:27:33::SCWMssOS::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-09-27.17:27:33::SCWMssOS::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-09-27.17:27:33::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-09-27.17:27:33::SCWMssOS::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-09-27.17:27:33::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-27.17:27:33::SCWMssOS::Finished building libraries

TRACE::2023-09-27.17:27:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-27.17:27:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-27.17:27:33::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-27.17:27:33::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-27.17:27:33::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-27.17:27:33::SCWPlatform::Started preparing the platform 
TRACE::2023-09-27.17:27:33::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-27.17:27:33::SCWSystem::dir created 
TRACE::2023-09-27.17:27:33::SCWSystem::Writing the bif 
TRACE::2023-09-27.17:27:33::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-27.17:27:33::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-27.17:27:33::SCWPlatform::Completed generating the platform
TRACE::2023-09-27.17:27:33::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-27.17:27:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-27.17:27:33::SCWMssOS::Commit changes completed.
TRACE::2023-09-27.17:27:33::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:33::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-27.17:27:33::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:33::SCWMssOS::Commit changes completed.
TRACE::2023-09-27.17:27:33::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:33::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:33::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:33::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:33::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-27.17:27:33::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-27.17:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:33::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:33::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.17:27:33::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-27.17:27:33::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:33::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:33::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:33::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:33::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-27.17:27:33::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-27.17:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:33::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:33::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.17:27:33::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:33::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-27.17:27:33::SCWPlatform::updated the xpfm file.
TRACE::2023-09-27.17:27:33::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:33::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:33::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:33::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-27.17:27:33::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-27.17:27:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-27.17:27:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-09-27.17:27:33::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-27.17:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-27.17:27:33::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-27.17:27:33::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-27.17:27:33::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:26::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:26::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:26::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:26::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:26::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-28.14:00:27::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWReader::Active system found as  test_mul
TRACE::2023-09-28.14:00:27::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-28.14:00:27::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-28.14:00:27::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-28.14:00:27::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:27::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:27::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:27::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:27::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:27::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:27::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-28.14:00:27::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-28.14:00:27::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-28.14:00:27::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:27::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:27::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.14:00:27::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:27::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:27::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.14:00:27::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:27::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:27::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.14:00:27::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:27::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:27::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.14:00:27::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:27::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:27::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.14:00:27::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:27::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:27::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.14:00:27::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-28.14:00:27::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-28.14:00:27::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.14:00:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-28.14:00:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:27::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:27::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.14:00:27::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWReader::No isolation master present  
TRACE::2023-09-28.14:00:27::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-28.14:00:27::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-28.14:00:27::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:27::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:27::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:27::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:27::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.14:00:27::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-28.14:00:27::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-28.14:00:27::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:27::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:27::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.14:00:27::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:27::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:27::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.14:00:27::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:27::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:27::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.14:00:27::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:27::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:27::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.14:00:27::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-28.14:00:27::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-28.14:00:27::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.14:00:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-28.14:00:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:27::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:27::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.14:00:27::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:27::SCWReader::No isolation master present  
TRACE::2023-09-28.14:00:30::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-28.14:00:30::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:30::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-28.14:00:30::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:30::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:30::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:30::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:30::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:30::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:30::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:30::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.14:00:30::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:30::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-28.14:00:30::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:30::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-28.14:00:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:30::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-28.14:00:30::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:30::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:30::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:30::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:30::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.14:00:30::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.14:00:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:30::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:30::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.14:00:30::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:30::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-28.14:00:30::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:30::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-28.14:00:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:30::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-28.14:00:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-28.14:00:30::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.14:00:30::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-28.14:00:30::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:30::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-28.14:00:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-28.14:00:30::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.14:00:30::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-28.14:00:30::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:31::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:31::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:31::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:31::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:31::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-28.14:00:31::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-09-28.14:00:31::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-28.14:00:31::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:31::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.14:00:31::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-28.14:00:31::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:31::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.14:00:31::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:31::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:31::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:31::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:31::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-28.14:00:31::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-28.14:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:31::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:31::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.14:00:31::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:31::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:31::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:31::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:31::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:31::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-28.14:00:31::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-28.14:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:31::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:31::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.14:00:31::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:31::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-28.14:00:36::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-28.14:00:36::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-28.14:00:36::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-28.14:00:36::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-28.14:00:36::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-28.14:00:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-28.14:00:36::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-09-28.14:00:36::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-28.14:00:36::SCWSystem::Not a boot domain 
LOG::2023-09-28.14:00:36::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-28.14:00:36::SCWDomain::Generating domain artifcats
TRACE::2023-09-28.14:00:36::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-28.14:00:36::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-28.14:00:36::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-28.14:00:36::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-28.14:00:36::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:36::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:36::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:36::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:36::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-28.14:00:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-28.14:00:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:36::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:36::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.14:00:36::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:36::SCWMssOS::Completed writing the mss file at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-28.14:00:36::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:36::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-28.14:00:36::SCWMssOS::doing bsp build ... 
TRACE::2023-09-28.14:00:36::SCWMssOS::System Command Ran  cd  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-28.14:00:36::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-28.14:00:36::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-28.14:00:36::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-28.14:00:36::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-28.14:00:36::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-28.14:00:36::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-28.14:00:36::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-28.14:00:36::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-28.14:00:36::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-28.14:00:36::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-28.14:00:36::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-28.14:00:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-28.14:00:36::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-28.14:00:36::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-28.14:00:36::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-28.14:00:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-28.14:00:36::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-28.14:00:36::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-28.14:00:36::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-28.14:00:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-28.14:00:36::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-28.14:00:36::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-28.14:00:36::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-28.14:00:36::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-28.14:00:36::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-28.14:00:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-28.14:00:36::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-28.14:00:36::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-28.14:00:36::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-28.14:00:36::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-28.14:00:36::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-28.14:00:36::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-28.14:00:36::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-28.14:00:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-28.14:00:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-28.14:00:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-28.14:00:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-28.14:00:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-28.14:00:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-28.14:00:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-28.14:00:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-28.14:00:36::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-28.14:00:36::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-28.14:00:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-28.14:00:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-28.14:00:36::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-28.14:00:36::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-28.14:00:36::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-28.14:00:36::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-28.14:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-28.14:00:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-28.14:00:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.14:00:37::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-28.14:00:37::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-28.14:00:37::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-28.14:00:37::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-28.14:00:37::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-28.14:00:37::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-28.14:00:37::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-28.14:00:37::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-28.14:00:37::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-28.14:00:37::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-28.14:00:37::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-28.14:00:37::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-28.14:00:37::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-28.14:00:37::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-28.14:00:37::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-28.14:00:37::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-28.14:00:37::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-28.14:00:37::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-28.14:00:37::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-28.14:00:37::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-28.14:00:37::SCWMssOS::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-09-28.14:00:37::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-09-28.14:00:37::SCWMssOS::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-09-28.14:00:37::SCWMssOS::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-09-28.14:00:37::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-09-28.14:00:37::SCWMssOS::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-09-28.14:00:37::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-28.14:00:37::SCWMssOS::Finished building libraries

TRACE::2023-09-28.14:00:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-28.14:00:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-28.14:00:37::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-28.14:00:37::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-28.14:00:37::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-28.14:00:37::SCWPlatform::Started preparing the platform 
TRACE::2023-09-28.14:00:37::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-28.14:00:37::SCWSystem::dir created 
TRACE::2023-09-28.14:00:37::SCWSystem::Writing the bif 
TRACE::2023-09-28.14:00:37::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-28.14:00:37::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-28.14:00:37::SCWPlatform::Completed generating the platform
TRACE::2023-09-28.14:00:37::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-28.14:00:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-28.14:00:37::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.14:00:37::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-28.14:00:37::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:37::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.14:00:37::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:37::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:37::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:37::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:37::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-28.14:00:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-28.14:00:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:37::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:37::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.14:00:37::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.14:00:37::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:37::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:37::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:37::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:37::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-28.14:00:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-28.14:00:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:37::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:37::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.14:00:37::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:37::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-28.14:00:37::SCWPlatform::updated the xpfm file.
TRACE::2023-09-28.14:00:37::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:37::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:37::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:37::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.14:00:37::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.14:00:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.14:00:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-28.14:00:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-28.14:00:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.14:00:37::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.14:00:37::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.14:00:37::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:07::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:07::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:07::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:07::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:07::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-28.15:02:08::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWReader::Active system found as  test_mul
TRACE::2023-09-28.15:02:08::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-28.15:02:08::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-28.15:02:08::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-28.15:02:08::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:08::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:08::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-28.15:02:08::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-28.15:02:08::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-28.15:02:08::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:08::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:02:08::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:08::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:02:08::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:08::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:02:08::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:08::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:02:08::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:08::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:02:08::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:08::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:02:08::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-28.15:02:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-28.15:02:08::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.15:02:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-28.15:02:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:08::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:02:08::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWReader::No isolation master present  
TRACE::2023-09-28.15:02:08::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-28.15:02:08::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-28.15:02:08::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:08::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:02:08::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-28.15:02:08::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-28.15:02:08::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:08::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:02:08::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:08::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:02:08::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:08::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:02:08::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:08::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:02:08::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-28.15:02:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-28.15:02:08::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.15:02:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-28.15:02:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:08::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:08::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:02:08::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:08::SCWReader::No isolation master present  
TRACE::2023-09-28.15:02:11::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:11::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:11::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-28.15:02:11::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:12::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-28.15:02:12::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:12::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:12::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:12::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:12::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:12::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:02:12::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:12::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-28.15:02:12::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:12::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-28.15:02:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:12::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-28.15:02:12::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:12::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:12::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:12::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:02:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:02:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:12::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:12::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:02:12::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:12::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-28.15:02:12::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:12::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-28.15:02:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:12::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-28.15:02:12::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-28.15:02:12::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.15:02:12::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-28.15:02:12::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:12::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-28.15:02:12::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-28.15:02:12::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.15:02:12::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-28.15:02:12::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:12::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:12::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-28.15:02:13::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-09-28.15:02:13::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-28.15:02:13::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:13::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.15:02:13::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-28.15:02:13::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:13::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.15:02:13::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:13::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:13::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:13::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:13::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-28.15:02:13::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-28.15:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:13::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:13::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:02:13::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:13::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:13::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:13::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:13::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:13::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-28.15:02:13::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-28.15:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:13::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:13::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:02:13::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:13::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-28.15:02:18::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-28.15:02:18::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-28.15:02:18::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-28.15:02:18::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-28.15:02:18::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-28.15:02:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-28.15:02:18::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-09-28.15:02:18::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-28.15:02:18::SCWSystem::Not a boot domain 
LOG::2023-09-28.15:02:18::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-28.15:02:18::SCWDomain::Generating domain artifcats
TRACE::2023-09-28.15:02:18::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-28.15:02:18::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-28.15:02:18::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-28.15:02:18::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-28.15:02:18::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:18::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:18::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:18::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:18::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-28.15:02:18::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-28.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:18::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:18::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:02:18::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:18::SCWMssOS::Completed writing the mss file at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-28.15:02:18::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:18::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-28.15:02:18::SCWMssOS::doing bsp build ... 
TRACE::2023-09-28.15:02:18::SCWMssOS::System Command Ran  cd  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-28.15:02:18::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-28.15:02:18::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-28.15:02:18::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-28.15:02:18::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-28.15:02:18::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-28.15:02:18::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-28.15:02:18::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-28.15:02:18::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-28.15:02:18::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-28.15:02:18::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-28.15:02:18::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-28.15:02:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-28.15:02:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-28.15:02:18::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-28.15:02:18::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-28.15:02:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-28.15:02:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-28.15:02:18::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-28.15:02:18::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-28.15:02:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-28.15:02:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-28.15:02:18::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-28.15:02:18::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-28.15:02:18::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-28.15:02:18::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-28.15:02:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-28.15:02:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-28.15:02:18::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-28.15:02:18::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-28.15:02:18::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-28.15:02:18::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-28.15:02:18::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-28.15:02:18::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-28.15:02:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-28.15:02:18::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-28.15:02:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-28.15:02:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-28.15:02:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-28.15:02:18::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-28.15:02:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-28.15:02:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-28.15:02:18::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-28.15:02:18::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-28.15:02:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-28.15:02:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-28.15:02:18::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-28.15:02:18::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-28.15:02:18::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-28.15:02:18::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-28.15:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-28.15:02:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-28.15:02:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:02:19::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-28.15:02:19::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-28.15:02:19::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-28.15:02:19::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-28.15:02:19::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-28.15:02:19::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-28.15:02:19::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-28.15:02:19::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-28.15:02:19::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-28.15:02:19::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-28.15:02:19::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-28.15:02:19::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-28.15:02:19::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-28.15:02:19::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-28.15:02:19::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-28.15:02:19::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-28.15:02:19::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-28.15:02:19::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-28.15:02:19::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-28.15:02:19::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-28.15:02:19::SCWMssOS::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-09-28.15:02:19::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-09-28.15:02:19::SCWMssOS::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-09-28.15:02:19::SCWMssOS::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-09-28.15:02:19::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-09-28.15:02:19::SCWMssOS::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-09-28.15:02:19::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-28.15:02:19::SCWMssOS::Finished building libraries

TRACE::2023-09-28.15:02:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-28.15:02:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-28.15:02:19::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-28.15:02:19::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-28.15:02:19::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-28.15:02:19::SCWPlatform::Started preparing the platform 
TRACE::2023-09-28.15:02:19::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-28.15:02:19::SCWSystem::dir created 
TRACE::2023-09-28.15:02:19::SCWSystem::Writing the bif 
TRACE::2023-09-28.15:02:19::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-28.15:02:19::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-28.15:02:19::SCWPlatform::Completed generating the platform
TRACE::2023-09-28.15:02:19::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-28.15:02:19::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-28.15:02:19::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.15:02:19::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:19::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-28.15:02:19::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:19::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.15:02:19::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:19::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:19::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:19::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:19::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-28.15:02:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-28.15:02:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:19::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:19::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:02:19::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:02:19::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:19::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:19::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:19::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:19::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-28.15:02:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-28.15:02:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:19::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:19::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:02:19::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:19::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-28.15:02:19::SCWPlatform::updated the xpfm file.
TRACE::2023-09-28.15:02:19::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:19::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:19::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:19::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:02:19::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:02:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:02:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-28.15:02:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-28.15:02:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:02:19::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:02:19::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:02:19::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:27:55::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:55::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:55::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:55::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:55::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-28.15:27:56::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWReader::Active system found as  test_mul
TRACE::2023-09-28.15:27:56::SCWReader::Handling sysconfig test_mul
TRACE::2023-09-28.15:27:56::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-28.15:27:56::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-28.15:27:56::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:56::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-28.15:27:56::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-28.15:27:56::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-28.15:27:56::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:27:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:27:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:27:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:27:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:27:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:27:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-28.15:27:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-28.15:27:56::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.15:27:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-28.15:27:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:27:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWReader::No isolation master present  
TRACE::2023-09-28.15:27:56::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-28.15:27:56::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-09-28.15:27:56::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:27:56::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-28.15:27:56::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-28.15:27:56::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:27:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:27:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:27:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:27:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-28.15:27:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-28.15:27:56::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.15:27:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-28.15:27:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:56::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:56::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:27:56::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:27:56::SCWReader::No isolation master present  
TRACE::2023-09-28.15:27:58::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:58::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:58::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-28.15:27:58::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:59::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-28.15:27:59::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:59::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:59::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:59::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:59::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:59::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:59::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:59::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:27:59::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:59::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-28.15:27:59::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:59::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-28.15:27:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:59::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-28.15:27:59::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:59::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:59::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:59::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:59::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-28.15:27:59::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-28.15:27:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:59::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:27:59::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:27:59::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:27:59::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-09-28.15:27:59::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:59::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-28.15:27:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:27:59::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-28.15:27:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-28.15:27:59::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.15:27:59::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-09-28.15:27:59::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:27:59::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:27:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-28.15:27:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-28.15:27:59::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.15:27:59::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-28.15:27:59::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:27:59::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:27:59::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:27:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:27:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-28.15:28:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-09-28.15:28:00::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:28:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-09-28.15:28:00::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:28:00::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.15:28:00::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:28:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-28.15:28:00::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:28:00::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.15:28:00::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:00::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:00::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:00::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:28:00::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:28:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-28.15:28:00::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-28.15:28:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:28:00::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:28:00::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:28:00::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:28:00::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:00::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:00::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:00::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:28:00::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:28:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-28.15:28:00::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-28.15:28:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:28:00::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:28:00::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:28:00::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:28:00::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-28.15:28:09::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-09-28.15:28:09::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-28.15:28:09::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-09-28.15:28:09::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-09-28.15:28:09::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-09-28.15:28:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-09-28.15:28:09::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-09-28.15:28:09::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-28.15:28:09::SCWSystem::Not a boot domain 
LOG::2023-09-28.15:28:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-28.15:28:09::SCWDomain::Generating domain artifcats
TRACE::2023-09-28.15:28:09::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-28.15:28:09::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-09-28.15:28:09::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-09-28.15:28:09::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-28.15:28:09::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:09::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:09::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:09::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:28:09::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:28:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-28.15:28:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-28.15:28:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:28:09::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:28:09::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:28:09::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:28:09::SCWMssOS::Completed writing the mss file at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-09-28.15:28:09::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:28:09::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-28.15:28:10::SCWMssOS::doing bsp build ... 
TRACE::2023-09-28.15:28:10::SCWMssOS::System Command Ran  cd  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-09-28.15:28:10::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-28.15:28:10::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-09-28.15:28:10::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-28.15:28:10::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-28.15:28:10::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-09-28.15:28:10::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-09-28.15:28:10::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-09-28.15:28:10::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-09-28.15:28:10::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-28.15:28:10::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-28.15:28:10::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-28.15:28:10::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-28.15:28:10::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-28.15:28:10::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-28.15:28:10::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-28.15:28:10::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-28.15:28:10::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-09-28.15:28:10::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-09-28.15:28:10::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-28.15:28:10::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-28.15:28:10::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-28.15:28:10::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-28.15:28:10::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-28.15:28:10::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-28.15:28:10::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-09-28.15:28:10::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-09-28.15:28:10::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-28.15:28:10::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-28.15:28:10::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-09-28.15:28:10::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-09-28.15:28:10::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-09-28.15:28:10::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-09-28.15:28:10::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-28.15:28:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-28.15:28:10::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-28.15:28:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-28.15:28:10::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-09-28.15:28:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-09-28.15:28:10::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-28.15:28:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-28.15:28:10::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-09-28.15:28:10::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-09-28.15:28:10::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-28.15:28:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-28.15:28:10::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-09-28.15:28:10::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-09-28.15:28:10::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-09-28.15:28:10::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-09-28.15:28:10::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-09-28.15:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-09-28.15:28:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-09-28.15:28:10::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-28.15:28:11::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-09-28.15:28:11::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-28.15:28:11::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-09-28.15:28:11::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-09-28.15:28:11::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-09-28.15:28:11::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-09-28.15:28:11::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-09-28.15:28:11::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-09-28.15:28:11::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-09-28.15:28:11::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-09-28.15:28:11::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-09-28.15:28:11::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-09-28.15:28:11::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-09-28.15:28:11::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-09-28.15:28:11::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-09-28.15:28:11::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-09-28.15:28:11::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-09-28.15:28:11::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-09-28.15:28:11::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-09-28.15:28:11::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-09-28.15:28:11::SCWMssOS::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-09-28.15:28:11::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-09-28.15:28:11::SCWMssOS::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-09-28.15:28:11::SCWMssOS::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-09-28.15:28:11::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-09-28.15:28:11::SCWMssOS::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-09-28.15:28:11::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-09-28.15:28:11::SCWMssOS::Finished building libraries

TRACE::2023-09-28.15:28:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-28.15:28:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-28.15:28:11::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-28.15:28:11::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-09-28.15:28:11::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-09-28.15:28:11::SCWPlatform::Started preparing the platform 
TRACE::2023-09-28.15:28:11::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-09-28.15:28:11::SCWSystem::dir created 
TRACE::2023-09-28.15:28:11::SCWSystem::Writing the bif 
TRACE::2023-09-28.15:28:11::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-28.15:28:11::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-28.15:28:11::SCWPlatform::Completed generating the platform
TRACE::2023-09-28.15:28:11::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:28:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-28.15:28:11::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-28.15:28:11::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.15:28:11::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:28:11::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-09-28.15:28:11::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:28:11::SCWMssOS::Commit changes completed.
TRACE::2023-09-28.15:28:11::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:11::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:11::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:11::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:28:11::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:28:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-28.15:28:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-28.15:28:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:28:11::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:28:11::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:28:11::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-09-28.15:28:11::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:11::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:11::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:11::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:28:11::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:28:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-28.15:28:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-28.15:28:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:28:11::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:28:11::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:28:11::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:28:11::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-28.15:28:11::SCWPlatform::updated the xpfm file.
TRACE::2023-09-28.15:28:11::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:11::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:11::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:11::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-09-28.15:28:11::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-09-28.15:28:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-09-28.15:28:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-28.15:28:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-28.15:28:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-28.15:28:11::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-09-28.15:28:11::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-09-28.15:28:11::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:35::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:35::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:35::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:35::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:35::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-03.20:30:36::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWReader::Active system found as  test_mul
TRACE::2023-10-03.20:30:36::SCWReader::Handling sysconfig test_mul
TRACE::2023-10-03.20:30:36::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-03.20:30:36::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-10-03.20:30:36::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:36::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:36::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:36::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:36::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:36::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:36::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-03.20:30:36::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-03.20:30:36::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-03.20:30:36::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:36::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:36::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-03.20:30:36::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:36::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:36::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-03.20:30:36::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:36::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:36::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-03.20:30:36::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:36::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:36::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-03.20:30:36::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:36::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:36::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-03.20:30:36::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:36::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:36::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-03.20:30:36::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-03.20:30:36::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-03.20:30:36::SCWMssOS::Commit changes completed.
TRACE::2023-10-03.20:30:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-03.20:30:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:36::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:36::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-03.20:30:36::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWReader::No isolation master present  
TRACE::2023-10-03.20:30:36::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-03.20:30:36::SCWDomain:: Using the QEMU Data from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-10-03.20:30:36::SCWDomain:: Using the QEMU args  from install at  : /home/tudor/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:36::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:36::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:36::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:36::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-03.20:30:36::SCWMssOS::No sw design opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::mss exists loading the mss file  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::Opened the sw design from mss  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::Adding the swdes entry /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-03.20:30:36::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-03.20:30:36::SCWMssOS::Opened the sw design.  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:36::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:36::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-03.20:30:36::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:36::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:36::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-03.20:30:36::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:36::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:36::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-03.20:30:36::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:36::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:36::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-03.20:30:36::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-03.20:30:36::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-03.20:30:36::SCWMssOS::Commit changes completed.
TRACE::2023-10-03.20:30:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-03.20:30:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:36::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:36::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-03.20:30:36::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:36::SCWReader::No isolation master present  
TRACE::2023-10-03.20:30:39::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:39::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:39::SCWPlatform:: Platform location is /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-10-03.20:30:39::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:40::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-03.20:30:40::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:40::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:40::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:40::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:40::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:40::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-03.20:30:40::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:40::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-10-03.20:30:40::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:40::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-03.20:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:40::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-03.20:30:40::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:40::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:40::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:40::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-03.20:30:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-03.20:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:40::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:40::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-03.20:30:40::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:40::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa
TRACE::2023-10-03.20:30:40::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:40::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-03.20:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:40::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-03.20:30:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-03.20:30:40::SCWMssOS::Commit changes completed.
TRACE::2023-10-03.20:30:40::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-03.20:30:40::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:40::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-03.20:30:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-03.20:30:40::SCWMssOS::Commit changes completed.
TRACE::2023-10-03.20:30:40::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-03.20:30:40::SCWMssOS::Removing the swdes entry for  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:40::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:40::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-03.20:30:41::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-10-03.20:30:41::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-03.20:30:41::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:41::SCWMssOS::Commit changes completed.
TRACE::2023-10-03.20:30:41::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-03.20:30:41::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:41::SCWMssOS::Commit changes completed.
TRACE::2023-10-03.20:30:41::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:41::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:41::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:41::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:41::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-03.20:30:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-03.20:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:41::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:41::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-03.20:30:41::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:41::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:41::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:41::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:41::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:41::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-03.20:30:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-03.20:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:41::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:41::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-03.20:30:41::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:41::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-10-03.20:30:58::SCWPlatform::Started generating the artifacts platform test_mul
TRACE::2023-10-03.20:30:58::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-03.20:30:58::SCWPlatform::Started generating the artifacts for system configuration test_mul
LOG::2023-10-03.20:30:58::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-03.20:30:58::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-03.20:30:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-03.20:30:58::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-03.20:30:58::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-03.20:30:58::SCWSystem::Not a boot domain 
LOG::2023-10-03.20:30:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-03.20:30:58::SCWDomain::Generating domain artifcats
TRACE::2023-10-03.20:30:58::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-03.20:30:58::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/qemu/
TRACE::2023-10-03.20:30:58::SCWMssOS::Copying the qemu file from  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/resources/test_mul/standalone_domain/qemu_args.txt To /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/export/test_mul/sw/test_mul/standalone_domain/qemu/
TRACE::2023-10-03.20:30:58::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-03.20:30:58::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:58::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:58::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:58::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:58::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-03.20:30:58::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-03.20:30:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:58::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:58::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-03.20:30:58::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:58::SCWMssOS::Completed writing the mss file at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-03.20:30:58::SCWMssOS::Mss edits present, copying mssfile into export location /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:58::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-10-03.20:30:58::SCWMssOS::doing bsp build ... 
TRACE::2023-10-03.20:30:58::SCWMssOS::System Command Ran  cd  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2023-10-03.20:30:58::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-10-03.20:30:58::SCWMssOS::Finished building libraries sequentially.

TRACE::2023-10-03.20:30:58::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-10-03.20:30:58::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-10-03.20:30:58::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2023-10-03.20:30:58::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2023-10-03.20:30:58::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2023-10-03.20:30:58::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2023-10-03.20:30:58::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-10-03.20:30:58::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-10-03.20:30:58::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-10-03.20:30:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-10-03.20:30:58::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-10-03.20:30:58::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-10-03.20:30:58::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-10-03.20:30:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-10-03.20:30:58::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-10-03.20:30:58::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-10-03.20:30:58::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-10-03.20:30:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-10-03.20:30:58::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-10-03.20:30:58::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-10-03.20:30:58::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-10-03.20:30:58::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-10-03.20:30:58::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-10-03.20:30:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-10-03.20:30:58::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_16/src

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-10-03.20:30:58::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-10-03.20:30:58::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2023-10-03.20:30:58::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-10-03.20:30:58::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2023-10-03.20:30:58::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2023-10-03.20:30:58::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-10-03.20:30:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-10-03.20:30:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-10-03.20:30:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-10-03.20:30:58::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-10-03.20:30:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-10-03.20:30:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-10-03.20:30:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-10-03.20:30:58::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-10-03.20:30:58::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-10-03.20:30:58::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-10-03.20:30:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-10-03.20:30:58::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2023-10-03.20:30:58::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2023-10-03.20:30:58::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-10-03.20:30:58::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-10-03.20:30:58::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2023-10-03.20:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-10-03.20:30:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-10-03.20:30:58::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-03.20:30:59::SCWMssOS::Finished building libraries parallelly.

TRACE::2023-10-03.20:30:59::SCWMssOS::make --no-print-directory archive

TRACE::2023-10-03.20:30:59::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-10-03.20:30:59::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-10-03.20:30:59::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-10-03.20:30:59::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-10-03.20:30:59::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-10-03.20:30:59::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-10-03.20:30:59::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-10-03.20:30:59::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-10-03.20:30:59::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2023-10-03.20:30:59::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2023-10-03.20:30:59::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2023-10-03.20:30:59::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2023-10-03.20:30:59::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2023-10-03.20:30:59::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2023-10-03.20:30:59::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2023-10-03.20:30:59::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2023-10-03.20:30:59::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2023-10-03.20:30:59::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2023-10-03.20:30:59::SCWMssOS::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.
TRACE::2023-10-03.20:30:59::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2023-10-03.20:30:59::SCWMssOS::cugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_corte
TRACE::2023-10-03.20:30:59::SCWMssOS::xa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o p
TRACE::2023-10-03.20:30:59::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_
TRACE::2023-10-03.20:30:59::SCWMssOS::cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_s
TRACE::2023-10-03.20:30:59::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2023-10-03.20:30:59::SCWMssOS::Finished building libraries

TRACE::2023-10-03.20:30:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-03.20:30:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-03.20:30:59::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-03.20:30:59::SCWSystem::Completed Processing the sysconfig test_mul
LOG::2023-10-03.20:30:59::SCWPlatform::Completed generating the artifacts for system configuration test_mul
TRACE::2023-10-03.20:30:59::SCWPlatform::Started preparing the platform 
TRACE::2023-10-03.20:30:59::SCWSystem::Writing the bif file for system config test_mul
TRACE::2023-10-03.20:30:59::SCWSystem::dir created 
TRACE::2023-10-03.20:30:59::SCWSystem::Writing the bif 
TRACE::2023-10-03.20:30:59::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-03.20:30:59::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-03.20:30:59::SCWPlatform::Completed generating the platform
TRACE::2023-10-03.20:30:59::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-03.20:30:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-03.20:30:59::SCWMssOS::Commit changes completed.
TRACE::2023-10-03.20:30:59::SCWMssOS::Saving the mss changes /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-03.20:30:59::SCWMssOS::Writing the mss file completed /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:59::SCWMssOS::Commit changes completed.
TRACE::2023-10-03.20:30:59::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:59::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:59::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:59::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:59::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-03.20:30:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-03.20:30:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:59::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:59::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-03.20:30:59::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-03.20:30:59::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:59::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:59::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:59::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:59::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-03.20:30:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-03.20:30:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:59::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:59::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-03.20:30:59::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:59::SCWWriter::formatted JSON is {
	"platformName":	"test_mul",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_mul",
	"platHandOff":	"/home/tudor/Documents/tudor_verilog_attempts/karatsuba/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_mul",
	"systems":	[{
			"systemName":	"test_mul",
			"systemDesc":	"test_mul",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_mul",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"927d9fff5a615fa2ced43d01589a7da91",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/test_mul/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/test_mul/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"203dce0343880389ce71036484c096c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-03.20:30:59::SCWPlatform::updated the xpfm file.
TRACE::2023-10-03.20:30:59::SCWPlatform::Trying to open the hw design at /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:59::SCWPlatform::DSA given /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:59::SCWPlatform::DSA absoulate path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:59::SCWPlatform::DSA directory /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw
TRACE::2023-10-03.20:30:59::SCWPlatform:: Platform Path /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/hw/design_1_wrapper.xsa
TRACE::2023-10-03.20:30:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2023-10-03.20:30:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-03.20:30:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-03.20:30:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-03.20:30:59::SCWMssOS::Checking the sw design at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-03.20:30:59::SCWMssOS::DEBUG:  swdes dump  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-03.20:30:59::SCWMssOS::Sw design exists and opened at  /home/tudor/Documents/tudor_verilog_attempts/vivado_flow_test/test_mul/ps7_cortexa9_0/standalone_domain/bsp/system.mss
