<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708627710261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708627710262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 13:48:30 2024 " "Processing started: Thu Feb 22 13:48:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708627710262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708627710262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rv32im -c rv32im " "Command: quartus_map --read_settings_files=on --write_settings_files=off rv32im -c rv32im" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708627710262 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1708627710515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/3rd party ip/uart-debug/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/3rd party ip/uart-debug/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/UART_TX.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/UART_TX.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/3rd party ip/uart-debug/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/3rd party ip/uart-debug/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/UART_RX.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/UART_RX.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/3rd party ip/uart-debug/debug_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/3rd party ip/uart-debug/debug_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_control " "Found entity 1: debug_control" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/debug_control.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/debug_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_A CHAR_a ascii.vh(19) " "Verilog HDL Declaration information at ascii.vh(19): object \"CHAR_A\" differs only in case from object \"CHAR_a\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_B CHAR_b ascii.vh(20) " "Verilog HDL Declaration information at ascii.vh(20): object \"CHAR_B\" differs only in case from object \"CHAR_b\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_C CHAR_c ascii.vh(21) " "Verilog HDL Declaration information at ascii.vh(21): object \"CHAR_C\" differs only in case from object \"CHAR_c\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_D CHAR_d ascii.vh(22) " "Verilog HDL Declaration information at ascii.vh(22): object \"CHAR_D\" differs only in case from object \"CHAR_d\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_E CHAR_e ascii.vh(23) " "Verilog HDL Declaration information at ascii.vh(23): object \"CHAR_E\" differs only in case from object \"CHAR_e\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_F CHAR_f ascii.vh(24) " "Verilog HDL Declaration information at ascii.vh(24): object \"CHAR_F\" differs only in case from object \"CHAR_f\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_G CHAR_g ascii.vh(25) " "Verilog HDL Declaration information at ascii.vh(25): object \"CHAR_G\" differs only in case from object \"CHAR_g\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_H CHAR_h ascii.vh(26) " "Verilog HDL Declaration information at ascii.vh(26): object \"CHAR_H\" differs only in case from object \"CHAR_h\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_I CHAR_i ascii.vh(27) " "Verilog HDL Declaration information at ascii.vh(27): object \"CHAR_I\" differs only in case from object \"CHAR_i\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_J CHAR_j ascii.vh(28) " "Verilog HDL Declaration information at ascii.vh(28): object \"CHAR_J\" differs only in case from object \"CHAR_j\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_K CHAR_k ascii.vh(29) " "Verilog HDL Declaration information at ascii.vh(29): object \"CHAR_K\" differs only in case from object \"CHAR_k\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_L CHAR_l ascii.vh(30) " "Verilog HDL Declaration information at ascii.vh(30): object \"CHAR_L\" differs only in case from object \"CHAR_l\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_M CHAR_m ascii.vh(31) " "Verilog HDL Declaration information at ascii.vh(31): object \"CHAR_M\" differs only in case from object \"CHAR_m\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_N CHAR_n ascii.vh(32) " "Verilog HDL Declaration information at ascii.vh(32): object \"CHAR_N\" differs only in case from object \"CHAR_n\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_O CHAR_o ascii.vh(33) " "Verilog HDL Declaration information at ascii.vh(33): object \"CHAR_O\" differs only in case from object \"CHAR_o\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_P CHAR_p ascii.vh(34) " "Verilog HDL Declaration information at ascii.vh(34): object \"CHAR_P\" differs only in case from object \"CHAR_p\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_Q CHAR_q ascii.vh(35) " "Verilog HDL Declaration information at ascii.vh(35): object \"CHAR_Q\" differs only in case from object \"CHAR_q\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_R CHAR_r ascii.vh(36) " "Verilog HDL Declaration information at ascii.vh(36): object \"CHAR_R\" differs only in case from object \"CHAR_r\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_S CHAR_s ascii.vh(37) " "Verilog HDL Declaration information at ascii.vh(37): object \"CHAR_S\" differs only in case from object \"CHAR_s\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_T CHAR_t ascii.vh(38) " "Verilog HDL Declaration information at ascii.vh(38): object \"CHAR_T\" differs only in case from object \"CHAR_t\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_U CHAR_u ascii.vh(39) " "Verilog HDL Declaration information at ascii.vh(39): object \"CHAR_U\" differs only in case from object \"CHAR_u\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_V CHAR_v ascii.vh(40) " "Verilog HDL Declaration information at ascii.vh(40): object \"CHAR_V\" differs only in case from object \"CHAR_v\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_W CHAR_w ascii.vh(41) " "Verilog HDL Declaration information at ascii.vh(41): object \"CHAR_W\" differs only in case from object \"CHAR_w\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_X CHAR_x ascii.vh(42) " "Verilog HDL Declaration information at ascii.vh(42): object \"CHAR_X\" differs only in case from object \"CHAR_x\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_Y CHAR_y ascii.vh(43) " "Verilog HDL Declaration information at ascii.vh(43): object \"CHAR_Y\" differs only in case from object \"CHAR_y\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_Z CHAR_z ascii.vh(44) " "Verilog HDL Declaration information at ascii.vh(44): object \"CHAR_Z\" differs only in case from object \"CHAR_z\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/3rd party ip/uart-debug/cmdproc.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/3rd party ip/uart-debug/cmdproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmdproc " "Found entity 1: cmdproc" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/cmdproc.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/cmdproc.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/common/io/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/common/io/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Master " "Found entity 1: SPI_Master" {  } { { "sources_1/imports/RTL/Common/io/SPI_Master.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/SPI_Master.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/common/io/sevensegtimer.v 3 3 " "Found 3 design units, including 3 entities, in source file sources_1/imports/rtl/common/io/sevensegtimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegtimer " "Found entity 1: sevensegtimer" {  } { { "sources_1/imports/RTL/Common/io/sevensegtimer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/sevensegtimer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710565 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "sources_1/imports/RTL/Common/io/sevensegtimer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/sevensegtimer.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710565 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux8 " "Found entity 3: mux8" {  } { { "sources_1/imports/RTL/Common/io/sevensegtimer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/sevensegtimer.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/common/io/pmod_als_spi_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/common/io/pmod_als_spi_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 pmod_als_spi_receiver " "Found entity 1: pmod_als_spi_receiver" {  } { { "sources_1/imports/RTL/Common/io/pmod_als_spi_receiver.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/pmod_als_spi_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/common/io/milliscounter.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/common/io/milliscounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 milliscounter " "Found entity 1: milliscounter" {  } { { "sources_1/imports/RTL/Common/io/milliscounter.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/milliscounter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710571 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "mfp_ahb_const.vh cpugpio.v(7) " "Verilog HDL File I/O error at cpugpio.v(7): can't open Verilog Design File \"mfp_ahb_const.vh\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 7 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_SW cpugpio.v(20) " "Verilog HDL Compiler Directive warning at cpugpio.v(20): text macro \"MFP_N_SW\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 20 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_PB cpugpio.v(21) " "Verilog HDL Compiler Directive warning at cpugpio.v(21): text macro \"MFP_N_PB\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 21 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_LED cpugpio.v(22) " "Verilog HDL Compiler Directive warning at cpugpio.v(22): text macro \"MFP_N_LED\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 22 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_LED_IONUM cpugpio.v(154) " "Verilog HDL Compiler Directive warning at cpugpio.v(154): text macro \"H_LED_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 154 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand cpugpio.v(154) " "Verilog HDL syntax error at cpugpio.v(154) near text \":\";  expecting an operand" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 154 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_7SEGEN_IONUM cpugpio.v(155) " "Verilog HDL Compiler Directive warning at cpugpio.v(155): text macro \"H_7SEGEN_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 155 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(155) " "Verilog HDL syntax error at cpugpio.v(155) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 155 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_7SEGDIGITS_IONUM cpugpio.v(156) " "Verilog HDL Compiler Directive warning at cpugpio.v(156): text macro \"H_7SEGDIGITS_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 156 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(156) " "Verilog HDL syntax error at cpugpio.v(156) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 156 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_BUZZER_IONUM cpugpio.v(157) " "Verilog HDL Compiler Directive warning at cpugpio.v(157): text macro \"H_BUZZER_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 157 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(157) " "Verilog HDL syntax error at cpugpio.v(157) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 157 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_RGB_SPI_DATA_IONUM cpugpio.v(158) " "Verilog HDL Compiler Directive warning at cpugpio.v(158): text macro \"H_RGB_SPI_DATA_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 158 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(158) " "Verilog HDL syntax error at cpugpio.v(158) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 158 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_RGB_SPI_CS_IONUM cpugpio.v(162) " "Verilog HDL Compiler Directive warning at cpugpio.v(162): text macro \"H_RGB_SPI_CS_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 162 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "using a closing label on a design unit cpugpio.v(162) " "Verilog HDL error at cpugpio.v(162): using a closing label on a design unit is a SystemVerilog feature" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 162 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"endcase\" cpugpio.v(162) " "Verilog HDL syntax error at cpugpio.v(162) near text \"<=\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 162 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_RGB_DC_IONUM cpugpio.v(163) " "Verilog HDL Compiler Directive warning at cpugpio.v(163): text macro \"H_RGB_DC_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 163 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_RGB_RST_IONUM cpugpio.v(164) " "Verilog HDL Compiler Directive warning at cpugpio.v(164): text macro \"H_RGB_RST_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 164 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(164) " "Verilog HDL syntax error at cpugpio.v(164) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 164 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_RGB_VCC_EN_IONUM cpugpio.v(165) " "Verilog HDL Compiler Directive warning at cpugpio.v(165): text macro \"H_RGB_VCC_EN_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 165 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(165) " "Verilog HDL syntax error at cpugpio.v(165) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 165 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_RGB_PEN_IONUM cpugpio.v(166) " "Verilog HDL Compiler Directive warning at cpugpio.v(166): text macro \"H_RGB_PEN_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 166 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(166) " "Verilog HDL syntax error at cpugpio.v(166) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 166 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_SW_IONUM cpugpio.v(174) " "Verilog HDL Compiler Directive warning at cpugpio.v(174): text macro \"H_SW_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 174 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand cpugpio.v(174) " "Verilog HDL syntax error at cpugpio.v(174) near text \":\";  expecting an operand" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 174 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_PB_IONUM cpugpio.v(175) " "Verilog HDL Compiler Directive warning at cpugpio.v(175): text macro \"H_PB_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 175 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(175) " "Verilog HDL syntax error at cpugpio.v(175) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 175 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_MILLIS_IONUM cpugpio.v(176) " "Verilog HDL Compiler Directive warning at cpugpio.v(176): text macro \"H_MILLIS_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 176 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(176) " "Verilog HDL syntax error at cpugpio.v(176) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 176 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_RGB_SPI_DONE_IONUM cpugpio.v(177) " "Verilog HDL Compiler Directive warning at cpugpio.v(177): text macro \"H_RGB_SPI_DONE_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 177 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(177) " "Verilog HDL syntax error at cpugpio.v(177) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 177 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_LIGHTSENSOR_IONUM cpugpio.v(178) " "Verilog HDL Compiler Directive warning at cpugpio.v(178): text macro \"H_LIGHTSENSOR_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 178 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(178) " "Verilog HDL syntax error at cpugpio.v(178) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 178 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpugpio cpugpio.v(9) " "Ignored design unit \"cpugpio\" at cpugpio.v(9) due to previous errors" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 9 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/common/io/cpugpio.v 0 0 " "Found 0 design units, including 0 entities, in source file sources_1/imports/rtl/common/io/cpugpio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/common/io/buzzer.v 4 4 " "Found 4 design units, including 4 entities, in source file sources_1/imports/rtl/common/io/buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "sources_1/imports/RTL/Common/io/buzzer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/buzzer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710580 ""} { "Info" "ISGN_ENTITY_NAME" "2 microsCounter " "Found entity 2: microsCounter" {  } { { "sources_1/imports/RTL/Common/io/buzzer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/buzzer.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710580 ""} { "Info" "ISGN_ENTITY_NAME" "3 toggleBuzz " "Found entity 3: toggleBuzz" {  } { { "sources_1/imports/RTL/Common/io/buzzer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/buzzer.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710580 ""} { "Info" "ISGN_ENTITY_NAME" "4 regR " "Found entity 4: regR" {  } { { "sources_1/imports/RTL/Common/io/buzzer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/buzzer.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/common/uram.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/common/uram.v" { { "Info" "ISGN_ENTITY_NAME" "1 uram " "Found entity 1: uram" {  } { { "sources_1/imports/RTL/Common/uram.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/uram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/common/sevensegdec.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/common/sevensegdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegdec " "Found entity 1: sevensegdec" {  } { { "sources_1/imports/RTL/Common/sevensegdec.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/sevensegdec.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710586 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "inst_present.vh mips_bad_inst_det.v(3) " "Verilog HDL File I/O error at mips_bad_inst_det.v(3): can't open Verilog Design File \"inst_present.vh\"" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 3 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708627710592 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ADD mips_bad_inst_det.v(17) " "Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(17): text macro \"ADD\" is undefined" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 17 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710592 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"(\" mips_bad_inst_det.v(17) " "Verilog HDL syntax error at mips_bad_inst_det.v(17) near text \")\";  expecting \"(\"" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710592 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "mips_bad_inst_det.v(17) " "Verilog HDL Compiler Directive error at mips_bad_inst_det.v(17): missing Compiler Directive" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 17 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1708627710592 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ADDI mips_bad_inst_det.v(18) " "Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(18): text macro \"ADDI\" is undefined" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 18 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710592 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"(\" mips_bad_inst_det.v(18) " "Verilog HDL syntax error at mips_bad_inst_det.v(18) near text \")\";  expecting \"(\"" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "mips_bad_inst_det.v(18) " "Verilog HDL Compiler Directive error at mips_bad_inst_det.v(18): missing Compiler Directive" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 18 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ADDIU mips_bad_inst_det.v(19) " "Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(19): text macro \"ADDIU\" is undefined" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 19 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"(\" mips_bad_inst_det.v(19) " "Verilog HDL syntax error at mips_bad_inst_det.v(19) near text \")\";  expecting \"(\"" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "mips_bad_inst_det.v(19) " "Verilog HDL Compiler Directive error at mips_bad_inst_det.v(19): missing Compiler Directive" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 19 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ADDU mips_bad_inst_det.v(20) " "Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(20): text macro \"ADDU\" is undefined" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 20 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"(\" mips_bad_inst_det.v(20) " "Verilog HDL syntax error at mips_bad_inst_det.v(20) near text \")\";  expecting \"(\"" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "mips_bad_inst_det.v(20) " "Verilog HDL Compiler Directive error at mips_bad_inst_det.v(20): missing Compiler Directive" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 20 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "AND mips_bad_inst_det.v(21) " "Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(21): text macro \"AND\" is undefined" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 21 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"(\" mips_bad_inst_det.v(21) " "Verilog HDL syntax error at mips_bad_inst_det.v(21) near text \")\";  expecting \"(\"" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "mips_bad_inst_det.v(21) " "Verilog HDL Compiler Directive error at mips_bad_inst_det.v(21): missing Compiler Directive" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 21 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ANDI mips_bad_inst_det.v(22) " "Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(22): text macro \"ANDI\" is undefined" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 22 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"(\" mips_bad_inst_det.v(22) " "Verilog HDL syntax error at mips_bad_inst_det.v(22) near text \")\";  expecting \"(\"" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "mips_bad_inst_det.v(22) " "Verilog HDL Compiler Directive error at mips_bad_inst_det.v(22): missing Compiler Directive" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 22 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BEQ mips_bad_inst_det.v(23) " "Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(23): text macro \"BEQ\" is undefined" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 23 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"(\" mips_bad_inst_det.v(23) " "Verilog HDL syntax error at mips_bad_inst_det.v(23) near text \")\";  expecting \"(\"" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "mips_bad_inst_det.v(23) " "Verilog HDL Compiler Directive error at mips_bad_inst_det.v(23): missing Compiler Directive" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 23 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BGEZ mips_bad_inst_det.v(24) " "Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(24): text macro \"BGEZ\" is undefined" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 24 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"(\" mips_bad_inst_det.v(24) " "Verilog HDL syntax error at mips_bad_inst_det.v(24) near text \")\";  expecting \"(\"" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "mips_bad_inst_det.v(24) " "Verilog HDL Compiler Directive error at mips_bad_inst_det.v(24): missing Compiler Directive" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 24 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BGEZAL mips_bad_inst_det.v(25) " "Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(25): text macro \"BGEZAL\" is undefined" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 25 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"(\" mips_bad_inst_det.v(25) " "Verilog HDL syntax error at mips_bad_inst_det.v(25) near text \")\";  expecting \"(\"" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "mips_bad_inst_det.v(25) " "Verilog HDL Compiler Directive error at mips_bad_inst_det.v(25): missing Compiler Directive" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 25 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BGTZ mips_bad_inst_det.v(26) " "Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(26): text macro \"BGTZ\" is undefined" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 26 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/common/mips_bad_inst_det.v 0 0 " "Found 0 design units, including 0 entities, in source file sources_1/imports/rtl/common/mips_bad_inst_det.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/udivide.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/udivide.v" { { "Info" "ISGN_ENTITY_NAME" "1 UDivide " "Found entity 1: UDivide" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/UDivide.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/UDivide.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/start_div.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/start_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Start_Div " "Found entity 1: Start_Div" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/Start_Div.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/Start_Div.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/sdivide.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/sdivide.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDivide " "Found entity 1: SDivide" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/SDivide.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/SDivide.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/rv32m_fusealu.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/rv32m_fusealu.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32m_fuseALU " "Found entity 1: rv32m_fuseALU" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuseALU.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuseALU.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710608 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 rv32m_fuse.v(39) " "Verilog HDL Expression warning at rv32m_fuse.v(39): truncated literal to match 1 bits" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1708627710610 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 rv32m_fuse.v(43) " "Verilog HDL Expression warning at rv32m_fuse.v(43): truncated literal to match 1 bits" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1708627710611 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 rv32m_fuse.v(47) " "Verilog HDL Expression warning at rv32m_fuse.v(47): truncated literal to match 1 bits" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1708627710611 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 rv32m_fuse.v(51) " "Verilog HDL Expression warning at rv32m_fuse.v(51): truncated literal to match 1 bits" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1708627710611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/rv32m_fuse.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/rv32m_fuse.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32m_fuse " "Found entity 1: rv32m_fuse" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710611 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 rv32_mult.v(48) " "Verilog HDL Expression warning at rv32_mult.v(48): truncated literal to match 1 bits" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/rv32_mult.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32_mult.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1708627710614 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 rv32_mult.v(54) " "Verilog HDL Expression warning at rv32_mult.v(54): truncated literal to match 1 bits" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/rv32_mult.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32_mult.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1708627710614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/rv32_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/rv32_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32_mult " "Found entity 1: rv32_mult" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/rv32_mult.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32_mult.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/pulsegenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/pulsegenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 PulseGenerator " "Found entity 1: PulseGenerator" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/PulseGenerator.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/PulseGenerator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/mux8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/mux8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x32 " "Found entity 1: mux8x32" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/mux8x32.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/mux8x32.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/mux2x32.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/mux2x32.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/multdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/multdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultDiv_tb " "Found entity 1: MultDiv_tb" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/MultDiv_tb.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/MultDiv_tb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/mul_div.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/mul_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_div " "Found entity 1: mul_div" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/mul_div.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/mul_div.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/dffe32.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe32.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/dffe5.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/dffe5.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe5 " "Found entity 1: dffe5" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/dffe5.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe5.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/dffe3.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/dffe3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe3 " "Found entity 1: dffe3" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/dffe3.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe3.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710643 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "dffe " "Entity \"dffe\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/dffe.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe.v" 23 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1708627710646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/dffe.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/dffe.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/basic_and.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/basic_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 Basic_and " "Found entity 1: Basic_and" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/Basic_and.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/Basic_and.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/sccpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/sccpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sccpu " "Found entity 1: sccpu" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sccpu.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710652 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "mfp_ahb_const.vh sccomp_decoder.v(21) " "Verilog HDL File I/O error at sccomp_decoder.v(21): can't open Verilog Design File \"mfp_ahb_const.vh\"" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" 21 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708627710656 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_RAM_RESET_ADDR_Match sccomp_decoder.v(30) " "Verilog HDL Compiler Directive warning at sccomp_decoder.v(30): text macro \"H_RAM_RESET_ADDR_Match\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" 30 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710656 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand sccomp_decoder.v(30) " "Verilog HDL syntax error at sccomp_decoder.v(30) near text \")\";  expecting an operand" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710656 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_RAM_ADDR_Match sccomp_decoder.v(31) " "Verilog HDL Compiler Directive warning at sccomp_decoder.v(31): text macro \"H_RAM_ADDR_Match\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" 31 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710656 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand sccomp_decoder.v(31) " "Verilog HDL syntax error at sccomp_decoder.v(31) near text \")\";  expecting an operand" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710656 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_LED_ADDR_Match sccomp_decoder.v(32) " "Verilog HDL Compiler Directive warning at sccomp_decoder.v(32): text macro \"H_LED_ADDR_Match\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" 32 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710656 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand sccomp_decoder.v(32) " "Verilog HDL syntax error at sccomp_decoder.v(32) near text \")\";  expecting an operand" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710656 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sccomp_decoder sccomp_decoder.v(23) " "Ignored design unit \"sccomp_decoder\" at sccomp_decoder.v(23) due to previous errors" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" 23 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1708627710657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/sccomp_decoder.v 0 0 " "Found 0 design units, including 0 entities, in source file sources_1/imports/documents/cod_riscv_cpu/sccomp_decoder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/sc_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/sc_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cu " "Found entity 1: sc_cu" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_cu.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710660 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "mfp_ahb_const.vh sc_computer_tb.v(8) " "Verilog HDL File I/O error at sc_computer_tb.v(8): can't open Verilog Design File \"mfp_ahb_const.vh\"" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" 8 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708627710663 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_SW sc_computer_tb.v(15) " "Verilog HDL Compiler Directive warning at sc_computer_tb.v(15): text macro \"MFP_N_SW\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" 15 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710663 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_PB sc_computer_tb.v(16) " "Verilog HDL Compiler Directive warning at sc_computer_tb.v(16): text macro \"MFP_N_PB\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" 16 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710663 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_LED sc_computer_tb.v(17) " "Verilog HDL Compiler Directive warning at sc_computer_tb.v(17): text macro \"MFP_N_LED\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" 17 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710664 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sc_computer_tb sc_computer_tb.v(11) " "Ignored design unit \"sc_computer_tb\" at sc_computer_tb.v(11) due to previous errors" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" 11 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1708627710664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/sc_computer_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file sources_1/imports/documents/cod_riscv_cpu/sc_computer_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710664 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "mfp_ahb_const.vh sc_computer.v(22) " "Verilog HDL File I/O error at sc_computer.v(22): can't open Verilog Design File \"mfp_ahb_const.vh\"" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" 22 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708627710667 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_SW sc_computer.v(32) " "Verilog HDL Compiler Directive warning at sc_computer.v(32): text macro \"MFP_N_SW\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" 32 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710667 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_PB sc_computer.v(33) " "Verilog HDL Compiler Directive warning at sc_computer.v(33): text macro \"MFP_N_PB\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" 33 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710668 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_LED sc_computer.v(34) " "Verilog HDL Compiler Directive warning at sc_computer.v(34): text macro \"MFP_N_LED\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" 34 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710668 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sc_computer sc_computer.v(24) " "Ignored design unit \"sc_computer\" at sc_computer.v(24) due to previous errors" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" 24 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1708627710668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/sc_computer.v 0 0 " "Found 0 design units, including 0 entities, in source file sources_1/imports/documents/cod_riscv_cpu/sc_computer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/regfile.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/pc4.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/pc4.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc4 " "Found entity 1: pc4" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/pc4.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/pc4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/mux4x32.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710677 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "mux2x32 mux2x32.v(1) " "Verilog HDL error at mux2x32.v(1): module \"mux2x32\" cannot be declared more than once" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/mux2x32.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mux2x32.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1708627710680 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "mux2x32 mux2x32.v(6) " "HDL info at mux2x32.v(6): see declaration for object \"mux2x32\"" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/mux2x32.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/mux2x32.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708627710680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/mux2x32.v 0 0 " "Found 0 design units, including 0 entities, in source file sources_1/imports/documents/cod_riscv_cpu/mux2x32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710680 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "mfp_ahb_const.vh mfp_nexys4_ddr.v(16) " "Verilog HDL File I/O error at mfp_nexys4_ddr.v(16): can't open Verilog Design File \"mfp_ahb_const.vh\"" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v" 16 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708627710683 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_SW mfp_nexys4_ddr.v(22) " "Verilog HDL Compiler Directive warning at mfp_nexys4_ddr.v(22): text macro \"MFP_N_SW\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v" 22 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710683 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_LED mfp_nexys4_ddr.v(23) " "Verilog HDL Compiler Directive warning at mfp_nexys4_ddr.v(23): text macro \"MFP_N_LED\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v" 23 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710683 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mfp_nexys4_ddr mfp_nexys4_ddr.v(18) " "Ignored design unit \"mfp_nexys4_ddr\" at mfp_nexys4_ddr.v(18) due to previous errors" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v" 18 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1708627710683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/mfp_nexys4_ddr.v 0 0 " "Found 0 design units, including 0 entities, in source file sources_1/imports/documents/cod_riscv_cpu/mfp_nexys4_ddr.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/jalr_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/jalr_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 jalr_addr " "Found entity 1: jalr_addr" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/jalr_addr.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/jalr_addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/jal_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/jal_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 jal_addr " "Found entity 1: jal_addr" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/jal_addr.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/jal_addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/imme.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/imme.v" { { "Info" "ISGN_ENTITY_NAME" "1 imme " "Found entity 1: imme" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/imme.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/imme.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/dff32.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/dff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Found entity 1: dff32" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/dff32.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/dff32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/branch_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/branch_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_addr " "Found entity 1: branch_addr" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/branch_addr.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/branch_addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/alu.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/alu.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710701 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/output_files/rv32im.map.smsg " "Generated suppressed messages file C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/output_files/rv32im.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1708627710734 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 48 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 48 errors, 47 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "2101768 " "Peak virtual memory: 2101768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708627710782 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 22 13:48:30 2024 " "Processing ended: Thu Feb 22 13:48:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708627710782 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708627710782 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708627710782 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708627710782 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708627710261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708627710262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 13:48:30 2024 " "Processing started: Thu Feb 22 13:48:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708627710262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708627710262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rv32im -c rv32im " "Command: quartus_map --read_settings_files=on --write_settings_files=off rv32im -c rv32im" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708627710262 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1708627710515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/3rd party ip/uart-debug/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/3rd party ip/uart-debug/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/UART_TX.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/UART_TX.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/3rd party ip/uart-debug/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/3rd party ip/uart-debug/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/UART_RX.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/UART_RX.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/3rd party ip/uart-debug/debug_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/3rd party ip/uart-debug/debug_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_control " "Found entity 1: debug_control" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/debug_control.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/debug_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_A CHAR_a ascii.vh(19) " "Verilog HDL Declaration information at ascii.vh(19): object \"CHAR_A\" differs only in case from object \"CHAR_a\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_B CHAR_b ascii.vh(20) " "Verilog HDL Declaration information at ascii.vh(20): object \"CHAR_B\" differs only in case from object \"CHAR_b\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_C CHAR_c ascii.vh(21) " "Verilog HDL Declaration information at ascii.vh(21): object \"CHAR_C\" differs only in case from object \"CHAR_c\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_D CHAR_d ascii.vh(22) " "Verilog HDL Declaration information at ascii.vh(22): object \"CHAR_D\" differs only in case from object \"CHAR_d\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_E CHAR_e ascii.vh(23) " "Verilog HDL Declaration information at ascii.vh(23): object \"CHAR_E\" differs only in case from object \"CHAR_e\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_F CHAR_f ascii.vh(24) " "Verilog HDL Declaration information at ascii.vh(24): object \"CHAR_F\" differs only in case from object \"CHAR_f\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_G CHAR_g ascii.vh(25) " "Verilog HDL Declaration information at ascii.vh(25): object \"CHAR_G\" differs only in case from object \"CHAR_g\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_H CHAR_h ascii.vh(26) " "Verilog HDL Declaration information at ascii.vh(26): object \"CHAR_H\" differs only in case from object \"CHAR_h\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_I CHAR_i ascii.vh(27) " "Verilog HDL Declaration information at ascii.vh(27): object \"CHAR_I\" differs only in case from object \"CHAR_i\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_J CHAR_j ascii.vh(28) " "Verilog HDL Declaration information at ascii.vh(28): object \"CHAR_J\" differs only in case from object \"CHAR_j\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_K CHAR_k ascii.vh(29) " "Verilog HDL Declaration information at ascii.vh(29): object \"CHAR_K\" differs only in case from object \"CHAR_k\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_L CHAR_l ascii.vh(30) " "Verilog HDL Declaration information at ascii.vh(30): object \"CHAR_L\" differs only in case from object \"CHAR_l\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_M CHAR_m ascii.vh(31) " "Verilog HDL Declaration information at ascii.vh(31): object \"CHAR_M\" differs only in case from object \"CHAR_m\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_N CHAR_n ascii.vh(32) " "Verilog HDL Declaration information at ascii.vh(32): object \"CHAR_N\" differs only in case from object \"CHAR_n\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_O CHAR_o ascii.vh(33) " "Verilog HDL Declaration information at ascii.vh(33): object \"CHAR_O\" differs only in case from object \"CHAR_o\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_P CHAR_p ascii.vh(34) " "Verilog HDL Declaration information at ascii.vh(34): object \"CHAR_P\" differs only in case from object \"CHAR_p\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_Q CHAR_q ascii.vh(35) " "Verilog HDL Declaration information at ascii.vh(35): object \"CHAR_Q\" differs only in case from object \"CHAR_q\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_R CHAR_r ascii.vh(36) " "Verilog HDL Declaration information at ascii.vh(36): object \"CHAR_R\" differs only in case from object \"CHAR_r\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_S CHAR_s ascii.vh(37) " "Verilog HDL Declaration information at ascii.vh(37): object \"CHAR_S\" differs only in case from object \"CHAR_s\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_T CHAR_t ascii.vh(38) " "Verilog HDL Declaration information at ascii.vh(38): object \"CHAR_T\" differs only in case from object \"CHAR_t\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_U CHAR_u ascii.vh(39) " "Verilog HDL Declaration information at ascii.vh(39): object \"CHAR_U\" differs only in case from object \"CHAR_u\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_V CHAR_v ascii.vh(40) " "Verilog HDL Declaration information at ascii.vh(40): object \"CHAR_V\" differs only in case from object \"CHAR_v\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_W CHAR_w ascii.vh(41) " "Verilog HDL Declaration information at ascii.vh(41): object \"CHAR_W\" differs only in case from object \"CHAR_w\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_X CHAR_x ascii.vh(42) " "Verilog HDL Declaration information at ascii.vh(42): object \"CHAR_X\" differs only in case from object \"CHAR_x\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_Y CHAR_y ascii.vh(43) " "Verilog HDL Declaration information at ascii.vh(43): object \"CHAR_Y\" differs only in case from object \"CHAR_y\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_Z CHAR_z ascii.vh(44) " "Verilog HDL Declaration information at ascii.vh(44): object \"CHAR_Z\" differs only in case from object \"CHAR_z\" in the same scope" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/ascii.vh" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/3rd party ip/uart-debug/cmdproc.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/3rd party ip/uart-debug/cmdproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmdproc " "Found entity 1: cmdproc" {  } { { "sources_1/imports/RTL/3rd Party IP/uart-debug/cmdproc.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/cmdproc.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/common/io/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/common/io/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Master " "Found entity 1: SPI_Master" {  } { { "sources_1/imports/RTL/Common/io/SPI_Master.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/SPI_Master.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/common/io/sevensegtimer.v 3 3 " "Found 3 design units, including 3 entities, in source file sources_1/imports/rtl/common/io/sevensegtimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegtimer " "Found entity 1: sevensegtimer" {  } { { "sources_1/imports/RTL/Common/io/sevensegtimer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/sevensegtimer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710565 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "sources_1/imports/RTL/Common/io/sevensegtimer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/sevensegtimer.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710565 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux8 " "Found entity 3: mux8" {  } { { "sources_1/imports/RTL/Common/io/sevensegtimer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/sevensegtimer.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/common/io/pmod_als_spi_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/common/io/pmod_als_spi_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 pmod_als_spi_receiver " "Found entity 1: pmod_als_spi_receiver" {  } { { "sources_1/imports/RTL/Common/io/pmod_als_spi_receiver.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/pmod_als_spi_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/common/io/milliscounter.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/common/io/milliscounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 milliscounter " "Found entity 1: milliscounter" {  } { { "sources_1/imports/RTL/Common/io/milliscounter.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/milliscounter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710571 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "mfp_ahb_const.vh cpugpio.v(7) " "Verilog HDL File I/O error at cpugpio.v(7): can't open Verilog Design File \"mfp_ahb_const.vh\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 7 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_SW cpugpio.v(20) " "Verilog HDL Compiler Directive warning at cpugpio.v(20): text macro \"MFP_N_SW\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 20 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_PB cpugpio.v(21) " "Verilog HDL Compiler Directive warning at cpugpio.v(21): text macro \"MFP_N_PB\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 21 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_LED cpugpio.v(22) " "Verilog HDL Compiler Directive warning at cpugpio.v(22): text macro \"MFP_N_LED\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 22 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_LED_IONUM cpugpio.v(154) " "Verilog HDL Compiler Directive warning at cpugpio.v(154): text macro \"H_LED_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 154 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand cpugpio.v(154) " "Verilog HDL syntax error at cpugpio.v(154) near text \":\";  expecting an operand" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 154 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_7SEGEN_IONUM cpugpio.v(155) " "Verilog HDL Compiler Directive warning at cpugpio.v(155): text macro \"H_7SEGEN_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 155 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(155) " "Verilog HDL syntax error at cpugpio.v(155) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 155 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_7SEGDIGITS_IONUM cpugpio.v(156) " "Verilog HDL Compiler Directive warning at cpugpio.v(156): text macro \"H_7SEGDIGITS_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 156 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(156) " "Verilog HDL syntax error at cpugpio.v(156) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 156 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_BUZZER_IONUM cpugpio.v(157) " "Verilog HDL Compiler Directive warning at cpugpio.v(157): text macro \"H_BUZZER_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 157 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(157) " "Verilog HDL syntax error at cpugpio.v(157) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 157 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_RGB_SPI_DATA_IONUM cpugpio.v(158) " "Verilog HDL Compiler Directive warning at cpugpio.v(158): text macro \"H_RGB_SPI_DATA_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 158 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710575 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(158) " "Verilog HDL syntax error at cpugpio.v(158) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 158 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_RGB_SPI_CS_IONUM cpugpio.v(162) " "Verilog HDL Compiler Directive warning at cpugpio.v(162): text macro \"H_RGB_SPI_CS_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 162 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "using a closing label on a design unit cpugpio.v(162) " "Verilog HDL error at cpugpio.v(162): using a closing label on a design unit is a SystemVerilog feature" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 162 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"endcase\" cpugpio.v(162) " "Verilog HDL syntax error at cpugpio.v(162) near text \"<=\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 162 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_RGB_DC_IONUM cpugpio.v(163) " "Verilog HDL Compiler Directive warning at cpugpio.v(163): text macro \"H_RGB_DC_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 163 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_RGB_RST_IONUM cpugpio.v(164) " "Verilog HDL Compiler Directive warning at cpugpio.v(164): text macro \"H_RGB_RST_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 164 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(164) " "Verilog HDL syntax error at cpugpio.v(164) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 164 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_RGB_VCC_EN_IONUM cpugpio.v(165) " "Verilog HDL Compiler Directive warning at cpugpio.v(165): text macro \"H_RGB_VCC_EN_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 165 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(165) " "Verilog HDL syntax error at cpugpio.v(165) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 165 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_RGB_PEN_IONUM cpugpio.v(166) " "Verilog HDL Compiler Directive warning at cpugpio.v(166): text macro \"H_RGB_PEN_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 166 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(166) " "Verilog HDL syntax error at cpugpio.v(166) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 166 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_SW_IONUM cpugpio.v(174) " "Verilog HDL Compiler Directive warning at cpugpio.v(174): text macro \"H_SW_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 174 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand cpugpio.v(174) " "Verilog HDL syntax error at cpugpio.v(174) near text \":\";  expecting an operand" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 174 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_PB_IONUM cpugpio.v(175) " "Verilog HDL Compiler Directive warning at cpugpio.v(175): text macro \"H_PB_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 175 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(175) " "Verilog HDL syntax error at cpugpio.v(175) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 175 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_MILLIS_IONUM cpugpio.v(176) " "Verilog HDL Compiler Directive warning at cpugpio.v(176): text macro \"H_MILLIS_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 176 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(176) " "Verilog HDL syntax error at cpugpio.v(176) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 176 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_RGB_SPI_DONE_IONUM cpugpio.v(177) " "Verilog HDL Compiler Directive warning at cpugpio.v(177): text macro \"H_RGB_SPI_DONE_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 177 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(177) " "Verilog HDL syntax error at cpugpio.v(177) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 177 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_LIGHTSENSOR_IONUM cpugpio.v(178) " "Verilog HDL Compiler Directive warning at cpugpio.v(178): text macro \"H_LIGHTSENSOR_IONUM\" is undefined" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 178 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpugpio.v(178) " "Verilog HDL syntax error at cpugpio.v(178) near text \":\";  expecting \"endcase\"" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 178 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpugpio cpugpio.v(9) " "Ignored design unit \"cpugpio\" at cpugpio.v(9) due to previous errors" {  } { { "sources_1/imports/RTL/Common/io/cpugpio.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" 9 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1708627710576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/common/io/cpugpio.v 0 0 " "Found 0 design units, including 0 entities, in source file sources_1/imports/rtl/common/io/cpugpio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/common/io/buzzer.v 4 4 " "Found 4 design units, including 4 entities, in source file sources_1/imports/rtl/common/io/buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "sources_1/imports/RTL/Common/io/buzzer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/buzzer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710580 ""} { "Info" "ISGN_ENTITY_NAME" "2 microsCounter " "Found entity 2: microsCounter" {  } { { "sources_1/imports/RTL/Common/io/buzzer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/buzzer.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710580 ""} { "Info" "ISGN_ENTITY_NAME" "3 toggleBuzz " "Found entity 3: toggleBuzz" {  } { { "sources_1/imports/RTL/Common/io/buzzer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/buzzer.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710580 ""} { "Info" "ISGN_ENTITY_NAME" "4 regR " "Found entity 4: regR" {  } { { "sources_1/imports/RTL/Common/io/buzzer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/buzzer.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/common/uram.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/common/uram.v" { { "Info" "ISGN_ENTITY_NAME" "1 uram " "Found entity 1: uram" {  } { { "sources_1/imports/RTL/Common/uram.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/uram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/common/sevensegdec.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/common/sevensegdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegdec " "Found entity 1: sevensegdec" {  } { { "sources_1/imports/RTL/Common/sevensegdec.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/sevensegdec.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710586 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "inst_present.vh mips_bad_inst_det.v(3) " "Verilog HDL File I/O error at mips_bad_inst_det.v(3): can't open Verilog Design File \"inst_present.vh\"" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 3 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708627710592 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ADD mips_bad_inst_det.v(17) " "Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(17): text macro \"ADD\" is undefined" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 17 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710592 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"(\" mips_bad_inst_det.v(17) " "Verilog HDL syntax error at mips_bad_inst_det.v(17) near text \")\";  expecting \"(\"" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710592 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "mips_bad_inst_det.v(17) " "Verilog HDL Compiler Directive error at mips_bad_inst_det.v(17): missing Compiler Directive" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 17 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1708627710592 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ADDI mips_bad_inst_det.v(18) " "Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(18): text macro \"ADDI\" is undefined" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 18 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710592 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"(\" mips_bad_inst_det.v(18) " "Verilog HDL syntax error at mips_bad_inst_det.v(18) near text \")\";  expecting \"(\"" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "mips_bad_inst_det.v(18) " "Verilog HDL Compiler Directive error at mips_bad_inst_det.v(18): missing Compiler Directive" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 18 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ADDIU mips_bad_inst_det.v(19) " "Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(19): text macro \"ADDIU\" is undefined" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 19 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"(\" mips_bad_inst_det.v(19) " "Verilog HDL syntax error at mips_bad_inst_det.v(19) near text \")\";  expecting \"(\"" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "mips_bad_inst_det.v(19) " "Verilog HDL Compiler Directive error at mips_bad_inst_det.v(19): missing Compiler Directive" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 19 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ADDU mips_bad_inst_det.v(20) " "Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(20): text macro \"ADDU\" is undefined" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 20 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"(\" mips_bad_inst_det.v(20) " "Verilog HDL syntax error at mips_bad_inst_det.v(20) near text \")\";  expecting \"(\"" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "mips_bad_inst_det.v(20) " "Verilog HDL Compiler Directive error at mips_bad_inst_det.v(20): missing Compiler Directive" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 20 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "AND mips_bad_inst_det.v(21) " "Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(21): text macro \"AND\" is undefined" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 21 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"(\" mips_bad_inst_det.v(21) " "Verilog HDL syntax error at mips_bad_inst_det.v(21) near text \")\";  expecting \"(\"" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "mips_bad_inst_det.v(21) " "Verilog HDL Compiler Directive error at mips_bad_inst_det.v(21): missing Compiler Directive" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 21 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ANDI mips_bad_inst_det.v(22) " "Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(22): text macro \"ANDI\" is undefined" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 22 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"(\" mips_bad_inst_det.v(22) " "Verilog HDL syntax error at mips_bad_inst_det.v(22) near text \")\";  expecting \"(\"" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "mips_bad_inst_det.v(22) " "Verilog HDL Compiler Directive error at mips_bad_inst_det.v(22): missing Compiler Directive" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 22 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1708627710593 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BEQ mips_bad_inst_det.v(23) " "Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(23): text macro \"BEQ\" is undefined" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 23 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"(\" mips_bad_inst_det.v(23) " "Verilog HDL syntax error at mips_bad_inst_det.v(23) near text \")\";  expecting \"(\"" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "mips_bad_inst_det.v(23) " "Verilog HDL Compiler Directive error at mips_bad_inst_det.v(23): missing Compiler Directive" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 23 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BGEZ mips_bad_inst_det.v(24) " "Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(24): text macro \"BGEZ\" is undefined" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 24 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"(\" mips_bad_inst_det.v(24) " "Verilog HDL syntax error at mips_bad_inst_det.v(24) near text \")\";  expecting \"(\"" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "mips_bad_inst_det.v(24) " "Verilog HDL Compiler Directive error at mips_bad_inst_det.v(24): missing Compiler Directive" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 24 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BGEZAL mips_bad_inst_det.v(25) " "Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(25): text macro \"BGEZAL\" is undefined" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 25 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"(\" mips_bad_inst_det.v(25) " "Verilog HDL syntax error at mips_bad_inst_det.v(25) near text \")\";  expecting \"(\"" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "mips_bad_inst_det.v(25) " "Verilog HDL Compiler Directive error at mips_bad_inst_det.v(25): missing Compiler Directive" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 25 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BGTZ mips_bad_inst_det.v(26) " "Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(26): text macro \"BGTZ\" is undefined" {  } { { "sources_1/imports/RTL/Common/mips_bad_inst_det.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v" 26 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/rtl/common/mips_bad_inst_det.v 0 0 " "Found 0 design units, including 0 entities, in source file sources_1/imports/rtl/common/mips_bad_inst_det.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/udivide.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/udivide.v" { { "Info" "ISGN_ENTITY_NAME" "1 UDivide " "Found entity 1: UDivide" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/UDivide.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/UDivide.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/start_div.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/start_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Start_Div " "Found entity 1: Start_Div" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/Start_Div.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/Start_Div.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/sdivide.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/sdivide.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDivide " "Found entity 1: SDivide" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/SDivide.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/SDivide.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/rv32m_fusealu.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/rv32m_fusealu.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32m_fuseALU " "Found entity 1: rv32m_fuseALU" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuseALU.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuseALU.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710608 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 rv32m_fuse.v(39) " "Verilog HDL Expression warning at rv32m_fuse.v(39): truncated literal to match 1 bits" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1708627710610 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 rv32m_fuse.v(43) " "Verilog HDL Expression warning at rv32m_fuse.v(43): truncated literal to match 1 bits" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1708627710611 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 rv32m_fuse.v(47) " "Verilog HDL Expression warning at rv32m_fuse.v(47): truncated literal to match 1 bits" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1708627710611 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 rv32m_fuse.v(51) " "Verilog HDL Expression warning at rv32m_fuse.v(51): truncated literal to match 1 bits" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1708627710611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/rv32m_fuse.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/rv32m_fuse.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32m_fuse " "Found entity 1: rv32m_fuse" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710611 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 rv32_mult.v(48) " "Verilog HDL Expression warning at rv32_mult.v(48): truncated literal to match 1 bits" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/rv32_mult.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32_mult.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1708627710614 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 rv32_mult.v(54) " "Verilog HDL Expression warning at rv32_mult.v(54): truncated literal to match 1 bits" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/rv32_mult.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32_mult.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1708627710614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/rv32_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/rv32_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32_mult " "Found entity 1: rv32_mult" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/rv32_mult.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32_mult.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/pulsegenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/pulsegenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 PulseGenerator " "Found entity 1: PulseGenerator" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/PulseGenerator.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/PulseGenerator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/mux8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/mux8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x32 " "Found entity 1: mux8x32" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/mux8x32.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/mux8x32.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/mux2x32.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/mux2x32.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/multdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/multdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultDiv_tb " "Found entity 1: MultDiv_tb" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/MultDiv_tb.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/MultDiv_tb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/mul_div.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/mul_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_div " "Found entity 1: mul_div" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/mul_div.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/mul_div.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/dffe32.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe32.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/dffe5.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/dffe5.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe5 " "Found entity 1: dffe5" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/dffe5.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe5.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/dffe3.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/dffe3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe3 " "Found entity 1: dffe3" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/dffe3.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe3.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710643 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "dffe " "Entity \"dffe\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/dffe.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe.v" 23 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1708627710646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/dffe.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/dffe.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/risc-vrv32m/basic_and.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/basic_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 Basic_and " "Found entity 1: Basic_and" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/Basic_and.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/Basic_and.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/sccpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/sccpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sccpu " "Found entity 1: sccpu" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sccpu.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710652 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "mfp_ahb_const.vh sccomp_decoder.v(21) " "Verilog HDL File I/O error at sccomp_decoder.v(21): can't open Verilog Design File \"mfp_ahb_const.vh\"" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" 21 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708627710656 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_RAM_RESET_ADDR_Match sccomp_decoder.v(30) " "Verilog HDL Compiler Directive warning at sccomp_decoder.v(30): text macro \"H_RAM_RESET_ADDR_Match\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" 30 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710656 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand sccomp_decoder.v(30) " "Verilog HDL syntax error at sccomp_decoder.v(30) near text \")\";  expecting an operand" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710656 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_RAM_ADDR_Match sccomp_decoder.v(31) " "Verilog HDL Compiler Directive warning at sccomp_decoder.v(31): text macro \"H_RAM_ADDR_Match\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" 31 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710656 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand sccomp_decoder.v(31) " "Verilog HDL syntax error at sccomp_decoder.v(31) near text \")\";  expecting an operand" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710656 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "H_LED_ADDR_Match sccomp_decoder.v(32) " "Verilog HDL Compiler Directive warning at sccomp_decoder.v(32): text macro \"H_LED_ADDR_Match\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" 32 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710656 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand sccomp_decoder.v(32) " "Verilog HDL syntax error at sccomp_decoder.v(32) near text \")\";  expecting an operand" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1708627710656 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sccomp_decoder sccomp_decoder.v(23) " "Ignored design unit \"sccomp_decoder\" at sccomp_decoder.v(23) due to previous errors" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" 23 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1708627710657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/sccomp_decoder.v 0 0 " "Found 0 design units, including 0 entities, in source file sources_1/imports/documents/cod_riscv_cpu/sccomp_decoder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/sc_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/sc_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cu " "Found entity 1: sc_cu" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_cu.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710660 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "mfp_ahb_const.vh sc_computer_tb.v(8) " "Verilog HDL File I/O error at sc_computer_tb.v(8): can't open Verilog Design File \"mfp_ahb_const.vh\"" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" 8 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708627710663 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_SW sc_computer_tb.v(15) " "Verilog HDL Compiler Directive warning at sc_computer_tb.v(15): text macro \"MFP_N_SW\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" 15 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710663 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_PB sc_computer_tb.v(16) " "Verilog HDL Compiler Directive warning at sc_computer_tb.v(16): text macro \"MFP_N_PB\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" 16 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710663 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_LED sc_computer_tb.v(17) " "Verilog HDL Compiler Directive warning at sc_computer_tb.v(17): text macro \"MFP_N_LED\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" 17 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710664 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sc_computer_tb sc_computer_tb.v(11) " "Ignored design unit \"sc_computer_tb\" at sc_computer_tb.v(11) due to previous errors" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" 11 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1708627710664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/sc_computer_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file sources_1/imports/documents/cod_riscv_cpu/sc_computer_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710664 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "mfp_ahb_const.vh sc_computer.v(22) " "Verilog HDL File I/O error at sc_computer.v(22): can't open Verilog Design File \"mfp_ahb_const.vh\"" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" 22 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708627710667 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_SW sc_computer.v(32) " "Verilog HDL Compiler Directive warning at sc_computer.v(32): text macro \"MFP_N_SW\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" 32 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710667 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_PB sc_computer.v(33) " "Verilog HDL Compiler Directive warning at sc_computer.v(33): text macro \"MFP_N_PB\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" 33 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710668 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_LED sc_computer.v(34) " "Verilog HDL Compiler Directive warning at sc_computer.v(34): text macro \"MFP_N_LED\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" 34 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710668 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sc_computer sc_computer.v(24) " "Ignored design unit \"sc_computer\" at sc_computer.v(24) due to previous errors" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" 24 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1708627710668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/sc_computer.v 0 0 " "Found 0 design units, including 0 entities, in source file sources_1/imports/documents/cod_riscv_cpu/sc_computer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/regfile.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/pc4.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/pc4.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc4 " "Found entity 1: pc4" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/pc4.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/pc4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/mux4x32.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710677 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "mux2x32 mux2x32.v(1) " "Verilog HDL error at mux2x32.v(1): module \"mux2x32\" cannot be declared more than once" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/mux2x32.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mux2x32.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1708627710680 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "mux2x32 mux2x32.v(6) " "HDL info at mux2x32.v(6): see declaration for object \"mux2x32\"" {  } { { "sources_1/imports/Documents/RISC-Vrv32m/mux2x32.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/mux2x32.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708627710680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/mux2x32.v 0 0 " "Found 0 design units, including 0 entities, in source file sources_1/imports/documents/cod_riscv_cpu/mux2x32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710680 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "mfp_ahb_const.vh mfp_nexys4_ddr.v(16) " "Verilog HDL File I/O error at mfp_nexys4_ddr.v(16): can't open Verilog Design File \"mfp_ahb_const.vh\"" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v" 16 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708627710683 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_SW mfp_nexys4_ddr.v(22) " "Verilog HDL Compiler Directive warning at mfp_nexys4_ddr.v(22): text macro \"MFP_N_SW\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v" 22 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710683 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MFP_N_LED mfp_nexys4_ddr.v(23) " "Verilog HDL Compiler Directive warning at mfp_nexys4_ddr.v(23): text macro \"MFP_N_LED\" is undefined" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v" 23 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1708627710683 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mfp_nexys4_ddr mfp_nexys4_ddr.v(18) " "Ignored design unit \"mfp_nexys4_ddr\" at mfp_nexys4_ddr.v(18) due to previous errors" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v" 18 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1708627710683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/mfp_nexys4_ddr.v 0 0 " "Found 0 design units, including 0 entities, in source file sources_1/imports/documents/cod_riscv_cpu/mfp_nexys4_ddr.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/jalr_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/jalr_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 jalr_addr " "Found entity 1: jalr_addr" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/jalr_addr.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/jalr_addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/jal_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/jal_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 jal_addr " "Found entity 1: jal_addr" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/jal_addr.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/jal_addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/imme.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/imme.v" { { "Info" "ISGN_ENTITY_NAME" "1 imme " "Found entity 1: imme" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/imme.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/imme.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/dff32.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/dff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Found entity 1: dff32" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/dff32.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/dff32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/branch_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/branch_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_addr " "Found entity 1: branch_addr" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/branch_addr.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/branch_addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_1/imports/documents/cod_riscv_cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "sources_1/imports/Documents/cod_riscv_cpu/alu.v" "" { Text "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/alu.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708627710701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708627710701 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/output_files/rv32im.map.smsg " "Generated suppressed messages file C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/output_files/rv32im.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1708627710734 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 48 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 48 errors, 47 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "2101768 " "Peak virtual memory: 2101768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708627710782 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 22 13:48:30 2024 " "Processing ended: Thu Feb 22 13:48:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708627710782 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708627710782 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708627710782 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708627710782 ""}
>>>>>>> 6c103d1 (dded RISCVrv31IM 0 single cycle RISCV with multiply and divide. Also)
