INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_5/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUand
INFO: [VRFC 10-311] analyzing module ALUor
INFO: [VRFC 10-311] analyzing module ALUadd
INFO: [VRFC 10-311] analyzing module ALUsub
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_5/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
