#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x55555702b960 .scope module, "tb_ramDmaCi" "tb_ramDmaCi" 2 3;
 .timescale 0 0;
v0x5555570b5a10_0 .net "EXITci_addressDataOut", 31 0, L_0x5555570c8a90;  1 drivers
v0x5555570b5b20_0 .net "EXITci_beginTransactionOut", 0 0, L_0x5555570c8f70;  1 drivers
v0x5555570b5bf0_0 .net "EXITci_burstSizeOut", 7 0, L_0x5555570caf40;  1 drivers
v0x5555570b5cf0_0 .net "EXITci_byteEnablesOut", 3 0, L_0x5555570cb830;  1 drivers
v0x5555570b5dc0_0 .net "EXITci_dataValidOut", 0 0, L_0x5555570c9310;  1 drivers
v0x5555570b5e60_0 .net "EXITci_exitTransactionOut", 0 0, L_0x5555570c7ac0;  1 drivers
v0x5555570b5f30_0 .net "EXITci_readNotWriteOut", 0 0, L_0x5555570c9c90;  1 drivers
v0x5555570b6000_0 .net "EXITci_requestTransaction", 0 0, L_0x5555570c9920;  1 drivers
v0x5555570b60d0_0 .var "block_output", 31 0;
v0x5555570b6170_0 .var "clock", 0 0;
v0x5555570b6210_0 .net "data_out", 31 0, v0x5555570b4820_0;  1 drivers
v0x5555570b62b0_0 .net "done", 0 0, L_0x555557093e40;  1 drivers
v0x5555570b6380_0 .var "reset", 0 0;
v0x5555570b6450_0 .var "s_addressDataIn", 31 0;
v0x5555570b6520_0 .var "s_busErrorIn", 0 0;
v0x5555570b65f0_0 .var "s_busyIn", 0 0;
v0x5555570b66c0_0 .var "s_ciN", 7 0;
v0x5555570b6790_0 .var "s_dataValidIn", 0 0;
v0x5555570b6860_0 .var "s_endTransactionIn", 0 0;
v0x5555570b6930_0 .var "s_start", 0 0;
v0x5555570b6a00_0 .var "s_transactionGranted", 0 0;
v0x5555570b6ad0_0 .var "s_valueA", 31 0;
v0x5555570b6ba0_0 .var "s_valueB", 31 0;
E_0x55555702ffb0 .event negedge, v0x555557094300_0;
E_0x555557030570 .event negedge, v0x5555570b4760_0;
S_0x555557054210 .scope module, "DUT" "ramDmaCi" 2 46, 3 1 0, S_0x55555702b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "requestTransaction";
    .port_info 7 /INPUT 1 "transactionGranted";
    .port_info 8 /INPUT 32 "addressDataIn";
    .port_info 9 /INPUT 1 "endTransactionIn";
    .port_info 10 /INPUT 1 "dataValidIn";
    .port_info 11 /INPUT 1 "busErrorIn";
    .port_info 12 /INPUT 1 "busyIn";
    .port_info 13 /OUTPUT 32 "addressDataOut";
    .port_info 14 /OUTPUT 4 "byteEnablesOut";
    .port_info 15 /OUTPUT 8 "burstSizeOut";
    .port_info 16 /OUTPUT 1 "readNotWriteOut";
    .port_info 17 /OUTPUT 1 "beginTransactionOut";
    .port_info 18 /OUTPUT 1 "endTransactionOut";
    .port_info 19 /OUTPUT 1 "dataValidOut";
    .port_info 20 /OUTPUT 1 "done";
    .port_info 21 /OUTPUT 32 "result";
P_0x5555570543a0 .param/l "ERROR" 1 3 43, C4<1010>;
P_0x5555570543e0 .param/l "FINISH_WRITE" 1 3 42, C4<1001>;
P_0x555557054420 .param/l "IDLE" 1 3 33, C4<0000>;
P_0x555557054460 .param/l "INIT_BURST_R" 1 3 37, C4<0100>;
P_0x5555570544a0 .param/l "INIT_BURST_W" 1 3 40, C4<0111>;
P_0x5555570544e0 .param/l "INIT_R" 1 3 34, C4<0001>;
P_0x555557054520 .param/l "INIT_W" 1 3 35, C4<0010>;
P_0x555557054560 .param/l "READ" 1 3 38, C4<0101>;
P_0x5555570545a0 .param/l "REQUEST_BUS_R" 1 3 36, C4<0011>;
P_0x5555570545e0 .param/l "REQUEST_BUS_W" 1 3 39, C4<0110>;
P_0x555557054620 .param/l "WRITE" 1 3 41, C4<1000>;
P_0x555557054660 .param/l "customId" 0 3 1, C4<00001111>;
L_0x555557093a00 .functor AND 1, L_0x5555570b6c90, v0x5555570b6930_0, C4<1>, C4<1>;
L_0x555557093e40 .functor BUFZ 1, v0x5555570b4220_0, C4<0>, C4<0>, C4<0>;
L_0x5555570941f0 .functor NOT 1, v0x5555570b6170_0, C4<0>, C4<0>, C4<0>;
L_0x5555570945b0 .functor AND 1, L_0x5555570b6ef0, L_0x5555570c7260, C4<1>, C4<1>;
L_0x55555707e400 .functor AND 1, L_0x5555570945b0, L_0x555557093a00, C4<1>, C4<1>;
L_0x555557081dc0 .functor AND 1, L_0x55555707e400, L_0x5555570c7540, C4<1>, C4<1>;
L_0x555557085bd0 .functor AND 1, L_0x5555570c77a0, v0x5555570b4c60_0, C4<1>, C4<1>;
L_0x5555570c7f80 .functor OR 1, L_0x5555570c7d40, L_0x5555570c7e70, C4<0>, C4<0>;
L_0x5555570c7f10 .functor OR 1, L_0x5555570c8860, L_0x5555570c8d20, C4<0>, C4<0>;
L_0x5555570c97b0 .functor OR 1, L_0x5555570c94f0, L_0x5555570c96c0, C4<0>, C4<0>;
L_0x5555570ca260 .functor OR 1, L_0x5555570c9f70, L_0x5555570ca060, C4<0>, C4<0>;
L_0x5555570ca500 .functor OR 1, L_0x5555570cb1d0, L_0x5555570cb2c0, C4<0>, C4<0>;
L_0x7f355fcd0018 .functor BUFT 1, C4<00001111>, C4<0>, C4<0>, C4<0>;
v0x5555570af3a0_0 .net/2u *"_ivl_0", 7 0, L_0x7f355fcd0018;  1 drivers
L_0x7f355fcd04e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555570af4a0_0 .net/2u *"_ivl_100", 0 0, L_0x7f355fcd04e0;  1 drivers
L_0x7f355fcd0528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555570af580_0 .net/2u *"_ivl_102", 0 0, L_0x7f355fcd0528;  1 drivers
L_0x7f355fcd0570 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x5555570af640_0 .net/2u *"_ivl_106", 3 0, L_0x7f355fcd0570;  1 drivers
v0x5555570af720_0 .net *"_ivl_108", 0 0, L_0x5555570c94f0;  1 drivers
v0x5555570af7e0_0 .net *"_ivl_11", 0 0, L_0x5555570b6ef0;  1 drivers
L_0x7f355fcd05b8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x5555570af8c0_0 .net/2u *"_ivl_110", 3 0, L_0x7f355fcd05b8;  1 drivers
v0x5555570af9a0_0 .net *"_ivl_112", 0 0, L_0x5555570c96c0;  1 drivers
v0x5555570afa60_0 .net *"_ivl_115", 0 0, L_0x5555570c97b0;  1 drivers
L_0x7f355fcd0600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555570afb20_0 .net/2u *"_ivl_116", 0 0, L_0x7f355fcd0600;  1 drivers
L_0x7f355fcd0648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555570afc00_0 .net/2u *"_ivl_118", 0 0, L_0x7f355fcd0648;  1 drivers
L_0x7f355fcd0690 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5555570afce0_0 .net/2u *"_ivl_122", 3 0, L_0x7f355fcd0690;  1 drivers
v0x5555570afdc0_0 .net *"_ivl_124", 0 0, L_0x5555570c9ba0;  1 drivers
L_0x7f355fcd06d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555570afe80_0 .net/2u *"_ivl_126", 0 0, L_0x7f355fcd06d8;  1 drivers
L_0x7f355fcd0720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555570aff60_0 .net/2u *"_ivl_128", 0 0, L_0x7f355fcd0720;  1 drivers
v0x5555570b0040_0 .net *"_ivl_13", 21 0, L_0x5555570b6fe0;  1 drivers
L_0x7f355fcd0768 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5555570b0120_0 .net/2u *"_ivl_132", 3 0, L_0x7f355fcd0768;  1 drivers
v0x5555570b0200_0 .net *"_ivl_134", 0 0, L_0x5555570c9f70;  1 drivers
L_0x7f355fcd07b0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x5555570b02c0_0 .net/2u *"_ivl_136", 3 0, L_0x7f355fcd07b0;  1 drivers
v0x5555570b03a0_0 .net *"_ivl_138", 0 0, L_0x5555570ca060;  1 drivers
v0x5555570b0460_0 .net *"_ivl_14", 31 0, L_0x5555570b7080;  1 drivers
v0x5555570b0540_0 .net *"_ivl_141", 0 0, L_0x5555570ca260;  1 drivers
v0x5555570b0600_0 .net *"_ivl_142", 9 0, L_0x5555570ca370;  1 drivers
L_0x7f355fcd07f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555570b06e0_0 .net *"_ivl_145", 1 0, L_0x7f355fcd07f8;  1 drivers
L_0x7f355fcd0840 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5555570b07c0_0 .net/2u *"_ivl_146", 9 0, L_0x7f355fcd0840;  1 drivers
v0x5555570b08a0_0 .net *"_ivl_148", 9 0, L_0x5555570ca460;  1 drivers
v0x5555570b0980_0 .net *"_ivl_150", 0 0, L_0x5555570ca6e0;  1 drivers
v0x5555570b0a40_0 .net *"_ivl_152", 9 0, L_0x5555570ca820;  1 drivers
L_0x7f355fcd0888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555570b0b20_0 .net *"_ivl_155", 1 0, L_0x7f355fcd0888;  1 drivers
L_0x7f355fcd08d0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5555570b0c00_0 .net/2u *"_ivl_156", 9 0, L_0x7f355fcd08d0;  1 drivers
v0x5555570b0ce0_0 .net *"_ivl_158", 9 0, L_0x5555570caa90;  1 drivers
v0x5555570b0dc0_0 .net *"_ivl_160", 9 0, L_0x5555570cabd0;  1 drivers
L_0x7f355fcd0918 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5555570b0ea0_0 .net/2u *"_ivl_162", 9 0, L_0x7f355fcd0918;  1 drivers
v0x5555570b0f80_0 .net *"_ivl_164", 9 0, L_0x5555570cadb0;  1 drivers
L_0x7f355fcd0960 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5555570b1060_0 .net/2u *"_ivl_168", 3 0, L_0x7f355fcd0960;  1 drivers
L_0x7f355fcd0060 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5555570b1140_0 .net *"_ivl_17", 9 0, L_0x7f355fcd0060;  1 drivers
v0x5555570b1220_0 .net *"_ivl_170", 0 0, L_0x5555570cb1d0;  1 drivers
L_0x7f355fcd09a8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x5555570b12e0_0 .net/2u *"_ivl_172", 3 0, L_0x7f355fcd09a8;  1 drivers
v0x5555570b13c0_0 .net *"_ivl_174", 0 0, L_0x5555570cb2c0;  1 drivers
v0x5555570b1480_0 .net *"_ivl_177", 0 0, L_0x5555570ca500;  1 drivers
L_0x7f355fcd09f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5555570b1540_0 .net/2u *"_ivl_178", 3 0, L_0x7f355fcd09f0;  1 drivers
L_0x7f355fcd00a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555570b1620_0 .net/2u *"_ivl_18", 31 0, L_0x7f355fcd00a8;  1 drivers
L_0x7f355fcd0a38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5555570b1700_0 .net/2u *"_ivl_180", 3 0, L_0x7f355fcd0a38;  1 drivers
v0x5555570b17e0_0 .net *"_ivl_2", 0 0, L_0x5555570b6c90;  1 drivers
v0x5555570b18a0_0 .net *"_ivl_20", 0 0, L_0x5555570c7260;  1 drivers
v0x5555570b1960_0 .net *"_ivl_23", 0 0, L_0x5555570945b0;  1 drivers
v0x5555570b1a20_0 .net *"_ivl_25", 0 0, L_0x55555707e400;  1 drivers
L_0x7f355fcd00f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5555570b1ae0_0 .net/2u *"_ivl_26", 3 0, L_0x7f355fcd00f0;  1 drivers
v0x5555570b1bc0_0 .net *"_ivl_28", 0 0, L_0x5555570c7540;  1 drivers
L_0x7f355fcd0138 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x5555570b1c80_0 .net/2u *"_ivl_32", 3 0, L_0x7f355fcd0138;  1 drivers
v0x5555570b1d60_0 .net *"_ivl_34", 0 0, L_0x5555570c77a0;  1 drivers
L_0x7f355fcd0180 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x5555570b1e20_0 .net/2u *"_ivl_40", 3 0, L_0x7f355fcd0180;  1 drivers
v0x5555570b1f00_0 .net *"_ivl_42", 0 0, L_0x5555570c7a20;  1 drivers
L_0x7f355fcd01c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555570b1fc0_0 .net/2u *"_ivl_44", 0 0, L_0x7f355fcd01c8;  1 drivers
L_0x7f355fcd0210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555570b20a0_0 .net/2u *"_ivl_46", 0 0, L_0x7f355fcd0210;  1 drivers
L_0x7f355fcd0258 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5555570b2180_0 .net/2u *"_ivl_50", 3 0, L_0x7f355fcd0258;  1 drivers
v0x5555570b2260_0 .net *"_ivl_52", 0 0, L_0x5555570c7d40;  1 drivers
L_0x7f355fcd02a0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x5555570b2320_0 .net/2u *"_ivl_54", 3 0, L_0x7f355fcd02a0;  1 drivers
v0x5555570b2400_0 .net *"_ivl_56", 0 0, L_0x5555570c7e70;  1 drivers
v0x5555570b24c0_0 .net *"_ivl_59", 0 0, L_0x5555570c7f80;  1 drivers
L_0x7f355fcd02e8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5555570b2580_0 .net/2u *"_ivl_60", 3 0, L_0x7f355fcd02e8;  1 drivers
v0x5555570b2660_0 .net *"_ivl_62", 0 0, L_0x5555570c80e0;  1 drivers
v0x5555570b2720_0 .net *"_ivl_65", 7 0, L_0x5555570c81d0;  1 drivers
v0x5555570b2800_0 .net *"_ivl_67", 7 0, L_0x5555570c82f0;  1 drivers
v0x5555570b28e0_0 .net *"_ivl_69", 7 0, L_0x5555570c83e0;  1 drivers
v0x5555570b29c0_0 .net *"_ivl_71", 7 0, L_0x5555570c8510;  1 drivers
v0x5555570b2aa0_0 .net *"_ivl_72", 31 0, L_0x5555570c8670;  1 drivers
L_0x7f355fcd0330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555570b2b80_0 .net/2u *"_ivl_74", 31 0, L_0x7f355fcd0330;  1 drivers
v0x5555570b2c60_0 .net *"_ivl_76", 31 0, L_0x5555570c8900;  1 drivers
L_0x7f355fcd0378 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5555570b2d40_0 .net/2u *"_ivl_80", 3 0, L_0x7f355fcd0378;  1 drivers
v0x5555570b2e20_0 .net *"_ivl_82", 0 0, L_0x5555570c8860;  1 drivers
L_0x7f355fcd03c0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x5555570b2ee0_0 .net/2u *"_ivl_84", 3 0, L_0x7f355fcd03c0;  1 drivers
v0x5555570b2fc0_0 .net *"_ivl_86", 0 0, L_0x5555570c8d20;  1 drivers
v0x5555570b3080_0 .net *"_ivl_89", 0 0, L_0x5555570c7f10;  1 drivers
L_0x7f355fcd0408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555570b3140_0 .net/2u *"_ivl_90", 0 0, L_0x7f355fcd0408;  1 drivers
L_0x7f355fcd0450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555570b3220_0 .net/2u *"_ivl_92", 0 0, L_0x7f355fcd0450;  1 drivers
L_0x7f355fcd0498 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5555570b3300_0 .net/2u *"_ivl_96", 3 0, L_0x7f355fcd0498;  1 drivers
v0x5555570b33e0_0 .net *"_ivl_98", 0 0, L_0x5555570c9150;  1 drivers
v0x5555570b34a0_0 .net "addressDataIn", 31 0, v0x5555570b6450_0;  1 drivers
v0x5555570b3580_0 .net "addressDataOut", 31 0, L_0x5555570c8a90;  alias, 1 drivers
v0x5555570b3660_0 .net "beginTransactionOut", 0 0, L_0x5555570c8f70;  alias, 1 drivers
v0x5555570b3720_0 .var "block_size", 9 0;
v0x5555570b3800_0 .net "burstSizeOut", 7 0, L_0x5555570caf40;  alias, 1 drivers
v0x5555570b38e0_0 .var "burst_size", 7 0;
v0x5555570b39c0_0 .net "busErrorIn", 0 0, v0x5555570b6520_0;  1 drivers
v0x5555570b3a80_0 .var "bus_start_address", 31 0;
v0x5555570b3b60_0 .net "busyIn", 0 0, v0x5555570b65f0_0;  1 drivers
v0x5555570b3c20_0 .net "byteEnablesOut", 3 0, L_0x5555570cb830;  alias, 1 drivers
v0x5555570b3d00_0 .net "ciN", 7 0, v0x5555570b66c0_0;  1 drivers
v0x5555570b3de0_0 .net "clock", 0 0, v0x5555570b6170_0;  1 drivers
v0x5555570b3e80_0 .var "control_reg", 1 0;
v0x5555570b3f40_0 .net "dataValidIn", 0 0, v0x5555570b6790_0;  1 drivers
v0x5555570b4000_0 .net "dataValidOut", 0 0, L_0x5555570c9310;  alias, 1 drivers
v0x5555570b40c0_0 .net "dataoutB", 31 0, v0x5555570aeee0_0;  1 drivers
v0x5555570b4180_0 .net "done", 0 0, L_0x555557093e40;  alias, 1 drivers
v0x5555570b4220_0 .var "done_int", 0 0;
v0x5555570b42e0_0 .net "endTransactionIn", 0 0, v0x5555570b6860_0;  1 drivers
v0x5555570b43a0_0 .net "endTransactionOut", 0 0, L_0x5555570c7ac0;  alias, 1 drivers
v0x5555570b4460_0 .var "memory_start_address", 8 0;
v0x5555570b4540_0 .net "partial", 31 0, v0x555557085ce0_0;  1 drivers
v0x5555570b4600_0 .net "readNotWriteOut", 0 0, L_0x5555570c9c90;  alias, 1 drivers
v0x5555570b46a0_0 .net "requestTransaction", 0 0, L_0x5555570c9920;  alias, 1 drivers
v0x5555570b4760_0 .net "reset", 0 0, v0x5555570b6380_0;  1 drivers
v0x5555570b4820_0 .var "result", 31 0;
v0x5555570b4900_0 .var "s_blockCountReg", 9 0;
v0x5555570b49e0_0 .var "s_burstCountReg", 7 0;
v0x5555570b4ac0_0 .var "s_busAddressReg", 31 0;
v0x5555570b4ba0_0 .var "s_busDataInReg", 31 0;
v0x5555570b4c60_0 .var "s_busDataInValidReg", 0 0;
v0x5555570b4d00_0 .var "s_busyIn", 0 0;
v0x5555570b4dc0_0 .var "s_dataoutB", 31 0;
v0x5555570b4ea0_0 .var "s_dmaState", 3 0;
v0x5555570b4f80_0 .var "s_dmaStateNext", 3 0;
v0x5555570b5060_0 .var "s_endTransactionInReg", 0 0;
v0x5555570b5120_0 .var "s_memoryAddressReg", 8 0;
v0x5555570b51e0_0 .var "s_reading", 0 0;
v0x5555570b5280_0 .net "s_startCi", 0 0, L_0x555557093a00;  1 drivers
v0x5555570b5340_0 .net "start", 0 0, v0x5555570b6930_0;  1 drivers
v0x5555570b5400_0 .var "status_reg", 1 0;
v0x5555570b54e0_0 .net "transactionGranted", 0 0, v0x5555570b6a00_0;  1 drivers
v0x5555570b55a0_0 .net "valueA", 31 0, v0x5555570b6ad0_0;  1 drivers
v0x5555570b5680_0 .net "valueB", 31 0, v0x5555570b6ba0_0;  1 drivers
E_0x555556ff6600/0 .event anyedge, v0x5555570b4ea0_0, v0x5555570b3e80_0, v0x5555570b54e0_0, v0x5555570b39c0_0;
E_0x555556ff6600/1 .event anyedge, v0x5555570b42e0_0, v0x5555570b5060_0, v0x5555570b4900_0, v0x5555570b49e0_0;
E_0x555556ff6600/2 .event anyedge, v0x5555570b4d00_0;
E_0x555556ff6600 .event/or E_0x555556ff6600/0, E_0x555556ff6600/1, E_0x555556ff6600/2;
L_0x5555570b6c90 .cmp/eq 8, v0x5555570b66c0_0, L_0x7f355fcd0018;
L_0x5555570b6ef0 .part v0x5555570b6ad0_0, 9, 1;
L_0x5555570b6fe0 .part v0x5555570b6ad0_0, 10, 22;
L_0x5555570b7080 .concat [ 22 10 0 0], L_0x5555570b6fe0, L_0x7f355fcd0060;
L_0x5555570c7260 .cmp/eq 32, L_0x5555570b7080, L_0x7f355fcd00a8;
L_0x5555570c7540 .cmp/eq 4, v0x5555570b4ea0_0, L_0x7f355fcd00f0;
L_0x5555570c77a0 .cmp/eq 4, v0x5555570b4ea0_0, L_0x7f355fcd0138;
L_0x5555570c7930 .part v0x5555570b6ad0_0, 0, 9;
L_0x5555570c7a20 .cmp/eq 4, v0x5555570b4ea0_0, L_0x7f355fcd0180;
L_0x5555570c7ac0 .functor MUXZ 1, L_0x7f355fcd0210, L_0x7f355fcd01c8, L_0x5555570c7a20, C4<>;
L_0x5555570c7d40 .cmp/eq 4, v0x5555570b4ea0_0, L_0x7f355fcd0258;
L_0x5555570c7e70 .cmp/eq 4, v0x5555570b4ea0_0, L_0x7f355fcd02a0;
L_0x5555570c80e0 .cmp/eq 4, v0x5555570b4ea0_0, L_0x7f355fcd02e8;
L_0x5555570c81d0 .part v0x5555570b4dc0_0, 0, 8;
L_0x5555570c82f0 .part v0x5555570b4dc0_0, 8, 8;
L_0x5555570c83e0 .part v0x5555570b4dc0_0, 16, 8;
L_0x5555570c8510 .part v0x5555570b4dc0_0, 24, 8;
L_0x5555570c8670 .concat [ 8 8 8 8], L_0x5555570c8510, L_0x5555570c83e0, L_0x5555570c82f0, L_0x5555570c81d0;
L_0x5555570c8900 .functor MUXZ 32, L_0x7f355fcd0330, L_0x5555570c8670, L_0x5555570c80e0, C4<>;
L_0x5555570c8a90 .functor MUXZ 32, L_0x5555570c8900, v0x5555570b4ac0_0, L_0x5555570c7f80, C4<>;
L_0x5555570c8860 .cmp/eq 4, v0x5555570b4ea0_0, L_0x7f355fcd0378;
L_0x5555570c8d20 .cmp/eq 4, v0x5555570b4ea0_0, L_0x7f355fcd03c0;
L_0x5555570c8f70 .functor MUXZ 1, L_0x7f355fcd0450, L_0x7f355fcd0408, L_0x5555570c7f10, C4<>;
L_0x5555570c9150 .cmp/eq 4, v0x5555570b4ea0_0, L_0x7f355fcd0498;
L_0x5555570c9310 .functor MUXZ 1, L_0x7f355fcd0528, L_0x7f355fcd04e0, L_0x5555570c9150, C4<>;
L_0x5555570c94f0 .cmp/eq 4, v0x5555570b4ea0_0, L_0x7f355fcd0570;
L_0x5555570c96c0 .cmp/eq 4, v0x5555570b4ea0_0, L_0x7f355fcd05b8;
L_0x5555570c9920 .functor MUXZ 1, L_0x7f355fcd0648, L_0x7f355fcd0600, L_0x5555570c97b0, C4<>;
L_0x5555570c9ba0 .cmp/eq 4, v0x5555570b4ea0_0, L_0x7f355fcd0690;
L_0x5555570c9c90 .functor MUXZ 1, L_0x7f355fcd0720, L_0x7f355fcd06d8, L_0x5555570c9ba0, C4<>;
L_0x5555570c9f70 .cmp/eq 4, v0x5555570b4ea0_0, L_0x7f355fcd0768;
L_0x5555570ca060 .cmp/eq 4, v0x5555570b4ea0_0, L_0x7f355fcd07b0;
L_0x5555570ca370 .concat [ 8 2 0 0], v0x5555570b38e0_0, L_0x7f355fcd07f8;
L_0x5555570ca460 .arith/sub 10, v0x5555570b4900_0, L_0x7f355fcd0840;
L_0x5555570ca6e0 .cmp/gt 10, L_0x5555570ca460, L_0x5555570ca370;
L_0x5555570ca820 .concat [ 8 2 0 0], v0x5555570b38e0_0, L_0x7f355fcd0888;
L_0x5555570caa90 .arith/sub 10, v0x5555570b4900_0, L_0x7f355fcd08d0;
L_0x5555570cabd0 .functor MUXZ 10, L_0x5555570caa90, L_0x5555570ca820, L_0x5555570ca6e0, C4<>;
L_0x5555570cadb0 .functor MUXZ 10, L_0x7f355fcd0918, L_0x5555570cabd0, L_0x5555570ca260, C4<>;
L_0x5555570caf40 .part L_0x5555570cadb0, 0, 8;
L_0x5555570cb1d0 .cmp/eq 4, v0x5555570b4ea0_0, L_0x7f355fcd0960;
L_0x5555570cb2c0 .cmp/eq 4, v0x5555570b4ea0_0, L_0x7f355fcd09a8;
L_0x5555570cb830 .functor MUXZ 4, L_0x7f355fcd0a38, L_0x7f355fcd09f0, L_0x5555570ca500, C4<>;
S_0x555557032f10 .scope module, "myDmaMemory" "dmaMemory" 3 76, 4 1 0, S_0x555557054210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
v0x555557093b50_0 .net "addressA", 8 0, L_0x5555570c7930;  1 drivers
v0x555557093f90_0 .net "addressB", 8 0, v0x5555570b5120_0;  1 drivers
v0x555557094300_0 .net "clockA", 0 0, v0x5555570b6170_0;  alias, 1 drivers
v0x555557094700_0 .net "clockB", 0 0, L_0x5555570941f0;  1 drivers
v0x55555707e510_0 .net "dataInA", 31 0, v0x5555570b6ba0_0;  alias, 1 drivers
v0x555557081ed0_0 .net "dataInB", 31 0, v0x5555570b4ba0_0;  1 drivers
v0x555557085ce0_0 .var "dataOutA", 31 0;
v0x5555570aeee0_0 .var "dataOutB", 31 0;
v0x5555570aefc0 .array "ram", 0 511, 31 0;
v0x5555570af080_0 .net "writeEnableA", 0 0, L_0x555557081dc0;  1 drivers
v0x5555570af140_0 .net "writeEnableB", 0 0, L_0x555557085bd0;  1 drivers
E_0x555556ff6860 .event posedge, v0x555557094700_0;
E_0x555557019bc0 .event posedge, v0x555557094300_0;
    .scope S_0x555557032f10;
T_0 ;
    %wait E_0x555557019bc0;
    %load/vec4 v0x5555570af080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55555707e510_0;
    %load/vec4 v0x555557093b50_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555570aefc0, 0, 4;
    %load/vec4 v0x55555707e510_0;
    %assign/vec4 v0x555557085ce0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555557093b50_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5555570aefc0, 4;
    %assign/vec4 v0x555557085ce0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555557032f10;
T_1 ;
    %wait E_0x555556ff6860;
    %load/vec4 v0x5555570af140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x555557081ed0_0;
    %load/vec4 v0x555557093f90_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555570aefc0, 0, 4;
    %load/vec4 v0x555557081ed0_0;
    %assign/vec4 v0x5555570aeee0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555557093f90_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5555570aefc0, 4;
    %assign/vec4 v0x5555570aeee0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555557054210;
T_2 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5555570b4900_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555570b49e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b4c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b5060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b4d00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555570b4ba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555570b4ac0_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5555570b5120_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b51e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555570b3a80_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5555570b4460_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5555570b3720_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555570b38e0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555570b5400_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555570b3e80_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5555570b4ea0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5555570b4f80_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x555557054210;
T_3 ;
    %wait E_0x555557019bc0;
    %load/vec4 v0x5555570b5280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5555570b55a0_0;
    %parti/s 1, 9, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x5555570b55a0_0;
    %parti/s 3, 10, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555570b3e80_0, 0;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x5555570b5680_0;
    %assign/vec4 v0x5555570b3a80_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x5555570b5680_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x5555570b4460_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x5555570b5680_0;
    %parti/s 10, 0, 2;
    %assign/vec4 v0x5555570b3720_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v0x5555570b5680_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5555570b38e0_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v0x5555570b5680_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x5555570b3e80_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555570b4220_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555570b51e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555570b3e80_0, 0;
T_3.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555570b4820_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5555570b51e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.11, 4;
    %load/vec4 v0x5555570b55a0_0;
    %parti/s 3, 10, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.13 ;
    %load/vec4 v0x5555570b4540_0;
    %assign/vec4 v0x5555570b4820_0, 0;
    %jmp T_3.19;
T_3.14 ;
    %load/vec4 v0x5555570b3a80_0;
    %assign/vec4 v0x5555570b4820_0, 0;
    %jmp T_3.19;
T_3.15 ;
    %load/vec4 v0x5555570b4460_0;
    %pad/u 32;
    %assign/vec4 v0x5555570b4820_0, 0;
    %jmp T_3.19;
T_3.16 ;
    %load/vec4 v0x5555570b3720_0;
    %pad/u 32;
    %assign/vec4 v0x5555570b4820_0, 0;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x5555570b38e0_0;
    %pad/u 32;
    %assign/vec4 v0x5555570b4820_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x5555570b5400_0;
    %pad/u 32;
    %assign/vec4 v0x5555570b4820_0, 0;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555570b4220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555570b51e0_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555570b4820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555570b4220_0, 0;
T_3.12 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555570b3e80_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555557054210;
T_4 ;
    %wait E_0x555556ff6600;
    %load/vec4 v0x5555570b4ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555570b4f80_0, 0;
    %jmp T_4.12;
T_4.0 ;
    %load/vec4 v0x5555570b3e80_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.13, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_4.14, 8;
T_4.13 ; End of true expr.
    %load/vec4 v0x5555570b3e80_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_4.15, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_4.16, 9;
T_4.15 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_4.16, 9;
 ; End of false expr.
    %blend;
T_4.16;
    %jmp/0 T_4.14, 8;
 ; End of false expr.
    %blend;
T_4.14;
    %assign/vec4 v0x5555570b4f80_0, 0;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5555570b4f80_0, 0;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5555570b4f80_0, 0;
    %jmp T_4.12;
T_4.3 ;
    %load/vec4 v0x5555570b54e0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %assign/vec4 v0x5555570b4f80_0, 0;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5555570b4f80_0, 0;
    %jmp T_4.12;
T_4.5 ;
    %load/vec4 v0x5555570b39c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.21, 4;
    %load/vec4 v0x5555570b42e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.21;
    %flag_set/vec4 8;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 10, 0, 4;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %load/vec4 v0x5555570b39c0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_4.22, 9;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.23, 9;
T_4.22 ; End of true expr.
    %load/vec4 v0x5555570b5060_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_4.24, 10;
    %load/vec4 v0x5555570b4900_0;
    %cmpi/e 0, 0, 10;
    %flag_mov 11, 4;
    %jmp/0 T_4.26, 11;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.27, 11;
T_4.26 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_4.27, 11;
 ; End of false expr.
    %blend;
T_4.27;
    %jmp/1 T_4.25, 10;
T_4.24 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_4.25, 10;
 ; End of false expr.
    %blend;
T_4.25;
    %jmp/0 T_4.23, 9;
 ; End of false expr.
    %blend;
T_4.23;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %assign/vec4 v0x5555570b4f80_0, 0;
    %jmp T_4.12;
T_4.6 ;
    %load/vec4 v0x5555570b54e0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.28, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_4.29, 8;
T_4.28 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_4.29, 8;
 ; End of false expr.
    %blend;
T_4.29;
    %assign/vec4 v0x5555570b4f80_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5555570b4f80_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x5555570b39c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.32, 4;
    %load/vec4 v0x5555570b42e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.32;
    %flag_set/vec4 8;
    %jmp/0 T_4.30, 8;
    %pushi/vec4 10, 0, 4;
    %jmp/1 T_4.31, 8;
T_4.30 ; End of true expr.
    %load/vec4 v0x5555570b39c0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_4.33, 9;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.34, 9;
T_4.33 ; End of true expr.
    %load/vec4 v0x5555570b49e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.37, 4;
    %load/vec4 v0x5555570b4d00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.37;
    %flag_set/vec4 10;
    %jmp/0 T_4.35, 10;
    %pushi/vec4 9, 0, 4;
    %jmp/1 T_4.36, 10;
T_4.35 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_4.36, 10;
 ; End of false expr.
    %blend;
T_4.36;
    %jmp/0 T_4.34, 9;
 ; End of false expr.
    %blend;
T_4.34;
    %jmp/0 T_4.31, 8;
 ; End of false expr.
    %blend;
T_4.31;
    %assign/vec4 v0x5555570b4f80_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x5555570b4900_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.38, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.39, 8;
T_4.38 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_4.39, 8;
 ; End of false expr.
    %blend;
T_4.39;
    %assign/vec4 v0x5555570b4f80_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x5555570b5060_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.40, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.41, 8;
T_4.40 ; End of true expr.
    %pushi/vec4 10, 0, 4;
    %jmp/0 T_4.41, 8;
 ; End of false expr.
    %blend;
T_4.41;
    %assign/vec4 v0x5555570b4f80_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555557054210;
T_5 ;
    %wait E_0x555557019bc0;
    %load/vec4 v0x5555570b3b60_0;
    %assign/vec4 v0x5555570b4d00_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555557054210;
T_6 ;
    %wait E_0x555557019bc0;
    %load/vec4 v0x5555570b4760_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x5555570b4f80_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x5555570b4ea0_0, 0;
    %load/vec4 v0x5555570b40c0_0;
    %assign/vec4 v0x5555570b4dc0_0, 0;
    %load/vec4 v0x5555570b42e0_0;
    %load/vec4 v0x5555570b4760_0;
    %inv;
    %and;
    %assign/vec4 v0x5555570b5060_0, 0;
    %load/vec4 v0x5555570b34a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5555570b34a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555570b34a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555570b34a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555570b4ba0_0, 0;
    %load/vec4 v0x5555570b3f40_0;
    %assign/vec4 v0x5555570b4c60_0, 0;
    %load/vec4 v0x5555570b4ea0_0;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555570b5400_0, 4, 5;
    %load/vec4 v0x5555570b4ea0_0;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555570b5400_0, 4, 5;
    %load/vec4 v0x5555570b4ea0_0;
    %cmpi/e 1, 0, 4;
    %jmp/1 T_6.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5555570b4ea0_0;
    %cmpi/e 2, 0, 4;
    %flag_or 4, 8;
T_6.8;
    %flag_mov 8, 4;
    %jmp/0 T_6.6, 8;
    %load/vec4 v0x5555570b3a80_0;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v0x5555570b4ea0_0;
    %cmpi/e 5, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_6.12, 4;
    %load/vec4 v0x5555570b4c60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.12;
    %flag_set/vec4 9;
    %jmp/1 T_6.11, 9;
    %load/vec4 v0x5555570b4ea0_0;
    %cmpi/e 8, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_6.13, 4;
    %load/vec4 v0x5555570b4d00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.13;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.11;
    %jmp/0 T_6.9, 9;
    %load/vec4 v0x5555570b4ac0_0;
    %addi 4, 0, 32;
    %jmp/1 T_6.10, 9;
T_6.9 ; End of true expr.
    %load/vec4 v0x5555570b4ac0_0;
    %jmp/0 T_6.10, 9;
 ; End of false expr.
    %blend;
T_6.10;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %assign/vec4 v0x5555570b4ac0_0, 0;
    %load/vec4 v0x5555570b4ea0_0;
    %cmpi/e 1, 0, 4;
    %jmp/1 T_6.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5555570b4ea0_0;
    %cmpi/e 2, 0, 4;
    %flag_or 4, 8;
T_6.16;
    %flag_mov 8, 4;
    %jmp/0 T_6.14, 8;
    %load/vec4 v0x5555570b3720_0;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %load/vec4 v0x5555570b4ea0_0;
    %cmpi/e 5, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_6.20, 4;
    %load/vec4 v0x5555570b4c60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.20;
    %flag_set/vec4 9;
    %jmp/1 T_6.19, 9;
    %load/vec4 v0x5555570b4ea0_0;
    %cmpi/e 8, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_6.21, 4;
    %load/vec4 v0x5555570b4d00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.21;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.19;
    %jmp/0 T_6.17, 9;
    %load/vec4 v0x5555570b4900_0;
    %subi 1, 0, 10;
    %jmp/1 T_6.18, 9;
T_6.17 ; End of true expr.
    %load/vec4 v0x5555570b4900_0;
    %jmp/0 T_6.18, 9;
 ; End of false expr.
    %blend;
T_6.18;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0x5555570b4900_0, 0;
    %load/vec4 v0x5555570b4ea0_0;
    %cmpi/e 1, 0, 4;
    %jmp/1 T_6.24, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5555570b4ea0_0;
    %cmpi/e 2, 0, 4;
    %flag_or 4, 8;
T_6.24;
    %flag_mov 8, 4;
    %jmp/0 T_6.22, 8;
    %load/vec4 v0x5555570b4460_0;
    %jmp/1 T_6.23, 8;
T_6.22 ; End of true expr.
    %load/vec4 v0x5555570b4ea0_0;
    %cmpi/e 5, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_6.28, 4;
    %load/vec4 v0x5555570b4c60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.28;
    %flag_set/vec4 9;
    %jmp/1 T_6.27, 9;
    %load/vec4 v0x5555570b4ea0_0;
    %cmpi/e 8, 0, 4;
    %jmp/1 T_6.31, 4;
    %flag_mov 12, 4;
    %load/vec4 v0x5555570b4ea0_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 12;
T_6.31;
    %flag_get/vec4 4;
    %jmp/0 T_6.30, 4;
    %load/vec4 v0x5555570b3b60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.30;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.29, 11;
    %load/vec4 v0x5555570b49e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.29;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.27;
    %jmp/0 T_6.25, 9;
    %load/vec4 v0x5555570b5120_0;
    %addi 1, 0, 9;
    %jmp/1 T_6.26, 9;
T_6.25 ; End of true expr.
    %load/vec4 v0x5555570b5120_0;
    %jmp/0 T_6.26, 9;
 ; End of false expr.
    %blend;
T_6.26;
    %jmp/0 T_6.23, 8;
 ; End of false expr.
    %blend;
T_6.23;
    %assign/vec4 v0x5555570b5120_0, 0;
    %load/vec4 v0x5555570b4ea0_0;
    %cmpi/e 6, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_6.32, 8;
    %load/vec4 v0x5555570b38e0_0;
    %pad/u 10;
    %load/vec4 v0x5555570b4900_0;
    %subi 1, 0, 10;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_6.34, 9;
    %load/vec4 v0x5555570b38e0_0;
    %pad/u 10;
    %jmp/1 T_6.35, 9;
T_6.34 ; End of true expr.
    %load/vec4 v0x5555570b4900_0;
    %subi 1, 0, 10;
    %jmp/0 T_6.35, 9;
 ; End of false expr.
    %blend;
T_6.35;
    %jmp/1 T_6.33, 8;
T_6.32 ; End of true expr.
    %load/vec4 v0x5555570b4ea0_0;
    %cmpi/e 8, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_6.38, 4;
    %load/vec4 v0x5555570b4d00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.38;
    %flag_set/vec4 9;
    %jmp/0 T_6.36, 9;
    %load/vec4 v0x5555570b49e0_0;
    %pad/u 10;
    %subi 1, 0, 10;
    %jmp/1 T_6.37, 9;
T_6.36 ; End of true expr.
    %load/vec4 v0x5555570b49e0_0;
    %pad/u 10;
    %jmp/0 T_6.37, 9;
 ; End of false expr.
    %blend;
T_6.37;
    %jmp/0 T_6.33, 8;
 ; End of false expr.
    %blend;
T_6.33;
    %pad/u 8;
    %assign/vec4 v0x5555570b49e0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55555702b960;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6380_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555570b6ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555570b6ba0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555570b66c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6930_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555570b60d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6a00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555570b6450_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b65f0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55555702b960;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555570b6380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6170_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x5555570b6170_0;
    %inv;
    %store/vec4 v0x5555570b6170_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6380_0, 0, 1;
    %pushi/vec4 1000, 0, 32;
T_8.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.3, 5;
    %jmp/1 T_8.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x5555570b6170_0;
    %inv;
    %store/vec4 v0x5555570b6170_0, 0, 1;
    %jmp T_8.2;
T_8.3 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_0x55555702b960;
T_9 ;
    %vpi_call 2 40 "$dumpfile", "OUTPUT.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x555557054210 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55555702b960;
T_10 ;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x5555570b66c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555570b6ad0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555570b6ad0_0, 4, 1;
    %wait E_0x555557030570;
    %pushi/vec4 2, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555702ffb0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555570b6930_0, 0, 1;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x5555570b6ba0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555570b6ad0_0, 4, 3;
    %wait E_0x55555702ffb0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555570b6ba0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555570b6ad0_0, 4, 3;
    %wait E_0x55555702ffb0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x5555570b6ba0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555570b6ad0_0, 4, 3;
    %wait E_0x55555702ffb0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5555570b6ba0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555570b6ad0_0, 4, 3;
    %wait E_0x55555702ffb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6930_0, 0, 1;
    %wait E_0x55555702ffb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555570b6930_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5555570b6ba0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555570b6ad0_0, 4, 3;
    %wait E_0x55555702ffb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6930_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_10.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.3, 5;
    %jmp/1 T_10.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555702ffb0;
    %jmp T_10.2;
T_10.3 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
T_10.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.5, 5;
    %jmp/1 T_10.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555702ffb0;
    %jmp T_10.4;
T_10.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555570b6a00_0, 0, 1;
    %wait E_0x55555702ffb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6a00_0, 0, 1;
    %wait E_0x55555702ffb0;
    %wait E_0x55555702ffb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555570b6790_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5555570b6450_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555702ffb0;
    %load/vec4 v0x5555570b6450_0;
    %addi 10, 0, 32;
    %store/vec4 v0x5555570b6450_0, 0, 32;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %wait E_0x55555702ffb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6790_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555570b6450_0, 0, 32;
    %wait E_0x55555702ffb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555570b6860_0, 0, 1;
    %wait E_0x55555702ffb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6860_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555702ffb0;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
T_10.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.11, 5;
    %jmp/1 T_10.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555702ffb0;
    %jmp T_10.10;
T_10.11 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555570b6a00_0, 0, 1;
    %wait E_0x55555702ffb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6a00_0, 0, 1;
    %wait E_0x55555702ffb0;
    %wait E_0x55555702ffb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555570b6790_0, 0, 1;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0x5555570b6450_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_10.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.13, 5;
    %jmp/1 T_10.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555702ffb0;
    %load/vec4 v0x5555570b6450_0;
    %addi 10, 0, 32;
    %store/vec4 v0x5555570b6450_0, 0, 32;
    %jmp T_10.12;
T_10.13 ;
    %pop/vec4 1;
    %wait E_0x55555702ffb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6790_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555570b6450_0, 0, 32;
    %wait E_0x55555702ffb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555570b6860_0, 0, 1;
    %wait E_0x55555702ffb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6860_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_10.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.15, 5;
    %jmp/1 T_10.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555702ffb0;
    %jmp T_10.14;
T_10.15 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6930_0, 0, 1;
    %wait E_0x555557019bc0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x5555570b66c0_0, 0, 8;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5555570b6ad0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555570b6930_0, 0, 1;
    %wait E_0x555557019bc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6930_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_10.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.17, 5;
    %jmp/1 T_10.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555702ffb0;
    %jmp T_10.16;
T_10.17 ;
    %pop/vec4 1;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x5555570b66c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555570b6ad0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555570b6ad0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555570b6930_0, 0, 1;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0x5555570b6ba0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555570b6ad0_0, 4, 3;
    %wait E_0x55555702ffb0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555570b6ba0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555570b6ad0_0, 4, 3;
    %wait E_0x55555702ffb0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5555570b6ba0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555570b6ad0_0, 4, 3;
    %wait E_0x55555702ffb0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5555570b6ba0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555570b6ad0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6930_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_10.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.19, 5;
    %jmp/1 T_10.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555702ffb0;
    %jmp T_10.18;
T_10.19 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555570b6930_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5555570b6ba0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555570b6ad0_0, 4, 3;
    %wait E_0x55555702ffb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6930_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555570b6ad0_0, 4, 3;
    %wait E_0x55555702ffb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6930_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_10.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.21, 5;
    %jmp/1 T_10.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555702ffb0;
    %jmp T_10.20;
T_10.21 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 32;
T_10.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.23, 5;
    %jmp/1 T_10.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555702ffb0;
    %jmp T_10.22;
T_10.23 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555570b6a00_0, 0, 1;
    %wait E_0x55555702ffb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6a00_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_10.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.25, 5;
    %jmp/1 T_10.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555702ffb0;
    %jmp T_10.24;
T_10.25 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555570b65f0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_10.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.27, 5;
    %jmp/1 T_10.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555702ffb0;
    %jmp T_10.26;
T_10.27 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b65f0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_10.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.29, 5;
    %jmp/1 T_10.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555702ffb0;
    %jmp T_10.28;
T_10.29 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555570b6a00_0, 0, 1;
    %wait E_0x55555702ffb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6a00_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_10.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.31, 5;
    %jmp/1 T_10.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555702ffb0;
    %jmp T_10.30;
T_10.31 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555570b6a00_0, 0, 1;
    %wait E_0x55555702ffb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570b6a00_0, 0, 1;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_ramDmaCi.v";
    "ramDmaCi.v";
    "memory.v";
