{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662648416041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662648416041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 08 11:46:55 2022 " "Processing started: Thu Sep 08 11:46:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662648416041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662648416041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula2Atividade -c Aula2Atividade " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula2Atividade -c Aula2Atividade" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662648416042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662648416395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662648416396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadedados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriadedados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaDeDados-assincrona " "Found design unit 1: memoriaDeDados-assincrona" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula4/memoriaDeDados.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662648424723 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaDeDados " "Found entity 1: memoriaDeDados" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula4/memoriaDeDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662648424723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662648424723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/Aula4/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662648424725 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/Aula4/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662648424725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662648424725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2atividade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2atividade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula2Atividade-arquitetura " "Found design unit 1: Aula2Atividade-arquitetura" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662648424727 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula2Atividade " "Found entity 1: Aula2Atividade" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662648424727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662648424727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aula4/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662648424728 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aula4/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662648424728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662648424728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula4/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662648424730 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula4/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662648424730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662648424730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula4/ULASomaSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662648424732 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula4/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662648424732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662648424732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/Aula4/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662648424733 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/Aula4/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662648424733 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/Aula4/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662648424733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662648424733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/Aula4/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662648424735 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/Aula4/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662648424735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662648424735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoder.vhd" "" { Text "C:/DesComp/Aula4/decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662648424736 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoder.vhd" "" { Text "C:/DesComp/Aula4/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662648424736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662648424736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula2Atividade " "Elaborating entity \"Aula2Atividade\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662648424767 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_OUT Aula2Atividade.vhd(14) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(14): used implicit default value for signal \"PC_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1662648424768 "|Aula2Atividade"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] Aula2Atividade.vhd(15) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at Aula2Atividade.vhd(15)" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662648424772 "|Aula2Atividade"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX1\"" {  } { { "Aula2Atividade.vhd" "MUX1" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662648424781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REGA " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REGA\"" {  } { { "Aula2Atividade.vhd" "REGA" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662648424783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "Aula2Atividade.vhd" "PC" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662648424785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC\"" {  } { { "Aula2Atividade.vhd" "incrementaPC" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662648424786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA1\"" {  } { { "Aula2Atividade.vhd" "ULA1" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662648424787 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[0\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula4/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662648424788 "|Aula2Atividade|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[1\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula4/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662648424788 "|Aula2Atividade|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[2\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula4/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662648424788 "|Aula2Atividade|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[3\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula4/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662648424788 "|Aula2Atividade|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[4\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula4/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662648424788 "|Aula2Atividade|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[5\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula4/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662648424788 "|Aula2Atividade|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[6\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula4/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662648424788 "|Aula2Atividade|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[7\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula4/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662648424788 "|Aula2Atividade|ULASomaSub:ULA1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "Aula2Atividade.vhd" "ROM1" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662648424789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru decoderInstru:decoderInstru " "Elaborating entity \"decoderInstru\" for hierarchy \"decoderInstru:decoderInstru\"" {  } { { "Aula2Atividade.vhd" "decoderInstru" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662648424790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaDeDados memoriaDeDados:RAM1 " "Elaborating entity \"memoriaDeDados\" for hierarchy \"memoriaDeDados:RAM1\"" {  } { { "Aula2Atividade.vhd" "RAM1" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662648424791 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaDeDados:RAM1\|ram " "RAM logic \"memoriaDeDados:RAM1\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaDeDados.vhd" "ram" { Text "C:/DesComp/Aula4/memoriaDeDados.vhd" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1662648425123 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1662648425123 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDeDados:RAM1\|DadoOut\[0\] " "Converted tri-state buffer \"memoriaDeDados:RAM1\|DadoOut\[0\]\" feeding internal logic into a wire" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula4/memoriaDeDados.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662648425141 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDeDados:RAM1\|DadoOut\[1\] " "Converted tri-state buffer \"memoriaDeDados:RAM1\|DadoOut\[1\]\" feeding internal logic into a wire" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula4/memoriaDeDados.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662648425141 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDeDados:RAM1\|DadoOut\[2\] " "Converted tri-state buffer \"memoriaDeDados:RAM1\|DadoOut\[2\]\" feeding internal logic into a wire" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula4/memoriaDeDados.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662648425141 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDeDados:RAM1\|DadoOut\[3\] " "Converted tri-state buffer \"memoriaDeDados:RAM1\|DadoOut\[3\]\" feeding internal logic into a wire" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula4/memoriaDeDados.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662648425141 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDeDados:RAM1\|DadoOut\[4\] " "Converted tri-state buffer \"memoriaDeDados:RAM1\|DadoOut\[4\]\" feeding internal logic into a wire" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula4/memoriaDeDados.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662648425141 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDeDados:RAM1\|DadoOut\[5\] " "Converted tri-state buffer \"memoriaDeDados:RAM1\|DadoOut\[5\]\" feeding internal logic into a wire" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula4/memoriaDeDados.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662648425141 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDeDados:RAM1\|DadoOut\[6\] " "Converted tri-state buffer \"memoriaDeDados:RAM1\|DadoOut\[6\]\" feeding internal logic into a wire" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula4/memoriaDeDados.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662648425141 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDeDados:RAM1\|DadoOut\[7\] " "Converted tri-state buffer \"memoriaDeDados:RAM1\|DadoOut\[7\]\" feeding internal logic into a wire" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula4/memoriaDeDados.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662648425141 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1662648425141 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULASomaSub:ULA1\|saida\[0\] " "LATCH primitive \"ULASomaSub:ULA1\|saida\[0\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula4/ULASomaSub.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662648425191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULASomaSub:ULA1\|saida\[1\] " "LATCH primitive \"ULASomaSub:ULA1\|saida\[1\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula4/ULASomaSub.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662648425191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULASomaSub:ULA1\|saida\[2\] " "LATCH primitive \"ULASomaSub:ULA1\|saida\[2\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula4/ULASomaSub.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662648425191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULASomaSub:ULA1\|saida\[3\] " "LATCH primitive \"ULASomaSub:ULA1\|saida\[3\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula4/ULASomaSub.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662648425191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULASomaSub:ULA1\|saida\[4\] " "LATCH primitive \"ULASomaSub:ULA1\|saida\[4\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula4/ULASomaSub.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662648425191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULASomaSub:ULA1\|saida\[5\] " "LATCH primitive \"ULASomaSub:ULA1\|saida\[5\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula4/ULASomaSub.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662648425191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULASomaSub:ULA1\|saida\[6\] " "LATCH primitive \"ULASomaSub:ULA1\|saida\[6\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula4/ULASomaSub.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662648425191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULASomaSub:ULA1\|saida\[7\] " "LATCH primitive \"ULASomaSub:ULA1\|saida\[7\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula4/ULASomaSub.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662648425191 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[0\] GND " "Pin \"PC_OUT\[0\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662648425454 "|Aula2Atividade|PC_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[1\] GND " "Pin \"PC_OUT\[1\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662648425454 "|Aula2Atividade|PC_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[2\] GND " "Pin \"PC_OUT\[2\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662648425454 "|Aula2Atividade|PC_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[3\] GND " "Pin \"PC_OUT\[3\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662648425454 "|Aula2Atividade|PC_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[4\] GND " "Pin \"PC_OUT\[4\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662648425454 "|Aula2Atividade|PC_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[5\] GND " "Pin \"PC_OUT\[5\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662648425454 "|Aula2Atividade|PC_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[6\] GND " "Pin \"PC_OUT\[6\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662648425454 "|Aula2Atividade|PC_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[7\] GND " "Pin \"PC_OUT\[7\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662648425454 "|Aula2Atividade|PC_OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[8\] GND " "Pin \"PC_OUT\[8\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662648425454 "|Aula2Atividade|PC_OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662648425454 "|Aula2Atividade|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662648425454 "|Aula2Atividade|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1662648425454 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662648425538 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "130 " "130 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1662648425776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662648425888 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662648425888 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662648425927 "|Aula2Atividade|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662648425927 "|Aula2Atividade|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662648425927 "|Aula2Atividade|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662648425927 "|Aula2Atividade|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662648425927 "|Aula2Atividade|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662648425927 "|Aula2Atividade|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662648425927 "|Aula2Atividade|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662648425927 "|Aula2Atividade|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662648425927 "|Aula2Atividade|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662648425927 "|Aula2Atividade|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662648425927 "|Aula2Atividade|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662648425927 "|Aula2Atividade|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662648425927 "|Aula2Atividade|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula4/Aula2Atividade.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662648425927 "|Aula2Atividade|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1662648425927 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662648425928 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662648425928 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662648425928 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662648425928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662648425947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 08 11:47:05 2022 " "Processing ended: Thu Sep 08 11:47:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662648425947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662648425947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662648425947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662648425947 ""}
