// Seed: 633877116
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input  wire  id_2,
    output wor   id_3,
    output tri0  id_4,
    input  wor   id_5,
    input  uwire id_6,
    output tri1  id_7
);
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1#(
        .id_3(1),
        .id_4(1),
        .id_5(1),
        .id_6(1),
        .id_7(1),
        .id_8(~^1),
        .id_9(1'b0 - 1)
    )
);
  logic id_10;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0
  );
  wire id_11;
endmodule
