// Seed: 1456623802
module module_0;
  id_2(
      .id_0(id_1), .id_1(1), .id_2(1), .id_3(id_1), .id_4(), .id_5(1 & 1), .id_6(1), .id_7(id_1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_13;
  assign id_4 = id_6;
  wire id_14;
  module_0();
  wire id_15;
  id_16(
      .id_0(id_6), .id_1(id_5), .id_2(1'h0)
  );
endmodule
