# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../cpu_design.srcs/sources_1/new/signExtend.v"
verilog xil_defaultlib  "../../../cpu_design.srcs/sources_1/new/RAM.v"
verilog xil_defaultlib  "../../../cpu_design.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "../../../cpu_design.srcs/sources_1/new/ROM.v"
verilog xil_defaultlib  "../../../cpu_design.srcs/sources_1/new/regFile.v"
verilog xil_defaultlib  "../../../cpu_design.srcs/sources_1/new/CU.v"
verilog xil_defaultlib  "../../../cpu_design.srcs/sources_1/new/pc.v"
verilog xil_defaultlib  "../../../cpu_design.srcs/sources_1/new/dataSelect.v"
verilog xil_defaultlib  "../../../cpu_design.srcs/sources_1/new/main.v"
verilog xil_defaultlib  "../../../cpu_design.srcs/sim_1/new/test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
