
---------- Begin Simulation Statistics ----------
final_tick                               2644090808000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71606                       # Simulator instruction rate (inst/s)
host_mem_usage                                 734464                       # Number of bytes of host memory used
host_op_rate                                    71606                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34654.31                       # Real time elapsed on the host
host_tick_rate                               76299056                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2481454203                       # Number of instructions simulated
sim_ops                                    2481457410                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.644091                       # Number of seconds simulated
sim_ticks                                2644090808000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            59.113414                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              251575388                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           425580883                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         55425819                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        332768930                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          84623074                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       84636301                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           13227                       # Number of indirect misses.
system.cpu0.branchPred.lookups              502997317                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      5193543                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           386                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         31425481                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 477916094                       # Number of branches committed
system.cpu0.commit.bw_lim_events             65698906                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2627521                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       79477267                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2470401134                       # Number of instructions committed
system.cpu0.commit.committedOps            2470403572                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4684478239                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.527359                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.304479                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3495310203     74.61%     74.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    733168600     15.65%     90.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    134590212      2.87%     93.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    165046959      3.52%     96.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     43248291      0.92%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     22850865      0.49%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     11874487      0.25%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     12689716      0.27%     98.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     65698906      1.40%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4684478239                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        31                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls           129749144                       # Number of function calls committed.
system.cpu0.commit.int_insts               2438297941                       # Number of committed integer instructions.
system.cpu0.commit.loads                    724105944                       # Number of loads committed
system.cpu0.commit.membars                    2623384                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2623387      0.11%      0.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1282450783     51.91%     52.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7244757      0.29%     52.31% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1310355      0.05%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             2      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             4      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            2      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      724106326     29.31%     81.68% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     452667933     18.32%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            4      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           19      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2470403572                       # Class of committed instruction
system.cpu0.commit.refs                    1176774282                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2470401134                       # Number of Instructions Simulated
system.cpu0.committedOps                   2470403572                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.141069                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.141069                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             23469079                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             24002824                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           247850202                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2617956338                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              2629357269                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               2034852500                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              31434121                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             29346688                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1403203                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  502997317                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                391448759                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2089575855                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             14900328                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2672057641                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          107                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles              110868952                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.095097                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        2575505641                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         336198462                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.505182                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4720516172                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.566053                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.801522                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2660346947     56.36%     56.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1658384559     35.13%     91.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               258425190      5.47%     96.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               104740830      2.22%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                22294196      0.47%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                11077311      0.23%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    1986      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3932609      0.08%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1312544      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4720516172                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       28                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu0.idleCycles                      568782412                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            31543032                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               487247575                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.477652                       # Inst execution rate
system.cpu0.iew.exec_refs                  1202711094                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 457266212                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                6547903                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            746076049                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              4235                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         20325887                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           461655319                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2549880818                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            745444882                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         19255959                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2526444335                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                  7817                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                 8917                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              31434121                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                35709                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       655843                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        48518375                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9320                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3930931                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     21970104                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8986977                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9320                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1680747                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      29862285                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                919063960                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2517364328                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.822299                       # average fanout of values written-back
system.cpu0.iew.wb_producers                755745710                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.475935                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2517368314                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              3076260272                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1635113084                       # number of integer regfile writes
system.cpu0.ipc                              0.467056                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.467056                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2624650      0.10%      0.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1327901462     52.16%     52.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7244782      0.28%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1310357      0.05%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  2      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  4      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 2      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           749352012     29.44%     82.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          457267001     17.96%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              4      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            19      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2545700295                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     34                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 65                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           31                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                31                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    6144626                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002414                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  48232      0.78%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      0.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3971913     64.64%     65.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              2124478     34.57%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2549220237                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9818061788                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2517364297                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2629367347                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2547253138                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2545700295                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2627680                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       79477241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued              466                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           159                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23697276                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4720516172                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.539284                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.795894                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2842035651     60.21%     60.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1389807673     29.44%     89.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          359828496      7.62%     97.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           90076263      1.91%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           30087647      0.64%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            6446063      0.14%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2214797      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              19500      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                 82      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4720516172                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.481293                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         32725933                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        11050190                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           746076049                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          461655319                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1256                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu0.numCycles                      5289298584                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      191476                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                6606413                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1602073863                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                114026                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              2671004545                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                  1162                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                    1                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           3156408368                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2597785795                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1698561148                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1993955030                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              16635558                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              31434121                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17407814                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                96487282                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               28                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3156408340                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        108249                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3859                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1215304                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3856                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  7168644117                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5135799622                       # The number of ROB writes
system.cpu0.timesIdled                      101030907                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1245                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.608566                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                 526500                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups              528569                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect              633                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted           527363                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               660                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups            982                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             322                       # Number of indirect misses.
system.cpu1.branchPred.lookups                 529875                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          196                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           191                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts              484                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    527890                       # Number of branches committed
system.cpu1.commit.bw_lim_events               279292                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls            888                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts           2130                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             3684776                       # Number of instructions committed
system.cpu1.commit.committedOps               3685047                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     19196664                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.191963                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.117859                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     18458066     96.15%     96.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       170464      0.89%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        51616      0.27%     97.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        66509      0.35%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        34912      0.18%     97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        49416      0.26%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        13963      0.07%     98.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        72426      0.38%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       279292      1.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     19196664                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                1213                       # Number of function calls committed.
system.cpu1.commit.int_insts                  3684317                       # Number of committed integer instructions.
system.cpu1.commit.loads                      1051230                       # Number of loads committed
system.cpu1.commit.membars                        380                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass          380      0.01%      0.01% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         1582685     42.95%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             21      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              42      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1051421     28.53%     71.49% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1050486     28.51%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3685047                       # Class of committed instruction
system.cpu1.commit.refs                       2101919                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    3684776                       # Number of Instructions Simulated
system.cpu1.committedOps                      3685047                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.215899                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.215899                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             17995283                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  151                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              526181                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               3689395                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                   88842                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  1027326                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                   611                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  341                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                85308                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                     529875                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                     3650                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     19172897                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  314                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       3692621                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                   1520                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.027570                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles             23698                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            527160                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.192130                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          19197370                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.192376                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.690014                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                17059780     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 1602511      8.35%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   16371      0.09%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   17629      0.09%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  500634      2.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     352      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                      29      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       2      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                      62      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            19197370                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                          22048                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                 511                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                  528105                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.191799                       # Inst execution rate
system.cpu1.iew.exec_refs                     2102245                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1050743                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                1949864                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1051806                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts               576                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              406                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1050905                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            3687178                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1051502                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              327                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              3686265                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                  7745                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                 2957                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                   611                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                29114                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads          576                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          216                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          331                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect           180                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2959158                       # num instructions consuming a value
system.cpu1.iew.wb_count                      3685970                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.589763                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  1745201                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.191784                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       3686099                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 5261464                       # number of integer regfile reads
system.cpu1.int_regfile_writes                2108099                       # number of integer regfile writes
system.cpu1.ipc                              0.191722                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.191722                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass              505      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              1583658     42.96%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  22      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   42      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1051783     28.53%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1050570     28.50%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               3686592                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     187828                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.050949                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                     41      0.02%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 38618     20.56%     20.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               149166     79.42%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               3873900                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          26758361                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      3685958                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          3689298                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   3686219                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  3686592                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                959                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined           2130                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued                6                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved            71                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined          993                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     19197370                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.192036                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.807804                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           17694234     92.17%     92.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             672370      3.50%     95.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             285509      1.49%     97.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              81408      0.42%     97.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             191243      1.00%     98.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             217761      1.13%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              38714      0.20%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              16129      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  2      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       19197370                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.191816                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads              558                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             107                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1051806                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1050905                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    125                       # number of misc regfile reads
system.cpu1.numCycles                        19219418                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4211046345                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                2000442                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              2107090                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                114023                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                  160196                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                   437                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenameLookups              5261737                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               3687986                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            2109132                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  1041125                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              15870355                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                   611                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15984917                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                    2042                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         5261725                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         10079                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               404                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   530174                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           402                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    22603860                       # The number of ROB reads
system.cpu1.rob.rob_writes                    7375060                       # The number of ROB writes
system.cpu1.timesIdled                            621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.546144                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 526621                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              529022                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect              696                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           527406                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               653                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            864                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             211                       # Number of indirect misses.
system.cpu2.branchPred.lookups                 529658                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          123                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           144                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts              460                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    527647                       # Number of branches committed
system.cpu2.commit.bw_lim_events               280786                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls            793                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts           2030                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             3683759                       # Number of instructions committed
system.cpu2.commit.committedOps               3684008                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     19133671                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.192541                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.120613                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     18399019     96.16%     96.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       167545      0.88%     97.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        50394      0.26%     97.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        65912      0.34%     97.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        35995      0.19%     97.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        48723      0.25%     98.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        13023      0.07%     98.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        72274      0.38%     98.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       280786      1.47%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     19133671                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                1139                       # Number of function calls committed.
system.cpu2.commit.int_insts                  3683365                       # Number of committed integer instructions.
system.cpu2.commit.loads                      1051135                       # Number of loads committed
system.cpu2.commit.membars                        356                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass          356      0.01%      0.01% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         1581801     42.94%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             21      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              42      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1051279     28.54%     71.48% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1050497     28.52%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3684008                       # Class of committed instruction
system.cpu2.commit.refs                       2101788                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    3683759                       # Number of Instructions Simulated
system.cpu2.committedOps                      3684008                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.200209                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.200209                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             17948673                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  237                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              526151                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               3688116                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                   86942                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  1011008                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                   548                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                  573                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                87157                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                     529658                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                     3825                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     19112474                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  259                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                       3691355                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                   1568                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.027649                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles             21069                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            527274                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.192696                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          19134328                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.192947                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.690822                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                16997126     88.83%     88.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 1601838      8.37%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   16984      0.09%     97.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   18000      0.09%     97.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  499998      2.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     293      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                      29      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       2      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      58      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            19134328                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                          21989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                 511                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  527946                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.192391                       # Inst execution rate
system.cpu2.iew.exec_refs                     2102204                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1050731                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                1999198                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1051638                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts               497                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              438                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1050854                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            3686039                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1051473                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              247                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              3685506                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                  7861                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                 2505                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                   548                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                29350                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               7                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads          503                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores          201                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          226                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect           285                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2961925                       # num instructions consuming a value
system.cpu2.iew.wb_count                      3685258                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.589668                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  1746552                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.192378                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       3685344                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 5260420                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2107466                       # number of integer regfile writes
system.cpu2.ipc                              0.192300                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.192300                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass              441      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              1582914     42.95%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  21      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   42      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1051725     28.53%     71.50% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1050598     28.50%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               3685753                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     189695                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.051467                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                     43      0.02%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 38521     20.31%     20.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               151128     79.67%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               3874992                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          26695505                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      3685246                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          3688060                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   3685183                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  3685753                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                856                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined           2030                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued                3                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved            63                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined          653                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     19134328                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.192625                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.809375                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           17636144     92.17%     92.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             668562      3.49%     95.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             280691      1.47%     97.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              81122      0.42%     97.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             195060      1.02%     98.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             219537      1.15%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              37966      0.20%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              15246      0.08%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       19134328                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.192404                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads              303                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              53                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1051638                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1050854                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     85                       # number of misc regfile reads
system.cpu2.numCycles                        19156317                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  4211109644                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                2051957                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              2106280                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                115500                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                  159161                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                   290                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenameLookups              5260766                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               3686811                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            2108272                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  1025764                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              15767181                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                   548                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             15884201                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                    1992                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         5260754                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         12697                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               367                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   545448                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           374                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    22538468                       # The number of ROB reads
system.cpu2.rob.rob_writes                    7372733                       # The number of ROB writes
system.cpu2.timesIdled                            551                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.627519                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 526381                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              528349                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect              620                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted           527206                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               628                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups            887                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             259                       # Number of indirect misses.
system.cpu3.branchPred.lookups                 529555                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           169                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts              469                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    527816                       # Number of branches committed
system.cpu3.commit.bw_lim_events               279704                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls            845                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts           2000                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3684534                       # Number of instructions committed
system.cpu3.commit.committedOps               3684783                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     19193738                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.191978                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.118267                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     18455570     96.15%     96.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       170649      0.89%     97.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        51439      0.27%     97.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        66350      0.35%     97.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        35058      0.18%     97.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        48130      0.25%     98.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        14174      0.07%     98.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        72664      0.38%     98.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       279704      1.46%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     19193738                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                1197                       # Number of function calls committed.
system.cpu3.commit.int_insts                  3684104                       # Number of committed integer instructions.
system.cpu3.commit.loads                      1051205                       # Number of loads committed
system.cpu3.commit.membars                        357                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass          357      0.01%      0.01% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1582489     42.95%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             21      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              42      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     42.96% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1051374     28.53%     71.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1050488     28.51%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3684783                       # Class of committed instruction
system.cpu3.commit.refs                       2101874                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3684534                       # Number of Instructions Simulated
system.cpu3.committedOps                      3684783                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.216555                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.216555                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             17995928                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  152                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              526109                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               3689000                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                   88159                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  1023374                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                   591                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                  252                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                86361                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                     529555                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                     3600                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     19170356                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                  320                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                       3691753                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                   1484                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.027551                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles             23314                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            527009                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.192073                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          19194413                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.192359                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.689954                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                17057288     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 1602199      8.35%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   16089      0.08%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   18103      0.09%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  500348      2.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     291      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                      32      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       2      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                      61      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            19194413                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                          26161                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                 502                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  528039                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.191772                       # Inst execution rate
system.cpu3.iew.exec_refs                     2102170                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1050728                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                2127961                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1051659                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts               566                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              334                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1050882                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            3686784                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              1051442                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              358                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              3685965                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                  8072                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                 1608                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                   591                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                28715                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads          454                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores          213                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          300                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect           202                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  2954224                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3685678                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.590353                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1744035                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.191757                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3685805                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 5261181                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2107900                       # number of integer regfile writes
system.cpu3.ipc                              0.191697                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.191697                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass              478      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              1583494     42.96%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  21      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   42      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     42.97% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1051700     28.53%     71.50% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1050576     28.50%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               3686323                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     187769                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.050937                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                     40      0.02%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 38156     20.32%     20.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               149570     79.66%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               3873599                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          26754809                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3685666                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          3688773                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   3685859                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  3686323                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                925                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined           2000                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued                8                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved            80                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined          811                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     19194413                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.192052                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.806959                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           17688143     92.15%     92.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             676201      3.52%     95.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             284094      1.48%     97.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              82198      0.43%     97.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             193537      1.01%     98.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             216334      1.13%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              37822      0.20%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              16082      0.08%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  2      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       19194413                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.191790                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads              358                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              86                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1051659                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1050882                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    121                       # number of misc regfile reads
system.cpu3.numCycles                        19220574                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  4211046077                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                2179259                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2106920                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                115687                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  159948                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                   544                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenameLookups              5261282                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               3687499                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            2108827                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  1037819                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              15687023                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                   591                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             15805241                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                    1907                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         5261270                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         11555                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               426                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   539957                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           429                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    22600050                       # The number of ROB reads
system.cpu3.rob.rob_writes                    7374241                       # The number of ROB writes
system.cpu3.timesIdled                            550                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       695873                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1391688                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        12502                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          450                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    209214110                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1223                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    418437737                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1673                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2644090808000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             269337                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       426545                       # Transaction distribution
system.membus.trans_dist::CleanEvict           268124                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              454                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            297                       # Transaction distribution
system.membus.trans_dist::ReadExReq            426918                       # Transaction distribution
system.membus.trans_dist::ReadExResp           426895                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        269337                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            13                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2087920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2087920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     71857728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71857728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              766                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            697019                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  697019    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              697019                       # Request fanout histogram
system.membus.respLayer1.occupancy         3681951250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          3276846000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 99                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           50                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean     52685233880                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   181897418510.284821                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           44     88.00%     88.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      2.00%     90.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      2.00%     92.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      2.00%     94.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            2      4.00%     98.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::overflows            1      2.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        48000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 1054209096500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             50                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON     9829114000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2634261694000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2644090808000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst         2985                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            2985                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst         2985                       # number of overall hits
system.cpu2.icache.overall_hits::total           2985                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          840                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           840                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          840                       # number of overall misses
system.cpu2.icache.overall_misses::total          840                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     26392500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     26392500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     26392500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     26392500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst         3825                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         3825                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst         3825                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         3825                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.219608                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.219608                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.219608                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.219608                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 31419.642857                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 31419.642857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 31419.642857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 31419.642857                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          775                       # number of writebacks
system.cpu2.icache.writebacks::total              775                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           34                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           34                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst          806                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          806                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst          806                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          806                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     23770500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     23770500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     23770500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     23770500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.210719                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.210719                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.210719                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.210719                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 29491.935484                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 29491.935484                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 29491.935484                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 29491.935484                       # average overall mshr miss latency
system.cpu2.icache.replacements                   775                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst         2985                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           2985                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          840                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          840                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     26392500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     26392500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst         3825                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         3825                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.219608                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.219608                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 31419.642857                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 31419.642857                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           34                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst          806                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          806                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     23770500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     23770500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.210719                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.210719                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 29491.935484                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 29491.935484                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2644090808000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.997050                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               3791                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              806                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             4.703474                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        250995000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.997050                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.968658                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.968658                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             8456                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            8456                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2644090808000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data       231496                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          231496                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data       231496                       # number of overall hits
system.cpu2.dcache.overall_hits::total         231496                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1869982                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1869982                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1869982                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1869982                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 310292155993                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 310292155993                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 310292155993                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 310292155993                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      2101478                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2101478                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      2101478                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2101478                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.889841                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.889841                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.889841                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.889841                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 165933.231439                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 165933.231439                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 165933.231439                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 165933.231439                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          208                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    12.235294                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        65867                       # number of writebacks
system.cpu2.dcache.writebacks::total            65867                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1738381                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1738381                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1738381                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1738381                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       131601                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       131601                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       131601                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       131601                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  26553735499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  26553735499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  26553735499                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  26553735499                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.062623                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.062623                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.062623                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.062623                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 201774.572374                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 201774.572374                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 201774.572374                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 201774.572374                       # average overall mshr miss latency
system.cpu2.dcache.replacements                131230                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       224170                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         224170                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       827007                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       827007                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 111496861500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 111496861500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1051177                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1051177                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.786744                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.786744                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 134819.731272                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 134819.731272                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       761068                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       761068                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        65939                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        65939                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  13465613500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13465613500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.062729                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.062729                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 204213.189463                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 204213.189463                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data         7326                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          7326                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1042975                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1042975                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 198795294493                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 198795294493                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1050301                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1050301                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.993025                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.993025                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 190604.083984                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 190604.083984                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       977313                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       977313                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        65662                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        65662                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  13088121999                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  13088121999                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.062517                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.062517                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 199325.667799                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 199325.667799                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          147                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          147                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          110                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          110                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1668000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1668000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.428016                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.428016                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 15163.636364                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 15163.636364                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           62                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           62                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           48                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       768500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       768500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.186770                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.186770                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 16010.416667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16010.416667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          113                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          113                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           73                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           73                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       388500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       388500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.392473                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.392473                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5321.917808                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5321.917808                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           70                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           70                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       321500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       321500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.376344                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.376344                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4592.857143                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4592.857143                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        46500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        46500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        43500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        43500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data           45                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total             45                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data           99                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total           99                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data       561000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total       561000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          144                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          144                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.687500                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.687500                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  5666.666667                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  5666.666667                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data           99                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total           99                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data       462000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total       462000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.687500                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.687500                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  4666.666667                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  4666.666667                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2644090808000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.007197                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             363672                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           131634                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.762751                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        251006500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.007197                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.906475                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.906475                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4335764                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4335764                       # Number of data accesses
system.cpu3.numPwrStateTransitions                123                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           62                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    42487545612.903229                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   164372237238.808807                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           56     90.32%     90.32% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      1.61%     91.94% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      1.61%     93.55% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      1.61%     95.16% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            2      3.23%     98.39% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::overflows            1      1.61%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 1054209435500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             62                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     9862980000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2634227828000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2644090808000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst         2622                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            2622                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst         2622                       # number of overall hits
system.cpu3.icache.overall_hits::total           2622                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          978                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           978                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          978                       # number of overall misses
system.cpu3.icache.overall_misses::total          978                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     31827000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     31827000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     31827000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     31827000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst         3600                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         3600                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst         3600                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         3600                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.271667                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.271667                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.271667                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.271667                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 32542.944785                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 32542.944785                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 32542.944785                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 32542.944785                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          895                       # number of writebacks
system.cpu3.icache.writebacks::total              895                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           53                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           53                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst          925                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          925                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst          925                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          925                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     29077500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     29077500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     29077500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     29077500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.256944                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.256944                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.256944                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.256944                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 31435.135135                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 31435.135135                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 31435.135135                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 31435.135135                       # average overall mshr miss latency
system.cpu3.icache.replacements                   895                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst         2622                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           2622                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          978                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          978                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     31827000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     31827000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst         3600                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         3600                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.271667                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.271667                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 32542.944785                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 32542.944785                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           53                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst          925                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          925                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     29077500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     29077500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.256944                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.256944                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 31435.135135                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 31435.135135                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2644090808000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           29.997128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               3547                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              925                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             3.834595                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        252738000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    29.997128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.937410                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.937410                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             8125                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            8125                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2644090808000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data       238405                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          238405                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data       238405                       # number of overall hits
system.cpu3.dcache.overall_hits::total         238405                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1863059                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1863059                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1863059                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1863059                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 311052879994                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 311052879994                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 311052879994                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 311052879994                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      2101464                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2101464                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      2101464                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2101464                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.886553                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.886553                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.886553                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.886553                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 166958.147860                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 166958.147860                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 166958.147860                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 166958.147860                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    13.153846                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        65913                       # number of writebacks
system.cpu3.dcache.writebacks::total            65913                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1731414                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1731414                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1731414                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1731414                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       131645                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       131645                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       131645                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       131645                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  26571630000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  26571630000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  26571630000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  26571630000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.062644                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.062644                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.062644                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.062644                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 201843.062782                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 201843.062782                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 201843.062782                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 201843.062782                       # average overall mshr miss latency
system.cpu3.dcache.replacements                131220                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       230583                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         230583                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       820579                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       820579                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 112110315000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 112110315000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      1051162                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1051162                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.780640                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.780640                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 136623.426873                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 136623.426873                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       754620                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       754620                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        65959                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        65959                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  13433143500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  13433143500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.062749                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.062749                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 203658.992708                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 203658.992708                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data         7822                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          7822                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1042480                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1042480                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 198942564994                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 198942564994                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1050302                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1050302                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.992553                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.992553                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 190835.857757                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 190835.857757                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       976794                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       976794                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        65686                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        65686                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  13138486500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  13138486500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.062540                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.062540                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 200019.585604                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 200019.585604                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          145                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          145                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          106                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          106                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1745000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1745000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.422311                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.422311                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 16462.264151                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 16462.264151                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           62                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           62                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           44                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       751500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       751500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.175299                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.175299                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 17079.545455                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17079.545455                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          103                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          103                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           79                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           79                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       375500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       375500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.434066                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.434066                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  4753.164557                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4753.164557                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           77                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           77                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       301500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       301500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.423077                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.423077                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  3915.584416                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3915.584416                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        48500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        48500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        45500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        45500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data           53                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total             53                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          116                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          116                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data       569500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total       569500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          169                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          169                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.686391                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.686391                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4909.482759                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4909.482759                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          116                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          116                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data       453500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total       453500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.686391                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.686391                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3909.482759                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3909.482759                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2644090808000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.018336                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             370636                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           131666                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.814971                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        252749500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.018336                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.844323                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.844323                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          4335798                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         4335798                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8703954.545455                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   22174933.283388                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     72878000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2643995064500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED     95743500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2644090808000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    265986624                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       265986624                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    265986624                       # number of overall hits
system.cpu0.icache.overall_hits::total      265986624                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst    125462134                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total     125462134                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst    125462134                       # number of overall misses
system.cpu0.icache.overall_misses::total    125462134                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1623011686498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1623011686498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1623011686498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1623011686498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    391448758                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    391448758                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    391448758                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    391448758                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.320507                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.320507                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.320507                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.320507                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12936.267181                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12936.267181                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12936.267181                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12936.267181                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1592                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               95                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    16.757895                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks    122354803                       # number of writebacks
system.cpu0.icache.writebacks::total        122354803                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3107298                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3107298                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3107298                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3107298                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst    122354836                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total    122354836                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst    122354836                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total    122354836                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1476720719499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1476720719499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1476720719499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1476720719499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.312569                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.312569                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.312569                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.312569                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12069.165125                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12069.165125                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12069.165125                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12069.165125                       # average overall mshr miss latency
system.cpu0.icache.replacements             122354803                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    265986624                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      265986624                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst    125462134                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total    125462134                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1623011686498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1623011686498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    391448758                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    391448758                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.320507                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.320507                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12936.267181                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12936.267181                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3107298                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3107298                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst    122354836                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total    122354836                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1476720719499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1476720719499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.312569                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.312569                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12069.165125                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12069.165125                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2644090808000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          388341459                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs        122354835                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.173895                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        905252351                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       905252351                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2644090808000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data   1008678361                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1008678361                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data   1008678361                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1008678361                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    136322541                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     136322541                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    136322541                       # number of overall misses
system.cpu0.dcache.overall_misses::total    136322541                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2015837277642                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2015837277642                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2015837277642                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2015837277642                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data   1145000902                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1145000902                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data   1145000902                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1145000902                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.119059                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.119059                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.119059                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.119059                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 14787.263081                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 14787.263081                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 14787.263081                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 14787.263081                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     21201101                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1409997                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.036274                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     17745725                       # number of writebacks
system.cpu0.dcache.writebacks::total         17745725                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     49855707                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     49855707                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     49855707                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     49855707                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     86466834                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     86466834                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     86466834                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     86466834                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1087108947386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1087108947386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1087108947386                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1087108947386                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075517                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075517                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075517                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075517                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 12572.554089                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12572.554089                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 12572.554089                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12572.554089                       # average overall mshr miss latency
system.cpu0.dcache.replacements              86466490                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    590626554                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      590626554                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    101708899                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    101708899                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1336175488000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1336175488000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    692335453                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    692335453                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.146907                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.146907                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 13137.252503                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13137.252503                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     26120087                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     26120087                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     75588812                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     75588812                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 929600018000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 929600018000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.109179                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.109179                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 12298.116525                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12298.116525                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    418051807                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     418051807                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     34613642                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     34613642                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 679661789642                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 679661789642                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    452665449                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    452665449                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.076466                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076466                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 19635.662426                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 19635.662426                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     23735620                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     23735620                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10878022                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10878022                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 157508929386                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 157508929386                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.024031                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.024031                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 14479.556061                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 14479.556061                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1418                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1418                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1123                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1123                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12831500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12831500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.441952                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.441952                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 11426.090828                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11426.090828                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1104                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1104                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       393500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       393500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007477                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007477                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 20710.526316                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20710.526316                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2359                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2359                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       947500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       947500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2502                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2502                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.057154                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.057154                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6625.874126                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6625.874126                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       809500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       809500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.057154                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.057154                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5660.839161                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5660.839161                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        29500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        29500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          337                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            337                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           49                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           49                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       243000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       243000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          386                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          386                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.126943                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.126943                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4959.183673                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4959.183673                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           49                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           49                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       194000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       194000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.126943                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.126943                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3959.183673                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3959.183673                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2644090808000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999949                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1095149565                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         86466782                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.665552                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999949                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999998                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2376479444                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2376479444                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2644090808000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst           122350310                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            86167755                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 781                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                 247                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 680                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                 385                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 757                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                 344                       # number of demand (read+write) hits
system.l2.demand_hits::total                208521259                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst          122350310                       # number of overall hits
system.l2.overall_hits::.cpu0.data           86167755                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                781                       # number of overall hits
system.l2.overall_hits::.cpu1.data                247                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                680                       # number of overall hits
system.l2.overall_hits::.cpu2.data                385                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                757                       # number of overall hits
system.l2.overall_hits::.cpu3.data                344                       # number of overall hits
system.l2.overall_hits::total               208521259                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              4526                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            298501                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               174                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            130996                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               126                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            130974                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               168                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            130887                       # number of demand (read+write) misses
system.l2.demand_misses::total                 696352                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             4526                       # number of overall misses
system.l2.overall_misses::.cpu0.data           298501                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              174                       # number of overall misses
system.l2.overall_misses::.cpu1.data           130996                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              126                       # number of overall misses
system.l2.overall_misses::.cpu2.data           130974                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              168                       # number of overall misses
system.l2.overall_misses::.cpu3.data           130887                       # number of overall misses
system.l2.overall_misses::total                696352                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    394212000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  41864253000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     18088000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  26462099499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     14680000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  26350412500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     18708000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  26368578999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     121491031998                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    394212000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  41864253000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     18088000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  26462099499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     14680000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  26350412500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     18708000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  26368578999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    121491031998                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst       122354836                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        86466256                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             955                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          131243                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst             806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          131359                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst             925                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          131231                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            209217611                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst      122354836                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       86466256                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            955                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         131243                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst            806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         131359                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst            925                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         131231                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           209217611                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.000037                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.003452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.182199                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.998118                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.156328                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.997069                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.181622                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.997379                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.003328                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.000037                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.003452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.182199                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.998118                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.156328                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.997069                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.181622                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.997379                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.003328                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87099.425541                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 140248.283925                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 103954.022989                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 202006.927685                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 116507.936508                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 201188.117489                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 111357.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 201460.641615                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 174467.843846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87099.425541                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 140248.283925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 103954.022989                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 202006.927685                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 116507.936508                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 201188.117489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 111357.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 201460.641615                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 174467.843846                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              426545                       # number of writebacks
system.l2.writebacks::total                    426545                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 120                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                120                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         4520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       298501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       130990                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       130969                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       130882                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            696232                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         4520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       298501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       130990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       130969                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       130882                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           696232                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    348882500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  38879243000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     12836000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  25151925999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     12387000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  25040433500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     13569000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  25059365499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 114518642498                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    348882500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  38879243000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     12836000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  25151925999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     12387000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  25040433500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     13569000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  25059365499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 114518642498                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.000037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.003452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.137173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.998072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.137717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.997031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.138378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.997341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.003328                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.000037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.003452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.137173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.998072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.137717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.997031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.138378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.997341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.003328                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77186.393805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 130248.283925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 97984.732824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 192014.092671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 111594.594595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 191193.591613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 106007.812500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 191465.331360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 164483.451634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77186.393805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 130248.283925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 97984.732824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 192014.092671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 111594.594595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 191193.591613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 106007.812500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 191465.331360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 164483.451634                       # average overall mshr miss latency
system.l2.replacements                         696073                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17943279                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17943279                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     17943279                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17943279                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    122351224                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        122351224                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    122351224                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    122351224                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          213                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           213                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   84                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu0.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               86                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.028571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.023256                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu0.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.028571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.023256                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             52                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.172414                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.115385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       102500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       122000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.172414                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.115385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data         10647611                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data               20                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data               17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data               11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              10647659                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         230184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          65566                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          65574                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          65571                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              426895                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  28023246000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  13134373000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  12988468500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  13038879999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   67184967499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     10877795                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        65586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        65591                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        65582                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11074554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.021161                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.999695                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.999741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.999832                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.038547                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 121742.805755                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 200322.926517                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 198073.451368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 198851.321453                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 157380.544394                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       230184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        65566                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        65574                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        65571                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         426895                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  25721406000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  12478713000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  12332728500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  12383169999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  62916017499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.021161                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.999695                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.999741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.999832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.038547                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111742.805755                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 190322.926517                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 188073.451368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 188851.321453                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 147380.544394                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst     122350310                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           781                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           680                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           757                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total          122352528                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         4526                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          174                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          126                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          168                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4994                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    394212000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     18088000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     14680000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     18708000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    445688000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst    122354836                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          955                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst          806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst          925                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total      122357522                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.000037                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.182199                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.156328                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.181622                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000041                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87099.425541                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 103954.022989                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 116507.936508                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 111357.142857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89244.693632                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           43                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           104                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         4520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          131                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          111                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          128                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4890                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    348882500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     12836000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     12387000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     13569000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    387674500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.000037                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.137173                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.137717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.138378                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77186.393805                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 97984.732824                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 111594.594595                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 106007.812500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79279.038855                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     75520144                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data          227                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data          368                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data          333                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          75521072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        68317                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        65430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        65400                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        65316                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          264463                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  13841007000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  13327726499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  13361944000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  13329699000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53860376499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     75588461                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        65657                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        65768                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        65649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      75785535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.000904                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.996543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.994405                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.994928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003490                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 202599.748233                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 203694.429146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 204311.070336                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 204080.148815                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 203659.402257                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu1.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           16                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        68317                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        65424                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        65395                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        65311                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       264447                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  13157837000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  12673212999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  12707705000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  12676195500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  51214950499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.000904                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.996451                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.994329                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.994851                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003489                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 192599.748233                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 193708.929430                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 194322.272345                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 194089.747516                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 193668.109296                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 7                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              13                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.650000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       132500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        37500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       245500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.650000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 18928.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18884.615385                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2644090808000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.985010                       # Cycle average of tags in use
system.l2.tags.total_refs                   418428636                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    697104                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    600.238467                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.987168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      137.189586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      871.865615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.694314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.970401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.763415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        3.906233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.433206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        3.175072                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.133974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.851431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.003101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999985                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          535                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3348129024                       # Number of tag accesses
system.l2.tags.data_accesses               3348129024                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2644090808000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        289280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      19104064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst          8384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       8383360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst          7104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       8382016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst          8192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       8376448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44558848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       289280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst         8384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         7104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        312960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     27298880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        27298880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           4520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         298501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         130990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         130969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         130882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              696232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       426545                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             426545                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           109406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data          7225192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst             3171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          3170602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst             2687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          3170094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst             3098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data          3167988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16852238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       109406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst         3171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst         2687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst         3098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           118362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       10324487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10324487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       10324487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          109406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data         7225192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst            3171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         3170602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst            2687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         3170094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst            3098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data         3167988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             27176725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    426543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      4520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    298452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    130984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    130965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    130878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008422468500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        25537                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        25537                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1746356                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             402825                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      696232                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     426545                       # Number of write requests accepted
system.mem_ctrls.readBursts                    696232                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   426545                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     63                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             43027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             43466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             43520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             44785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             43603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             43575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             43613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             43576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            43221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            43323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            43121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            43339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            43150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             26548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             26735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             26937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             26651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             26660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            26577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            26675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26600                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  72517113250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3480845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             85570282000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                    104165.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               122915.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   266958                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  378267                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                696232                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               426545                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  172044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   43410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   65298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   88293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   95199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   81259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   64016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  27837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  10461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  11887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  11781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       477466                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    150.486577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.415401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   207.622700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       287279     60.17%     60.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       142737     29.89%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8736      1.83%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5632      1.18%     93.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5042      1.06%     94.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4497      0.94%     95.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4688      0.98%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3748      0.78%     96.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15107      3.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       477466                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        25537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.260955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.990649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.689725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          24929     97.62%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          604      2.37%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         25537                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        25537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.702118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.675395                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.955728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16577     64.91%     64.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.03%     64.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8938     35.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         25537                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               44554816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                27297408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44558848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             27298880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        16.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        10.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     16.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2644075718500                       # Total gap between requests
system.mem_ctrls.avgGap                    2354942.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       289280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     19100928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst         8384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      8382976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst         7104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      8381760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst         8192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      8376192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     27297408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 109406.227321977814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 7224006.052367018536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3170.844198933428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 3170456.920252642129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2686.745847951225                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 3169997.026819209103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 3098.229446286097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 3167891.198992436286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 10323929.842881552875                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         4520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       298501                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          131                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       130990                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          111                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       130969                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       130882                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       426545                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    162214250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  26509310750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst      7353000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  19691601250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst      7744000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  19581013000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst      8177250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  19602868500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 62349578826250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35888.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     88808.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     56129.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data    150329.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     69765.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data    149508.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     63884.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data    149775.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 146173507.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1700312460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            903737505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2477608560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1113681780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     208721909760.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     192402238020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     853307933280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1260627421365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        476.771606                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2215878305750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  88291840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 339920662250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1708794780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            908245965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2493038100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1112763060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     208721909760.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     196303770600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     850022432160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1261270954425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        477.014992                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2207304270500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  88291840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 348494697500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                143                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           72                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    36586563680.555557                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   153074425519.299683                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           66     91.67%     91.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.39%     93.06% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.39%     94.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.39%     95.83% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            2      2.78%     98.61% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      1.39%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 1054209282000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             72                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     9858223000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2634232585000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2644090808000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst         2642                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            2642                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst         2642                       # number of overall hits
system.cpu1.icache.overall_hits::total           2642                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         1008                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1008                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         1008                       # number of overall misses
system.cpu1.icache.overall_misses::total         1008                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     32358500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     32358500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     32358500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     32358500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst         3650                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         3650                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst         3650                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         3650                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.276164                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.276164                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.276164                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.276164                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32101.686508                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32101.686508                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32101.686508                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32101.686508                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          114                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          925                       # number of writebacks
system.cpu1.icache.writebacks::total              925                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           53                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           53                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          955                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          955                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          955                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          955                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     28742000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     28742000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     28742000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     28742000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.261644                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.261644                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.261644                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.261644                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 30096.335079                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30096.335079                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 30096.335079                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30096.335079                       # average overall mshr miss latency
system.cpu1.icache.replacements                   925                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst         2642                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           2642                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         1008                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1008                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     32358500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     32358500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst         3650                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         3650                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.276164                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.276164                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32101.686508                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32101.686508                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           53                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          955                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          955                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     28742000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     28742000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.261644                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.261644                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 30096.335079                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30096.335079                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2644090808000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           29.997161                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               3597                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              955                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.766492                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        248564000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    29.997161                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.937411                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.937411                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             8255                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            8255                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2644090808000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       242226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          242226                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       242226                       # number of overall hits
system.cpu1.dcache.overall_hits::total         242226                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1859291                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1859291                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1859291                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1859291                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 311262792994                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 311262792994                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 311262792994                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 311262792994                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2101517                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2101517                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2101517                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2101517                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.884738                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.884738                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.884738                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.884738                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 167409.401215                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 167409.401215                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 167409.401215                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 167409.401215                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          429                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    28.600000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        65774                       # number of writebacks
system.cpu1.dcache.writebacks::total            65774                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1727668                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1727668                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1727668                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1727668                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       131623                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       131623                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       131623                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       131623                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  26664152000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  26664152000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  26664152000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  26664152000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.062632                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.062632                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.062632                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.062632                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 202579.731506                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 202579.731506                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 202579.731506                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 202579.731506                       # average overall mshr miss latency
system.cpu1.dcache.replacements                131227                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       234099                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         234099                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       817112                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       817112                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 110755390000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 110755390000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1051211                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1051211                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.777305                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.777305                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 135544.931417                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 135544.931417                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       751155                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       751155                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        65957                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65957                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  13430379500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  13430379500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.062744                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.062744                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 203623.262125                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 203623.262125                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data         8127                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          8127                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1042179                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1042179                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 200507402994                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 200507402994                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1050306                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1050306                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.992262                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.992262                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 192392.480557                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 192392.480557                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       976513                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       976513                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        65666                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        65666                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  13233772500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13233772500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.062521                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.062521                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 201531.576463                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 201531.576463                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          152                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          105                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          105                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       693000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       693000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.408560                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.408560                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data         6600                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         6600                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           54                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           54                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       369000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       369000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.198444                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.198444                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7235.294118                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7235.294118                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          103                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          103                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           68                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       347500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       347500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          171                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          171                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.397661                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.397661                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5110.294118                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5110.294118                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           65                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           65                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       283500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       283500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.380117                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.380117                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4361.538462                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4361.538462                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data           44                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total             44                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          147                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          147                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       755500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       755500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          191                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          191                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.769634                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.769634                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5139.455782                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5139.455782                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          147                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          147                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       608500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       608500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.769634                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.769634                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4139.455782                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4139.455782                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2644090808000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.206121                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             374457                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           131684                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.843603                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        248575500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.206121                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.881441                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.881441                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4335956                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4335956                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2644090808000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         198144351                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18369824                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    122357398                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        69186416                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             538                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           343                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            881                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11074904                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11074904                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq     122357522                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     75786830                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           20                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           20                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    367064474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    259399837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       394388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         2387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       394462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       394374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             627655502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side  15661416832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6669566784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       120320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     12609088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       101184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     12622464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       116480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     12617216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            22369170368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          698473                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27404928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        209916245                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000094                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014744                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              209905554     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5205      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1970      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3387      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    129      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          209916245                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       349519553484                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         197559472                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1224466                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         197620478                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1412937                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      129700393293                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy      183536638206                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         197640969                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1457933                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
