#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002038261db00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002038261dc90 .scope package, "amber48_pkg" "amber48_pkg" 3 1;
 .timescale 0 0;
P_00000203825c8760 .param/l "BAU_BYTES" 1 3 8, C4<00000000000000000000000000001000>;
P_00000203825c8798 .param/l "DMEM_DEPTH" 1 3 7, C4<00000000000000000000000100000000>;
P_00000203825c87d0 .param/l "IMEM_DEPTH" 1 3 6, C4<00000000000000000000000100000000>;
P_00000203825c8808 .param/l "REG_ADDR_WIDTH" 1 3 5, C4<00000000000000000000000000000100>;
P_00000203825c8840 .param/l "REG_COUNT" 1 3 4, C4<00000000000000000000000000010000>;
P_00000203825c8878 .param/l "XLEN" 1 3 3, C4<00000000000000000000000000110000>;
enum00000203825dcb30 .enum4 (4)
   "ALU_ADD" 4'b0000,
   "ALU_SUB" 4'b0001,
   "ALU_AND" 4'b0010,
   "ALU_OR" 4'b0011,
   "ALU_XOR" 4'b0100,
   "ALU_LSL" 4'b0101,
   "ALU_LSR" 4'b0110,
   "ALU_PASS" 4'b0111
 ;
enum00000203825dcbd0 .enum4 (4)
   "BR_NONE" 4'b0000,
   "BR_UNCOND" 4'b0001,
   "BR_EQ" 4'b0010,
   "BR_NE" 4'b0011,
   "BR_LT_U" 4'b0100,
   "BR_LT_S" 4'b0101,
   "BR_GT_U" 4'b0110,
   "BR_GT_S" 4'b0111,
   "BR_ZERO" 4'b1000,
   "BR_NOT_ZERO" 4'b1001
 ;
enum00000203825dcc70 .enum4 (3)
   "TRAP_NONE" 3'b000,
   "TRAP_ILLEGAL" 3'b001,
   "TRAP_DATA_FAULT" 3'b010
 ;
S_00000203825c88c0 .scope module, "amber48_core_tb" "amber48_core_tb" 4 3;
 .timescale -9 -12;
v0000020382686cb0_0 .var "clk", 0 0;
v0000020382686030_0 .var "clk_en", 0 0;
v0000020382686350_0 .net "dmem_addr", 47 0, L_0000020382686850;  1 drivers
v0000020382686710_0 .net "dmem_rdata", 47 0, v00000203826846b0_0;  1 drivers
v0000020382685590_0 .net "dmem_ready", 0 0, v0000020382684d90_0;  1 drivers
v0000020382685b30_0 .net "dmem_req", 0 0, L_000002038260e170;  1 drivers
v00000203826859f0_0 .net "dmem_trap", 0 0, v00000203826837b0_0;  1 drivers
v0000020382685a90_0 .net "dmem_wdata", 47 0, L_0000020382685630;  1 drivers
v0000020382686170_0 .net "dmem_we", 0 0, L_00000203826867b0;  1 drivers
v0000020382685e50_0 .net "imem_addr", 47 0, v00000203826842f0_0;  1 drivers
v0000020382685090_0 .net "imem_data", 47 0, L_000002038268a030;  1 drivers
v0000020382685130_0 .net "imem_valid", 0 0, v0000020382686a30_0;  1 drivers
v0000020382685810_0 .net "led_bus", 7 0, v0000020382684430_0;  1 drivers
v0000020382686490_0 .net "retired", 0 0, L_000002038268a810;  1 drivers
v0000020382685ef0_0 .var "rst_ni", 0 0;
v00000203826853b0_0 .net "trap", 0 0, L_000002038268a570;  1 drivers
v0000020382686d50_0 .net "trap_cause", 2 0, L_0000020382689560;  1 drivers
v0000020382685bd0_0 .net "uart_tx", 0 0, v0000020382686c10_0;  1 drivers
v00000203826858b0_0 .net "uart_tx_data", 7 0, v0000020382683ad0_0;  1 drivers
v00000203826862b0_0 .net "uart_tx_ready", 0 0, L_00000203826897e0;  1 drivers
v0000020382685c70_0 .net "uart_tx_valid", 0 0, v0000020382684a70_0;  1 drivers
S_00000203825c8a50 .scope begin, "$unm_blk_4" "$unm_blk_4" 4 112, 4 112 0, S_00000203825c88c0;
 .timescale -9 -12;
v0000020382612ea0_0 .var/2u "cycle_count", 31 0;
E_0000020382600070 .event posedge, v0000020382613580_0;
E_00000203826003f0 .event anyedge, v0000020382613ee0_0;
S_000002038259ad00 .scope module, "u_core" "amber48_core" 4 32, 5 1 0, S_00000203825c88c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_ni";
    .port_info 2 /INPUT 1 "clk_en_i";
    .port_info 3 /OUTPUT 48 "imem_addr_o";
    .port_info 4 /INPUT 48 "imem_data_i";
    .port_info 5 /INPUT 1 "imem_valid_i";
    .port_info 6 /OUTPUT 1 "trap_o";
    .port_info 7 /OUTPUT 3 "trap_cause_o";
    .port_info 8 /OUTPUT 1 "retired_o";
    .port_info 9 /OUTPUT 1 "dmem_req_o";
    .port_info 10 /OUTPUT 1 "dmem_we_o";
    .port_info 11 /OUTPUT 48 "dmem_addr_o";
    .port_info 12 /OUTPUT 48 "dmem_wdata_o";
    .port_info 13 /INPUT 48 "dmem_rdata_i";
    .port_info 14 /INPUT 1 "dmem_ready_i";
    .port_info 15 /INPUT 1 "dmem_trap_i";
P_0000020382438760 .param/l "PC_INCREMENT" 1 5 23, C4<000000000000000000000000000000000000000000001000>;
P_0000020382438798 .param/l "REG_ZERO" 1 5 24, C4<0000>;
L_000002038260ded0 .functor AND 1, L_0000020382685270, L_0000020382685f90, C4<1>, C4<1>;
L_000002038260e020 .functor OR 1, L_0000020382685770, L_0000020382685450, C4<0>, C4<0>;
L_000002038260e790 .functor AND 1, L_000002038260ded0, L_000002038260e020, C4<1>, C4<1>;
L_000002038260e6b0 .functor AND 1, L_000002038260e790, L_0000020382685db0, C4<1>, C4<1>;
L_000002038260e090 .functor AND 1, L_0000020382684ff0, L_00000203826854f0, C4<1>, C4<1>;
L_000002038260e100 .functor OR 1, L_0000020382686210, L_0000020382686670, C4<0>, C4<0>;
L_000002038260e170 .functor AND 1, L_000002038260e090, L_000002038260e100, C4<1>, C4<1>;
L_000002038260e800 .functor AND 1, L_0000020382688480, L_0000020382689060, C4<1>, C4<1>;
L_000002038260e1e0 .functor AND 1, L_000002038260e800, L_0000020382688840, C4<1>, C4<1>;
L_000002038260e250 .functor OR 1, L_0000020382689100, v0000020382684d90_0, C4<0>, C4<0>;
L_00000203825abc80 .functor AND 1, L_000002038260e1e0, L_000002038260e250, C4<1>, C4<1>;
L_000002038268a340 .functor AND 1, L_0000020382688de0, L_0000020382689c40, C4<1>, C4<1>;
L_000002038268ac70 .functor AND 1, L_000002038268a340, L_00000203826885c0, C4<1>, C4<1>;
L_000002038268a500 .functor AND 1, L_000002038268ac70, v0000020382684d90_0, C4<1>, C4<1>;
L_000002038268a570 .functor AND 1, L_0000020382688e80, L_0000020382688ac0, C4<1>, C4<1>;
L_000002038268a810 .functor OR 1, L_00000203825abc80, L_000002038268a500, C4<0>, C4<0>;
v00000203826120e0_0 .net *"_ivl_1", 0 0, L_0000020382685270;  1 drivers
v0000020382613a80_0 .net *"_ivl_11", 0 0, L_0000020382685450;  1 drivers
v0000020382613b20_0 .net *"_ivl_13", 0 0, L_000002038260e020;  1 drivers
v0000020382612180_0 .net *"_ivl_17", 0 0, L_0000020382685db0;  1 drivers
v0000020382682240_0 .net *"_ivl_23", 0 0, L_0000020382684ff0;  1 drivers
v0000020382682600_0 .net *"_ivl_25", 0 0, L_0000020382685310;  1 drivers
v0000020382681480_0 .net *"_ivl_27", 0 0, L_00000203826854f0;  1 drivers
v0000020382681160_0 .net *"_ivl_29", 0 0, L_000002038260e090;  1 drivers
v00000203826824c0_0 .net *"_ivl_3", 0 0, L_0000020382686530;  1 drivers
v00000203826817a0_0 .net *"_ivl_31", 0 0, L_0000020382686210;  1 drivers
v00000203826821a0_0 .net *"_ivl_33", 0 0, L_0000020382686670;  1 drivers
v0000020382681980_0 .net *"_ivl_35", 0 0, L_000002038260e100;  1 drivers
v0000020382680f80_0 .net *"_ivl_45", 0 0, L_0000020382689920;  1 drivers
v0000020382681020_0 .net *"_ivl_47", 47 0, L_0000020382689880;  1 drivers
v0000020382682420_0 .net *"_ivl_5", 0 0, L_0000020382685f90;  1 drivers
v0000020382682380_0 .net *"_ivl_51", 0 0, L_0000020382688480;  1 drivers
v00000203826812a0_0 .net *"_ivl_53", 0 0, L_0000020382689060;  1 drivers
v0000020382682560_0 .net *"_ivl_55", 0 0, L_000002038260e800;  1 drivers
v0000020382681a20_0 .net *"_ivl_57", 0 0, L_0000020382688520;  1 drivers
v00000203826810c0_0 .net *"_ivl_59", 0 0, L_0000020382688840;  1 drivers
v00000203826822e0_0 .net *"_ivl_61", 0 0, L_000002038260e1e0;  1 drivers
v0000020382681ac0_0 .net *"_ivl_63", 0 0, L_0000020382689740;  1 drivers
v0000020382681b60_0 .net *"_ivl_65", 0 0, L_0000020382689100;  1 drivers
v0000020382682a60_0 .net *"_ivl_67", 0 0, L_000002038260e250;  1 drivers
v0000020382681d40_0 .net *"_ivl_7", 0 0, L_000002038260ded0;  1 drivers
v00000203826826a0_0 .net *"_ivl_71", 0 0, L_0000020382688de0;  1 drivers
v0000020382681200_0 .net *"_ivl_73", 0 0, L_0000020382689c40;  1 drivers
v0000020382682920_0 .net *"_ivl_75", 0 0, L_000002038268a340;  1 drivers
v0000020382681340_0 .net *"_ivl_77", 0 0, L_00000203826899c0;  1 drivers
v0000020382681520_0 .net *"_ivl_79", 0 0, L_00000203826885c0;  1 drivers
v00000203826813e0_0 .net *"_ivl_81", 0 0, L_000002038268ac70;  1 drivers
v0000020382681c00_0 .net *"_ivl_85", 0 0, L_0000020382688e80;  1 drivers
v00000203826815c0_0 .net *"_ivl_87", 0 0, L_0000020382688ac0;  1 drivers
v0000020382680ee0_0 .net *"_ivl_9", 0 0, L_0000020382685770;  1 drivers
v0000020382681ca0_0 .net "clk_en_i", 0 0, v0000020382686030_0;  1 drivers
v0000020382681660_0 .net "clk_i", 0 0, v0000020382686cb0_0;  1 drivers
v0000020382681700_0 .net "dmem_addr_o", 47 0, L_0000020382686850;  alias, 1 drivers
v0000020382682740_0 .net "dmem_rdata_i", 47 0, v00000203826846b0_0;  alias, 1 drivers
v00000203826827e0_0 .net "dmem_ready_i", 0 0, v0000020382684d90_0;  alias, 1 drivers
v0000020382681840_0 .net "dmem_req_o", 0 0, L_000002038260e170;  alias, 1 drivers
v0000020382681e80_0 .net "dmem_trap_i", 0 0, v00000203826837b0_0;  alias, 1 drivers
v0000020382681de0_0 .net "dmem_wdata_o", 47 0, L_0000020382685630;  alias, 1 drivers
v0000020382682880_0 .net "dmem_we_o", 0 0, L_00000203826867b0;  alias, 1 drivers
v00000203826818e0_0 .var "ex_stage_next", 260 0;
v0000020382682c40_0 .var "ex_stage_q", 260 0;
v0000020382681f20_0 .var "ex_stage_result", 156 0;
v00000203826829c0_0 .net "ex_stage_result_raw", 156 0, L_000002038260e5d0;  1 drivers
v0000020382681fc0_0 .net "id_stage_from_decoder", 123 0, L_000002038260e410;  1 drivers
v0000020382682ce0_0 .var "id_stage_next", 123 0;
v0000020382682b00_0 .var "id_stage_q", 123 0;
v0000020382682060_0 .var "if_stage_next", 96 0;
v0000020382682100_0 .var "if_stage_q", 96 0;
v0000020382682ba0_0 .net "imem_addr_o", 47 0, v00000203826842f0_0;  alias, 1 drivers
v0000020382682d80_0 .net "imem_data_i", 47 0, L_000002038268a030;  alias, 1 drivers
v0000020382683d50_0 .net "imem_valid_i", 0 0, v0000020382686a30_0;  alias, 1 drivers
v0000020382683350_0 .net "mem_request_pending", 0 0, L_000002038260e790;  1 drivers
v0000020382683df0_0 .var "pc_next", 47 0;
v00000203826842f0_0 .var "pc_q", 47 0;
v00000203826841b0_0 .net "pipeline_stall", 0 0, L_000002038260e6b0;  1 drivers
v0000020382683030_0 .net "retired_o", 0 0, L_000002038268a810;  alias, 1 drivers
v00000203826833f0_0 .var "rf_req", 61 0;
v0000020382683850_0 .net "rf_rs1", 47 0, v0000020382613760_0;  1 drivers
v0000020382683e90_0 .net "rf_rs2", 47 0, v0000020382613e40_0;  1 drivers
v0000020382683490_0 .net "rst_ni", 0 0, v0000020382685ef0_0;  1 drivers
v0000020382683170_0 .net "store_commit", 0 0, L_000002038268a500;  1 drivers
v0000020382683210_0 .net "trap_cause_o", 2 0, L_0000020382689560;  alias, 1 drivers
v0000020382684cf0_0 .net "trap_o", 0 0, L_000002038268a570;  alias, 1 drivers
v0000020382683f30_0 .net "writeback_data", 47 0, L_0000020382688980;  1 drivers
v0000020382684110_0 .net "writeback_en", 0 0, L_00000203825abc80;  1 drivers
E_0000020382601470/0 .event anyedge, v00000203826842f0_0, v0000020382613080_0, v0000020382613f80_0, v0000020382613d00_0;
E_0000020382601470/1 .event anyedge, v0000020382683d50_0, v0000020382682d80_0, v00000203826841b0_0, v0000020382682b00_0;
E_0000020382601470/2 .event anyedge, v0000020382682b00_0, v0000020382613760_0, v0000020382613e40_0, v0000020382682b00_0;
E_0000020382601470/3 .event anyedge, v0000020382682b00_0, v0000020382682b00_0, v0000020382682b00_0, v0000020382682b00_0;
E_0000020382601470/4 .event anyedge, v0000020382682b00_0, v0000020382682b00_0, v0000020382682b00_0, v0000020382682b00_0;
E_0000020382601470/5 .event anyedge, v0000020382681f20_0, v0000020382681f20_0, v0000020382681f20_0, v0000020382681f20_0;
E_0000020382601470/6 .event anyedge, v0000020382682b00_0;
E_0000020382601470 .event/or E_0000020382601470/0, E_0000020382601470/1, E_0000020382601470/2, E_0000020382601470/3, E_0000020382601470/4, E_0000020382601470/5, E_0000020382601470/6;
E_0000020382600f70/0 .event anyedge, v0000020382682b00_0, v0000020382682b00_0, v0000020382681f20_0, v0000020382684110_0;
E_0000020382600f70/1 .event anyedge, v0000020382683f30_0;
E_0000020382600f70 .event/or E_0000020382600f70/0, E_0000020382600f70/1;
E_0000020382600930/0 .event anyedge, v00000203826124a0_0, v00000203826124a0_0, v00000203826124a0_0, v00000203826124a0_0;
E_0000020382600930/1 .event anyedge, v00000203826827e0_0, v0000020382681e80_0;
E_0000020382600930 .event/or E_0000020382600930/0, E_0000020382600930/1;
L_0000020382685270 .part v0000020382682c40_0, 260, 1;
L_0000020382686530 .part v0000020382682c40_0, 3, 1;
L_0000020382685f90 .reduce/nor L_0000020382686530;
L_0000020382685770 .part v0000020382682c40_0, 5, 1;
L_0000020382685450 .part v0000020382682c40_0, 4, 1;
L_0000020382685db0 .reduce/nor v0000020382684d90_0;
L_0000020382684ff0 .part v0000020382681f20_0, 156, 1;
L_0000020382685310 .part v0000020382681f20_0, 3, 1;
L_00000203826854f0 .reduce/nor L_0000020382685310;
L_0000020382686210 .part v0000020382681f20_0, 54, 1;
L_0000020382686670 .part v0000020382681f20_0, 53, 1;
L_00000203826867b0 .part v0000020382681f20_0, 53, 1;
L_0000020382686850 .part v0000020382681f20_0, 108, 48;
L_0000020382685630 .part v0000020382681f20_0, 56, 48;
L_0000020382689920 .part v0000020382681f20_0, 54, 1;
L_0000020382689880 .part v0000020382681f20_0, 108, 48;
L_0000020382688980 .functor MUXZ 48, L_0000020382689880, v00000203826846b0_0, L_0000020382689920, C4<>;
L_0000020382688480 .part v0000020382681f20_0, 156, 1;
L_0000020382689060 .part v0000020382681f20_0, 55, 1;
L_0000020382688520 .part v0000020382681f20_0, 3, 1;
L_0000020382688840 .reduce/nor L_0000020382688520;
L_0000020382689740 .part v0000020382681f20_0, 54, 1;
L_0000020382689100 .reduce/nor L_0000020382689740;
L_0000020382688de0 .part v0000020382681f20_0, 156, 1;
L_0000020382689c40 .part v0000020382681f20_0, 53, 1;
L_00000203826899c0 .part v0000020382681f20_0, 3, 1;
L_00000203826885c0 .reduce/nor L_00000203826899c0;
L_0000020382688e80 .part v0000020382681f20_0, 156, 1;
L_0000020382688ac0 .part v0000020382681f20_0, 3, 1;
L_0000020382689560 .part v0000020382681f20_0, 0, 3;
S_000002038259ae90 .scope module, "u_alu" "amber48_alu" 5 62, 6 1 0, S_000002038259ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 261 "ex_i";
    .port_info 1 /OUTPUT 157 "ex_o";
L_000002038260e5d0 .functor BUFZ 157, v0000020382612c20_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0000020382613940_0 .var "branch_cmp_b", 47 0;
v0000020382613d00_0 .net "ex_i", 260 0, v0000020382682c40_0;  1 drivers
v00000203826124a0_0 .net "ex_o", 156 0, L_000002038260e5d0;  alias, 1 drivers
v0000020382612c20_0 .var "ex_r", 156 0;
v0000020382612d60_0 .var "operand_b", 47 0;
v0000020382612fe0_0 .var "shamt", 5 0;
v0000020382612ae0_0 .var "trap_active", 0 0;
E_00000203826014b0/0 .event anyedge, v0000020382613d00_0, v0000020382613d00_0, v0000020382613d00_0, v0000020382613d00_0;
E_00000203826014b0/1 .event anyedge, v0000020382613d00_0, v0000020382613d00_0, v0000020382613d00_0, v0000020382613d00_0;
E_00000203826014b0/2 .event anyedge, v0000020382613d00_0, v0000020382613d00_0, v0000020382612d60_0, v0000020382613d00_0;
E_00000203826014b0/3 .event anyedge, v0000020382613d00_0, v0000020382613d00_0, v0000020382613d00_0, v0000020382613d00_0;
E_00000203826014b0 .event/or E_00000203826014b0/0, E_00000203826014b0/1, E_00000203826014b0/2, E_00000203826014b0/3;
S_00000203825af020 .scope module, "u_decoder" "amber48_decoder" 5 49, 7 1 0, S_000002038259ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 97 "fetch_i";
    .port_info 1 /OUTPUT 124 "decode_o";
P_000002038262a140 .param/l "OPCODE_ADD_IMM" 1 7 10, C4<00010001>;
P_000002038262a178 .param/l "OPCODE_ADD_REG" 1 7 9, C4<00010000>;
P_000002038262a1b0 .param/l "OPCODE_AND_REG" 1 7 13, C4<00100000>;
P_000002038262a1e8 .param/l "OPCODE_BRANCH_ALWAYS" 1 7 27, C4<01001000>;
P_000002038262a220 .param/l "OPCODE_BRANCH_EQ" 1 7 19, C4<01000000>;
P_000002038262a258 .param/l "OPCODE_BRANCH_GTS" 1 7 24, C4<01000101>;
P_000002038262a290 .param/l "OPCODE_BRANCH_GTU" 1 7 23, C4<01000100>;
P_000002038262a2c8 .param/l "OPCODE_BRANCH_LTS" 1 7 22, C4<01000011>;
P_000002038262a300 .param/l "OPCODE_BRANCH_LTU" 1 7 21, C4<01000010>;
P_000002038262a338 .param/l "OPCODE_BRANCH_NE" 1 7 20, C4<01000001>;
P_000002038262a370 .param/l "OPCODE_BRANCH_NOTZERO" 1 7 26, C4<01000111>;
P_000002038262a3a8 .param/l "OPCODE_BRANCH_ZERO" 1 7 25, C4<01000110>;
P_000002038262a3e0 .param/l "OPCODE_LOAD" 1 7 28, C4<01100000>;
P_000002038262a418 .param/l "OPCODE_LSL" 1 7 17, C4<00110000>;
P_000002038262a450 .param/l "OPCODE_LSR" 1 7 18, C4<00110001>;
P_000002038262a488 .param/l "OPCODE_OR_REG" 1 7 14, C4<00100001>;
P_000002038262a4c0 .param/l "OPCODE_STORE" 1 7 29, C4<01100001>;
P_000002038262a4f8 .param/l "OPCODE_SUB_IMM" 1 7 12, C4<00010011>;
P_000002038262a530 .param/l "OPCODE_SUB_REG" 1 7 11, C4<00010010>;
P_000002038262a568 .param/l "OPCODE_UPPER_IMM" 1 7 8, C4<00000000>;
P_000002038262a5a0 .param/l "OPCODE_XOR_IMM" 1 7 16, C4<00100011>;
P_000002038262a5d8 .param/l "OPCODE_XOR_REG" 1 7 15, C4<00100010>;
L_000002038260e410 .functor BUFZ 124, v0000020382612b80_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0000020382613f80_0 .net "decode_o", 123 0, L_000002038260e410;  alias, 1 drivers
v0000020382612b80_0 .var "decode_r", 123 0;
v0000020382613080_0 .net "fetch_i", 96 0, v0000020382682100_0;  1 drivers
v0000020382612cc0_0 .var "imm_ext", 47 0;
v00000203826131c0_0 .var "opcode", 7 0;
v0000020382612e00_0 .var "rd_field", 3 0;
v00000203826133a0_0 .var "rs1_field", 3 0;
v00000203826134e0_0 .var "rs2_field", 3 0;
E_0000020382600e70/0 .event anyedge, v0000020382613080_0, v0000020382613080_0, v0000020382613080_0, v0000020382613080_0;
E_0000020382600e70/1 .event anyedge, v0000020382613080_0, v0000020382613080_0, v0000020382613080_0, v0000020382613080_0;
E_0000020382600e70 .event/or E_0000020382600e70/0, E_0000020382600e70/1;
S_00000203825af1b0 .scope module, "u_regfile" "amber48_regfile" 5 54, 8 1 0, S_000002038259ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_ni";
    .port_info 2 /INPUT 62 "req_i";
    .port_info 3 /OUTPUT 48 "rd_a_o";
    .port_info 4 /OUTPUT 48 "rd_b_o";
P_0000020382601830 .param/l "REG_ZERO" 1 8 13, C4<0000>;
v0000020382613580_0 .net "clk_i", 0 0, v0000020382686cb0_0;  alias, 1 drivers
v00000203826136c0_0 .var/i "idx", 31 0;
v0000020382613760_0 .var "rd_a_o", 47 0;
v0000020382613e40_0 .var "rd_b_o", 47 0;
v0000020382613800 .array "regs", 0 15, 47 0;
v00000203826138a0_0 .net "req_i", 61 0, v00000203826833f0_0;  1 drivers
v0000020382613ee0_0 .net "rst_ni", 0 0, v0000020382685ef0_0;  alias, 1 drivers
v0000020382613800_0 .array/port v0000020382613800, 0;
v0000020382613800_1 .array/port v0000020382613800, 1;
v0000020382613800_2 .array/port v0000020382613800, 2;
E_00000203826014f0/0 .event anyedge, v00000203826138a0_0, v0000020382613800_0, v0000020382613800_1, v0000020382613800_2;
v0000020382613800_3 .array/port v0000020382613800, 3;
v0000020382613800_4 .array/port v0000020382613800, 4;
v0000020382613800_5 .array/port v0000020382613800, 5;
v0000020382613800_6 .array/port v0000020382613800, 6;
E_00000203826014f0/1 .event anyedge, v0000020382613800_3, v0000020382613800_4, v0000020382613800_5, v0000020382613800_6;
v0000020382613800_7 .array/port v0000020382613800, 7;
v0000020382613800_8 .array/port v0000020382613800, 8;
v0000020382613800_9 .array/port v0000020382613800, 9;
v0000020382613800_10 .array/port v0000020382613800, 10;
E_00000203826014f0/2 .event anyedge, v0000020382613800_7, v0000020382613800_8, v0000020382613800_9, v0000020382613800_10;
v0000020382613800_11 .array/port v0000020382613800, 11;
v0000020382613800_12 .array/port v0000020382613800, 12;
v0000020382613800_13 .array/port v0000020382613800, 13;
v0000020382613800_14 .array/port v0000020382613800, 14;
E_00000203826014f0/3 .event anyedge, v0000020382613800_11, v0000020382613800_12, v0000020382613800_13, v0000020382613800_14;
v0000020382613800_15 .array/port v0000020382613800, 15;
E_00000203826014f0/4 .event anyedge, v0000020382613800_15, v00000203826138a0_0;
E_00000203826014f0 .event/or E_00000203826014f0/0, E_00000203826014f0/1, E_00000203826014f0/2, E_00000203826014f0/3, E_00000203826014f0/4;
E_0000020382600cb0/0 .event negedge, v0000020382613ee0_0;
E_0000020382600cb0/1 .event posedge, v0000020382613580_0;
E_0000020382600cb0 .event/or E_0000020382600cb0/0, E_0000020382600cb0/1;
S_00000203825b6550 .scope module, "u_dmem" "amber48_dmem" 4 63, 9 1 0, S_00000203825c88c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_ni";
    .port_info 2 /INPUT 1 "req_i";
    .port_info 3 /INPUT 1 "we_i";
    .port_info 4 /INPUT 48 "addr_i";
    .port_info 5 /INPUT 48 "wdata_i";
    .port_info 6 /OUTPUT 48 "rdata_o";
    .port_info 7 /OUTPUT 1 "ready_o";
    .port_info 8 /OUTPUT 1 "trap_o";
    .port_info 9 /OUTPUT 8 "led_o";
    .port_info 10 /OUTPUT 1 "uart_tx_valid_o";
    .port_info 11 /OUTPUT 8 "uart_tx_data_o";
    .port_info 12 /INPUT 1 "uart_tx_ready_i";
P_00000203825b66e0 .param/l "ADDR_LSB" 1 9 22, C4<00000000000000000000000000000011>;
P_00000203825b6718 .param/l "DEPTH" 0 9 5, C4<00000000000000000000000100000000>;
P_00000203825b6750 .param/l "HIGH_MSB" 1 9 24, C4<00000000000000000000000000001011>;
P_00000203825b6788 .param/l "INDEX_WIDTH" 1 9 23, C4<00000000000000000000000000001000>;
P_00000203825b67c0 .param/str "INIT_FILE" 0 9 4, "\000";
P_00000203825b67f8 .param/l "MMIO_LED_IDX" 1 9 25, C4<00000000000000000000000011111111>;
P_00000203825b6830 .param/l "MMIO_UART_IDX" 1 9 26, C4<00000000000000000000000011111110>;
v0000020382684c50_0 .net *"_ivl_10", 31 0, L_0000020382688ca0;  1 drivers
L_000002038268bff8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000203826830d0_0 .net *"_ivl_13", 23 0, L_000002038268bff8;  1 drivers
L_000002038268c040 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0000020382683990_0 .net/2u *"_ivl_14", 31 0, L_000002038268c040;  1 drivers
v0000020382684930_0 .net *"_ivl_18", 31 0, L_0000020382688200;  1 drivers
L_000002038268c088 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020382684070_0 .net *"_ivl_21", 23 0, L_000002038268c088;  1 drivers
L_000002038268c0d0 .functor BUFT 1, C4<00000000000000000000000011111110>, C4<0>, C4<0>, C4<0>;
v0000020382683530_0 .net/2u *"_ivl_22", 31 0, L_000002038268c0d0;  1 drivers
v0000020382684bb0_0 .net *"_ivl_3", 2 0, L_0000020382688f20;  1 drivers
v0000020382684610_0 .net *"_ivl_7", 36 0, L_0000020382688c00;  1 drivers
v00000203826835d0_0 .net "addr_i", 47 0, L_0000020382686850;  alias, 1 drivers
v00000203826844d0_0 .net "addr_index", 7 0, L_0000020382689600;  1 drivers
v00000203826838f0_0 .net "clk_i", 0 0, v0000020382686cb0_0;  alias, 1 drivers
v00000203826832b0_0 .net "is_mmio_led", 0 0, L_00000203826880c0;  1 drivers
v0000020382684250_0 .net "is_mmio_uart", 0 0, L_0000020382689ec0;  1 drivers
v0000020382684430_0 .var "led_o", 7 0;
v0000020382682f90_0 .var "led_q", 7 0;
v0000020382683670_0 .net "misaligned", 0 0, L_0000020382689ce0;  1 drivers
v0000020382683710_0 .net "out_of_bounds", 0 0, L_0000020382688160;  1 drivers
v0000020382684570 .array "ram", 255 0, 47 0;
v00000203826846b0_0 .var "rdata_o", 47 0;
v0000020382684d90_0 .var "ready_o", 0 0;
v0000020382684750_0 .net "req_i", 0 0, L_000002038260e170;  alias, 1 drivers
v0000020382683a30_0 .net "rst_ni", 0 0, v0000020382685ef0_0;  alias, 1 drivers
v00000203826837b0_0 .var "trap_o", 0 0;
v00000203826847f0_0 .var "uart_q", 7 0;
v0000020382683ad0_0 .var "uart_tx_data_o", 7 0;
v0000020382683b70_0 .net "uart_tx_ready_i", 0 0, L_00000203826897e0;  alias, 1 drivers
v0000020382684a70_0 .var "uart_tx_valid_o", 0 0;
v0000020382684890_0 .net "wdata_i", 47 0, L_0000020382685630;  alias, 1 drivers
v0000020382683c10_0 .net "we_i", 0 0, L_00000203826867b0;  alias, 1 drivers
L_0000020382689600 .part L_0000020382686850, 3, 8;
L_0000020382688f20 .part L_0000020382686850, 0, 3;
L_0000020382689ce0 .reduce/or L_0000020382688f20;
L_0000020382688c00 .part L_0000020382686850, 11, 37;
L_0000020382688160 .reduce/or L_0000020382688c00;
L_0000020382688ca0 .concat [ 8 24 0 0], L_0000020382689600, L_000002038268bff8;
L_00000203826880c0 .cmp/eq 32, L_0000020382688ca0, L_000002038268c040;
L_0000020382688200 .concat [ 8 24 0 0], L_0000020382689600, L_000002038268c088;
L_0000020382689ec0 .cmp/eq 32, L_0000020382688200, L_000002038268c0d0;
S_000002038255b940 .scope begin, "$unm_blk_83" "$unm_blk_83" 9 90, 9 90 0, S_00000203825b6550;
 .timescale -9 -12;
v0000020382684390_0 .var "mem_rdata", 47 0;
S_000002038255bad0 .scope begin, "init_zero" "init_zero" 9 43, 9 43 0, S_00000203825b6550;
 .timescale -9 -12;
v0000020382683fd0_0 .var/i "i", 31 0;
S_0000020382568cf0 .scope module, "u_imem" "amber48_imem" 4 53, 10 1 0, S_00000203825c88c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_ni";
    .port_info 2 /INPUT 48 "addr_i";
    .port_info 3 /OUTPUT 48 "data_o";
    .port_info 4 /OUTPUT 1 "valid_o";
P_0000020382684eb0 .param/l "ADDR_LSB" 1 10 14, C4<00000000000000000000000000000011>;
P_0000020382684ee8 .param/l "DEPTH" 0 10 5, C4<00000000000000000000000100000000>;
P_0000020382684f20 .param/l "INDEX_WIDTH" 1 10 15, C4<00000000000000000000000000001000>;
P_0000020382684f58 .param/str "INIT_FILE" 0 10 4, "build/amber48_smoke.hex";
L_000002038268a030 .functor BUFZ 48, v00000203826865d0_0, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v00000203826849d0_0 .net "addr_i", 47 0, v00000203826842f0_0;  alias, 1 drivers
v0000020382684b10_0 .net "addr_index", 7 0, L_0000020382688b60;  1 drivers
v0000020382683cb0_0 .net "clk_i", 0 0, v0000020382686cb0_0;  alias, 1 drivers
v0000020382682ef0_0 .net "data_o", 47 0, L_000002038268a030;  alias, 1 drivers
v00000203826865d0_0 .var "data_q", 47 0;
v00000203826868f0 .array "rom", 255 0, 47 0;
v0000020382686990_0 .net "rst_ni", 0 0, v0000020382685ef0_0;  alias, 1 drivers
v0000020382686a30_0 .var "valid_o", 0 0;
L_0000020382688b60 .part v00000203826842f0_0, 3, 8;
S_00000203826877d0 .scope module, "u_uart_tx" "amber48_uart_tx" 4 83, 11 1 0, S_00000203825c88c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_ni";
    .port_info 2 /INPUT 8 "data_i";
    .port_info 3 /INPUT 1 "valid_i";
    .port_info 4 /OUTPUT 1 "ready_o";
    .port_info 5 /OUTPUT 1 "tx_o";
P_0000020382629c30 .param/l "BAUD_RATE" 0 11 3, C4<00000000000011110100001001000000>;
P_0000020382629c68 .param/l "CLKS_PER_BIT" 1 11 13, C4<00000000000000000000000001100100>;
P_0000020382629ca0 .param/l "CLK_CNT_WIDTH" 1 11 14, C4<00000000000000000000000000000111>;
P_0000020382629cd8 .param/l "CLOCK_FREQ_HZ" 0 11 2, C4<00000101111101011110000100000000>;
enum00000203825ddd00 .enum4 (2)
   "IDLE" 2'b00,
   "START" 2'b01,
   "DATA" 2'b10,
   "STOP" 2'b11
 ;
L_000002038268c118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000203826851d0_0 .net/2u *"_ivl_0", 1 0, L_000002038268c118;  1 drivers
v0000020382686b70_0 .var "bit_idx_q", 2 0;
v0000020382685950_0 .var "clk_cnt_q", 6 0;
v00000203826860d0_0 .net "clk_i", 0 0, v0000020382686cb0_0;  alias, 1 drivers
v00000203826863f0_0 .net "data_i", 7 0, v0000020382683ad0_0;  alias, 1 drivers
v0000020382686ad0_0 .var "data_q", 7 0;
v0000020382685d10_0 .net "ready_o", 0 0, L_00000203826897e0;  alias, 1 drivers
v0000020382686df0_0 .net "rst_ni", 0 0, v0000020382685ef0_0;  alias, 1 drivers
v00000203826856d0_0 .var "state_q", 1 0;
v0000020382686c10_0 .var "tx_o", 0 0;
v0000020382686e90_0 .net "valid_i", 0 0, v0000020382684a70_0;  alias, 1 drivers
L_00000203826897e0 .cmp/eq 2, v00000203826856d0_0, L_000002038268c118;
    .scope S_00000203825af020;
T_0 ;
Ewait_0 .event/or E_0000020382600e70, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 124;
    %store/vec4 v0000020382612b80_0, 0, 124;
    %load/vec4 v0000020382613080_0;
    %parti/u 8, 40, 32;
    %store/vec4 v00000203826131c0_0, 0, 8;
    %load/vec4 v0000020382613080_0;
    %parti/u 4, 12, 32;
    %store/vec4 v0000020382612e00_0, 0, 4;
    %load/vec4 v0000020382613080_0;
    %parti/u 4, 20, 32;
    %store/vec4 v00000203826133a0_0, 0, 4;
    %load/vec4 v0000020382613080_0;
    %parti/u 4, 16, 32;
    %store/vec4 v00000203826134e0_0, 0, 4;
    %load/vec4 v0000020382613080_0;
    %parti/u 1, 39, 32;
    %replicate 32;
    %load/vec4 v0000020382613080_0;
    %parti/u 16, 24, 32;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020382612cc0_0, 0, 48;
    %load/vec4 v0000020382613080_0;
    %parti/u 1, 96, 32;
    %ix/load 4, 123, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 1;
    %load/vec4 v0000020382613080_0;
    %parti/u 48, 48, 32;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 48;
    %load/vec4 v00000203826133a0_0;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %load/vec4 v00000203826134e0_0;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %load/vec4 v0000020382612e00_0;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %load/vec4 v0000020382612cc0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 48;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 3;
    %load/vec4 v00000203826131c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 8;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 8;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 8;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 71, 0, 8;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 8;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 97, 0, 8;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %load/vec4 v0000020382613080_0;
    %parti/u 1, 96, 32;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 1;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 3;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
T_0.24 ;
    %jmp T_0.23;
T_0.0 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 1;
    %jmp T_0.23;
T_0.1 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %jmp T_0.23;
T_0.2 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 1;
    %jmp T_0.23;
T_0.3 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %jmp T_0.23;
T_0.4 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 1;
    %jmp T_0.23;
T_0.5 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %jmp T_0.23;
T_0.6 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %jmp T_0.23;
T_0.7 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %jmp T_0.23;
T_0.8 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 1;
    %jmp T_0.23;
T_0.9 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %jmp T_0.23;
T_0.10 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %jmp T_0.23;
T_0.11 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %jmp T_0.23;
T_0.12 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %jmp T_0.23;
T_0.13 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %jmp T_0.23;
T_0.14 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %jmp T_0.23;
T_0.15 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %jmp T_0.23;
T_0.16 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %jmp T_0.23;
T_0.17 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %jmp T_0.23;
T_0.18 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %jmp T_0.23;
T_0.19 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %jmp T_0.23;
T_0.20 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 1;
    %jmp T_0.23;
T_0.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612b80_0, 4, 4;
    %jmp T_0.23;
T_0.23 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000203825af1b0;
T_1 ;
    %wait E_0000020382600cb0;
    %load/vec4 v0000020382613ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203826136c0_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000203826136c0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 48;
    %ix/getv/s 3, v00000203826136c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020382613800, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000203826136c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000203826136c0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000203826138a0_0;
    %parti/u 1, 48, 32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v00000203826138a0_0;
    %parti/u 4, 49, 32;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000203826138a0_0;
    %parti/u 48, 0, 32;
    %load/vec4 v00000203826138a0_0;
    %parti/u 4, 49, 32;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020382613800, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000203825af1b0;
T_2 ;
Ewait_1 .event/or E_00000203826014f0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000203826138a0_0;
    %parti/u 4, 57, 32;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 48;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v00000203826138a0_0;
    %parti/u 4, 57, 32;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000020382613800, 4;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0000020382613760_0, 0, 48;
    %load/vec4 v00000203826138a0_0;
    %parti/u 4, 53, 32;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 0, 0, 48;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v00000203826138a0_0;
    %parti/u 4, 53, 32;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000020382613800, 4;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %store/vec4 v0000020382613e40_0, 0, 48;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002038259ae90;
T_3 ;
Ewait_2 .event/or E_00000203826014b0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 157;
    %store/vec4 v0000020382612c20_0, 0, 157;
    %load/vec4 v0000020382613d00_0;
    %parti/u 1, 260, 32;
    %ix/load 4, 156, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 1;
    %load/vec4 v0000020382613d00_0;
    %parti/u 4, 55, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 4;
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 7, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 48;
    %load/vec4 v0000020382613d00_0;
    %parti/u 1, 6, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 1;
    %load/vec4 v0000020382613d00_0;
    %parti/u 1, 5, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 1;
    %load/vec4 v0000020382613d00_0;
    %parti/u 1, 4, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 1;
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 212, 32;
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 64, 32;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 48;
    %load/vec4 v0000020382613d00_0;
    %parti/u 1, 63, 32;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 64, 32;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 116, 32;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0000020382612d60_0, 0, 48;
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 116, 32;
    %store/vec4 v0000020382613940_0, 0, 48;
    %load/vec4 v0000020382612d60_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0000020382612fe0_0, 0, 6;
    %load/vec4 v0000020382613d00_0;
    %parti/u 4, 112, 32;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 164, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 48;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 164, 32;
    %load/vec4 v0000020382612d60_0;
    %add;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 48;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 164, 32;
    %load/vec4 v0000020382612d60_0;
    %sub;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 48;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 164, 32;
    %load/vec4 v0000020382612d60_0;
    %and;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 48;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 164, 32;
    %load/vec4 v0000020382612d60_0;
    %or;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 48;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 164, 32;
    %load/vec4 v0000020382612d60_0;
    %xor;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 48;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 164, 32;
    %ix/getv 4, v0000020382612fe0_0;
    %shiftl 4;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 48;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 164, 32;
    %ix/getv 4, v0000020382612fe0_0;
    %shiftr 4;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 48;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0000020382613d00_0;
    %parti/u 1, 63, 32;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %load/vec4 v0000020382612d60_0;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 164, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 48;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %load/vec4 v0000020382613d00_0;
    %parti/u 4, 59, 32;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 1;
    %jmp T_3.25;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 1;
    %jmp T_3.25;
T_3.15 ;
    %load/vec4 v0000020382613d00_0;
    %parti/u 1, 260, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 1;
    %jmp T_3.25;
T_3.16 ;
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 164, 32;
    %load/vec4 v0000020382613940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 1;
    %jmp T_3.25;
T_3.17 ;
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 164, 32;
    %load/vec4 v0000020382613940_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 1;
    %jmp T_3.25;
T_3.18 ;
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 164, 32;
    %load/vec4 v0000020382613940_0;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 1;
    %jmp T_3.25;
T_3.19 ;
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 164, 32;
    %load/vec4 v0000020382613940_0;
    %cmp/s;
    %flag_get/vec4 5;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 1;
    %jmp T_3.25;
T_3.20 ;
    %load/vec4 v0000020382613940_0;
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 164, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 1;
    %jmp T_3.25;
T_3.21 ;
    %load/vec4 v0000020382613940_0;
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 164, 32;
    %cmp/s;
    %flag_get/vec4 5;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 1;
    %jmp T_3.25;
T_3.22 ;
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 164, 32;
    %pushi/vec4 0, 0, 48;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 1;
    %jmp T_3.25;
T_3.23 ;
    %load/vec4 v0000020382613d00_0;
    %parti/u 48, 164, 32;
    %pushi/vec4 0, 0, 48;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 1;
    %jmp T_3.25;
T_3.25 ;
    %pop/vec4 1;
    %load/vec4 v0000020382613d00_0;
    %parti/u 1, 3, 32;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_3.26, 8;
    %load/vec4 v0000020382613d00_0;
    %parti/u 3, 0, 32;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_3.26;
    %store/vec4 v0000020382612ae0_0, 0, 1;
    %load/vec4 v0000020382612ae0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 1;
    %load/vec4 v0000020382612ae0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.27, 8;
    %load/vec4 v0000020382613d00_0;
    %parti/u 3, 0, 32;
    %cmpi/ne 0, 0, 3;
    %flag_mov 9, 4;
    %jmp/0 T_3.29, 9;
    %load/vec4 v0000020382613d00_0;
    %parti/u 3, 0, 32;
    %jmp/1 T_3.30, 9;
T_3.29 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_3.30, 9;
 ; End of false expr.
    %blend;
T_3.30;
    %jmp/1 T_3.28, 8;
T_3.27 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_3.28, 8;
 ; End of false expr.
    %blend;
T_3.28;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382612c20_0, 4, 3;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002038259ad00;
T_4 ;
Ewait_3 .event/or E_0000020382600930, E_0x0;
    %wait Ewait_3;
    %load/vec4 v00000203826829c0_0;
    %store/vec4 v0000020382681f20_0, 0, 157;
    %load/vec4 v00000203826829c0_0;
    %parti/u 1, 156, 32;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.4, 11;
    %load/vec4 v00000203826829c0_0;
    %parti/u 1, 54, 32;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/1 T_4.5, 11;
    %load/vec4 v00000203826829c0_0;
    %parti/u 1, 53, 32;
    %or;
T_4.5;
    %and;
T_4.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.3, 10;
    %load/vec4 v00000203826827e0_0;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000020382681e80_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382681f20_0, 4, 1;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382681f20_0, 4, 3;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002038259ad00;
T_5 ;
Ewait_4 .event/or E_0000020382600f70, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 62;
    %store/vec4 v00000203826833f0_0, 0, 62;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826833f0_0, 4, 1;
    %load/vec4 v0000020382682b00_0;
    %parti/u 4, 71, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826833f0_0, 4, 4;
    %load/vec4 v0000020382682b00_0;
    %parti/u 4, 67, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826833f0_0, 4, 4;
    %load/vec4 v0000020382681f20_0;
    %parti/u 4, 104, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826833f0_0, 4, 4;
    %load/vec4 v0000020382684110_0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826833f0_0, 4, 1;
    %load/vec4 v0000020382683f30_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826833f0_0, 4, 48;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002038259ad00;
T_6 ;
Ewait_5 .event/or E_0000020382601470, E_0x0;
    %wait Ewait_5;
    %load/vec4 v00000203826842f0_0;
    %addi 8, 0, 48;
    %store/vec4 v0000020382683df0_0, 0, 48;
    %load/vec4 v0000020382682100_0;
    %store/vec4 v0000020382682060_0, 0, 97;
    %load/vec4 v0000020382681fc0_0;
    %store/vec4 v0000020382682ce0_0, 0, 124;
    %load/vec4 v0000020382682c40_0;
    %store/vec4 v00000203826818e0_0, 0, 261;
    %load/vec4 v0000020382683d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382682060_0, 4, 1;
    %load/vec4 v00000203826842f0_0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382682060_0, 4, 48;
    %load/vec4 v0000020382682d80_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020382682060_0, 4, 48;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000203826841b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 97;
    %store/vec4 v0000020382682060_0, 0, 97;
T_6.2 ;
T_6.1 ;
    %pushi/vec4 0, 0, 261;
    %store/vec4 v00000203826818e0_0, 0, 261;
    %load/vec4 v0000020382682b00_0;
    %parti/u 1, 123, 32;
    %ix/load 4, 260, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826818e0_0, 4, 1;
    %load/vec4 v0000020382682b00_0;
    %parti/u 48, 75, 32;
    %ix/load 4, 212, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826818e0_0, 4, 48;
    %load/vec4 v0000020382683850_0;
    %ix/load 4, 164, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826818e0_0, 4, 48;
    %load/vec4 v0000020382683e90_0;
    %ix/load 4, 116, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826818e0_0, 4, 48;
    %load/vec4 v0000020382682b00_0;
    %parti/u 48, 11, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826818e0_0, 4, 48;
    %load/vec4 v0000020382682b00_0;
    %parti/u 1, 10, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826818e0_0, 4, 1;
    %load/vec4 v0000020382682b00_0;
    %parti/u 4, 59, 32;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826818e0_0, 4, 4;
    %load/vec4 v0000020382682b00_0;
    %parti/u 4, 6, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826818e0_0, 4, 4;
    %load/vec4 v0000020382682b00_0;
    %parti/u 4, 63, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826818e0_0, 4, 4;
    %load/vec4 v0000020382683e90_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826818e0_0, 4, 48;
    %load/vec4 v0000020382682b00_0;
    %parti/u 1, 123, 32;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.7, 11;
    %load/vec4 v0000020382682b00_0;
    %parti/u 1, 3, 32;
    %nor/r;
    %and;
T_6.7;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.6, 10;
    %load/vec4 v0000020382682b00_0;
    %parti/u 1, 4, 32;
    %nor/r;
    %and;
T_6.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.5, 9;
    %load/vec4 v0000020382682b00_0;
    %parti/u 4, 6, 32;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.5;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_6.4, 8;
    %load/vec4 v0000020382682b00_0;
    %parti/u 4, 63, 32;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826818e0_0, 4, 1;
    %load/vec4 v0000020382682b00_0;
    %parti/u 1, 5, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826818e0_0, 4, 1;
    %load/vec4 v0000020382682b00_0;
    %parti/u 1, 4, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826818e0_0, 4, 1;
    %load/vec4 v0000020382682b00_0;
    %parti/u 1, 3, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826818e0_0, 4, 1;
    %load/vec4 v0000020382682b00_0;
    %parti/u 3, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826818e0_0, 4, 3;
    %load/vec4 v0000020382682b00_0;
    %parti/u 1, 10, 32;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0000020382682b00_0;
    %parti/u 48, 11, 32;
    %ix/load 4, 116, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203826818e0_0, 4, 48;
T_6.8 ;
    %load/vec4 v0000020382681f20_0;
    %parti/u 1, 156, 32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.12, 9;
    %load/vec4 v0000020382681f20_0;
    %parti/u 1, 52, 32;
    %and;
T_6.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0000020382681f20_0;
    %parti/u 48, 4, 32;
    %store/vec4 v0000020382683df0_0, 0, 48;
    %pushi/vec4 0, 0, 97;
    %store/vec4 v0000020382682060_0, 0, 97;
    %pushi/vec4 0, 0, 124;
    %store/vec4 v0000020382682ce0_0, 0, 124;
T_6.10 ;
    %load/vec4 v0000020382681f20_0;
    %parti/u 1, 156, 32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.15, 9;
    %load/vec4 v0000020382681f20_0;
    %parti/u 1, 3, 32;
    %and;
T_6.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %pushi/vec4 0, 0, 97;
    %store/vec4 v0000020382682060_0, 0, 97;
    %pushi/vec4 0, 0, 124;
    %store/vec4 v0000020382682ce0_0, 0, 124;
T_6.13 ;
    %load/vec4 v00000203826841b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %load/vec4 v00000203826842f0_0;
    %store/vec4 v0000020382683df0_0, 0, 48;
    %load/vec4 v0000020382682100_0;
    %store/vec4 v0000020382682060_0, 0, 97;
    %load/vec4 v0000020382682b00_0;
    %store/vec4 v0000020382682ce0_0, 0, 124;
    %load/vec4 v0000020382682c40_0;
    %store/vec4 v00000203826818e0_0, 0, 261;
T_6.16 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002038259ad00;
T_7 ;
    %wait E_0000020382600cb0;
    %load/vec4 v0000020382683490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v00000203826842f0_0, 0;
    %pushi/vec4 0, 0, 97;
    %assign/vec4 v0000020382682100_0, 0;
    %pushi/vec4 0, 0, 124;
    %assign/vec4 v0000020382682b00_0, 0;
    %pushi/vec4 0, 0, 261;
    %assign/vec4 v0000020382682c40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000020382681ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000020382683df0_0;
    %assign/vec4 v00000203826842f0_0, 0;
    %load/vec4 v0000020382682060_0;
    %assign/vec4 v0000020382682100_0, 0;
    %load/vec4 v0000020382682ce0_0;
    %assign/vec4 v0000020382682b00_0, 0;
    %load/vec4 v00000203826818e0_0;
    %assign/vec4 v0000020382682c40_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020382568cf0;
T_8 ;
    %vpi_call/w 10 26 "$readmemh", P_0000020382684f58, v00000203826868f0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000020382568cf0;
T_9 ;
    %wait E_0000020382600cb0;
    %load/vec4 v0000020382686990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v00000203826865d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020382686a30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000020382684b10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000203826868f0, 4;
    %assign/vec4 v00000203826865d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020382686a30_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000203825b6550;
T_10 ;
    %fork t_1, S_000002038255bad0;
    %jmp t_0;
    .scope S_000002038255bad0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020382683fd0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0000020382683fd0_0;
    %cmpi/u 256, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 48;
    %ix/getv/s 4, v0000020382683fd0_0;
    %store/vec4a v0000020382684570, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020382683fd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000020382683fd0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .scope S_00000203825b6550;
t_0 %join;
    %end;
    .thread T_10;
    .scope S_00000203825b6550;
T_11 ;
    %wait E_0000020382600cb0;
    %load/vec4 v0000020382683a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020382684d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000203826837b0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v00000203826846b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020382682f90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000203826847f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020382684430_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020382683ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020382684a70_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020382684d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000203826837b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020382684a70_0, 0;
    %load/vec4 v0000020382684750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000020382683670_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.6, 8;
    %load/vec4 v0000020382683710_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.6;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000203826837b0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v00000203826846b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020382684d90_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0000020382684250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %load/vec4 v0000020382683c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.9, 8;
    %load/vec4 v0000020382684890_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000203826847f0_0, 0;
    %load/vec4 v0000020382683b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %load/vec4 v0000020382684890_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000020382683ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020382684a70_0, 0;
    %pushi/vec4 0, 0, 40;
    %load/vec4 v0000020382684890_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000203826846b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020382684d90_0, 0;
T_11.11 ;
    %jmp T_11.10;
T_11.9 ;
    %pushi/vec4 0, 0, 40;
    %load/vec4 v00000203826847f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000203826846b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020382684d90_0, 0;
T_11.10 ;
    %jmp T_11.8;
T_11.7 ;
    %fork t_3, S_000002038255b940;
    %jmp t_2;
    .scope S_000002038255b940;
t_3 ;
    %load/vec4 v00000203826844d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000020382684570, 4;
    %store/vec4 v0000020382684390_0, 0, 48;
    %load/vec4 v0000020382683c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %load/vec4 v00000203826832b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.15, 8;
    %load/vec4 v0000020382684890_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000020382682f90_0, 0;
    %jmp T_11.16;
T_11.15 ;
    %load/vec4 v0000020382684890_0;
    %load/vec4 v00000203826844d0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020382684570, 0, 4;
    %load/vec4 v0000020382684890_0;
    %store/vec4 v0000020382684390_0, 0, 48;
T_11.16 ;
T_11.13 ;
    %load/vec4 v00000203826832b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.17, 8;
    %pushi/vec4 0, 0, 40;
    %load/vec4 v0000020382682f90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000203826846b0_0, 0;
    %jmp T_11.18;
T_11.17 ;
    %load/vec4 v0000020382684390_0;
    %assign/vec4 v00000203826846b0_0, 0;
T_11.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020382684d90_0, 0;
    %end;
    .scope S_00000203825b6550;
t_2 %join;
T_11.8 ;
T_11.5 ;
T_11.2 ;
    %load/vec4 v0000020382682f90_0;
    %assign/vec4 v0000020382684430_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000203826877d0;
T_12 ;
    %end;
    .thread T_12;
    .scope S_00000203826877d0;
T_13 ;
    %wait E_0000020382600cb0;
    %load/vec4 v0000020382686df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000203826856d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020382685950_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020382686b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020382686ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020382686c10_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000203826856d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000203826856d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020382686c10_0, 0;
    %jmp T_13.7;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020382686c10_0, 0;
    %pushi/vec4 99, 0, 7;
    %assign/vec4 v0000020382685950_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020382686b70_0, 0;
    %load/vec4 v0000020382686e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v00000203826863f0_0;
    %assign/vec4 v0000020382686ad0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000203826856d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020382686c10_0, 0;
T_13.8 ;
    %jmp T_13.7;
T_13.3 ;
    %load/vec4 v0000020382685950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000203826856d0_0, 0;
    %pushi/vec4 99, 0, 7;
    %assign/vec4 v0000020382685950_0, 0;
    %load/vec4 v0000020382686ad0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000020382686c10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020382686b70_0, 0;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0000020382685950_0;
    %subi 1, 0, 7;
    %assign/vec4 v0000020382685950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020382686c10_0, 0;
T_13.11 ;
    %jmp T_13.7;
T_13.4 ;
    %load/vec4 v0000020382685950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.12, 4;
    %load/vec4 v0000020382686b70_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_13.14, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000203826856d0_0, 0;
    %pushi/vec4 99, 0, 7;
    %assign/vec4 v0000020382685950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020382686c10_0, 0;
    %jmp T_13.15;
T_13.14 ;
    %load/vec4 v0000020382686b70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000020382686b70_0, 0;
    %pushi/vec4 99, 0, 7;
    %assign/vec4 v0000020382685950_0, 0;
    %load/vec4 v0000020382686ad0_0;
    %load/vec4 v0000020382686b70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0000020382686c10_0, 0;
T_13.15 ;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0000020382685950_0;
    %subi 1, 0, 7;
    %assign/vec4 v0000020382685950_0, 0;
T_13.13 ;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v0000020382685950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.16, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000203826856d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020382686c10_0, 0;
    %jmp T_13.17;
T_13.16 ;
    %load/vec4 v0000020382685950_0;
    %subi 1, 0, 7;
    %assign/vec4 v0000020382685950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020382686c10_0, 0;
T_13.17 ;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000203825c88c0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020382686cb0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_00000203825c88c0;
T_15 ;
    %delay 5000, 0;
    %load/vec4 v0000020382686cb0_0;
    %inv;
    %store/vec4 v0000020382686cb0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_00000203825c88c0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020382685ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020382686030_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000020382600070;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020382685ef0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_00000203825c88c0;
T_17 ;
    %wait E_0000020382600070;
    %load/vec4 v0000020382685c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call/w 4 107 "$display", "[%0t] UART TX byte: 0x%0h (%c)", $time, v00000203826858b0_0, v00000203826858b0_0 {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000203825c8a50;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020382612ea0_0, 0, 32;
    %end;
    .thread T_18, $init;
    .scope S_00000203825c88c0;
T_19 ;
    %fork t_5, S_00000203825c8a50;
    %jmp t_4;
    .scope S_00000203825c8a50;
t_5 ;
T_19.0 ;
    %load/vec4 v0000020382685ef0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_19.1, 6;
    %wait E_00000203826003f0;
    %jmp T_19.0;
T_19.1 ;
T_19.2 ;
    %wait E_0000020382600070;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020382612ea0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000020382612ea0_0, 0, 32;
    %load/vec4 v00000203826853b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.3, 8;
    %vpi_call/w 4 120 "$display", "[%0t] Trap asserted (cause=%0d), ending simulation", $time, v0000020382686d50_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call/w 4 121 "$finish" {0 0 0};
T_19.3 ;
    %load/vec4 v0000020382612ea0_0;
    %cmpi/u 5000000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_19.5, 5;
    %vpi_call/w 4 124 "$fatal", 32'sb00000000000000000000000000000001, "Simulation timed out" {0 0 0};
T_19.5 ;
    %jmp T_19.2;
    %end;
    .scope S_00000203825c88c0;
t_4 %join;
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "src/0.1/rtl/common/amber48_pkg.sv";
    "src/0.1/sim/tb/amber48_core_tb.sv";
    "src/0.1/rtl/core/amber48_core.sv";
    "src/0.1/rtl/core/amber48_alu.sv";
    "src/0.1/rtl/core/amber48_decoder.sv";
    "src/0.1/rtl/core/amber48_regfile.sv";
    "src/0.1/rtl/mem/amber48_dmem.sv";
    "src/0.1/rtl/mem/amber48_imem.sv";
    "src/0.1/rtl/periph/amber48_uart_tx.sv";
