# Design-and-verify-the-protocol-SPI-Master-and-Slave-using-Systemverilog