<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>API User guide for TLSRB91: D:/Work/Gitlab/src/telink_eagle_driver_src/B91_Driver_Demo/drivers/B91/reg_include/pwm_reg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">API User guide for TLSRB91
   &#160;<span id="projectnumber">v1.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('pwm__reg_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">pwm_reg.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="pwm__reg_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/********************************************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @file    pwm_reg.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * @brief   This is the header file for B91</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * @author  D.M.H / Z.S.X</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * @date    2019</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * @par     Copyright (c) 2019, Telink Semiconductor (Shanghai) Co., Ltd. (&quot;TELINK&quot;)</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *          All rights reserved.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *          </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *          Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *          modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *          </span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *              1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *              notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *          </span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *              2. Unless for usage inside a TELINK integrated circuit, redistributions </span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *              in binary form must reproduce the above copyright notice, this list of </span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *              conditions and the following disclaimer in the documentation and/or other</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *              materials provided with the distribution.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *          </span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *              3. Neither the name of TELINK, nor the names of its contributors may be </span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *              used to endorse or promote products derived from this software without </span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *              specific prior written permission.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *          </span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *              4. This software, with or without modification, must only be used with a</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *              TELINK integrated circuit. All other usages are subject to written permission</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *              from TELINK and different commercial license may apply.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *              5. Licensee shall be solely responsible for any claim to the extent arising out of or </span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *              relating to such deletion(s), modification(s) or alteration(s).</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *         </span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *          THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *          ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *          WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *          DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDER BE LIABLE FOR ANY</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *          DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *          (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *          LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *          ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *          (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *          SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *         </span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *******************************************************************************************************/</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifndef PWM_REG_H</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define PWM_REG_H</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;../../../common/bit.h&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;../sys.h&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/*******************************      pwm registers: 0x140400      ******************************/</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#aa14f0ea84350c206fa331192ff3d8b2b">   54</a></span>&#160;<span class="preprocessor">#define reg_pwm_data_buf_adr        0x80140448</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">   60</a></span>&#160;<span class="preprocessor">#define     REG_PWM_BASE            0x140400</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a743524882777cf3158ef66832b29ba46">   66</a></span>&#160;<span class="preprocessor">#define reg_pwm_enable          REG_ADDR8(REG_PWM_BASE)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">enum</span>{</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a1b70d876770ccff427513794d6b0b2a7a52edfe215423d02ff985f392ca7e9b51">   68</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a1b70d876770ccff427513794d6b0b2a7a52edfe215423d02ff985f392ca7e9b51">FLD_PWM1_EN</a>  =              BIT(1),</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a1b70d876770ccff427513794d6b0b2a7a30e44ae3e81d37b573f375e8f46ca78d">   69</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a1b70d876770ccff427513794d6b0b2a7a30e44ae3e81d37b573f375e8f46ca78d">FLD_PWM2_EN</a>  =              BIT(2),</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a1b70d876770ccff427513794d6b0b2a7afc8b17fd85847a3557f3731f679d2b91">   70</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a1b70d876770ccff427513794d6b0b2a7afc8b17fd85847a3557f3731f679d2b91">FLD_PWM3_EN</a>  =              BIT(3),</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a1b70d876770ccff427513794d6b0b2a7a3357fbb19917dc23b6351a189a7060dc">   71</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a1b70d876770ccff427513794d6b0b2a7a3357fbb19917dc23b6351a189a7060dc">FLD_PWM4_EN</a>  =              BIT(4),</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a1b70d876770ccff427513794d6b0b2a7a7eccd403c97b1b1595b2bacd206b58c8">   72</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a1b70d876770ccff427513794d6b0b2a7a7eccd403c97b1b1595b2bacd206b58c8">FLD_PWM5_EN</a>  =              BIT(5),</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;};</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#ac608ee91c28c1c4576c56a63621ff55f">   79</a></span>&#160;<span class="preprocessor">#define reg_pwm0_enable         REG_ADDR8(REG_PWM_BASE+0x01)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keyword">enum</span>{</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a70ad55be767ca0a42c9150d24618e4caa2201b6e965d62759a9337b549ef40214">   81</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a70ad55be767ca0a42c9150d24618e4caa2201b6e965d62759a9337b549ef40214">FLD_PWM0_EN</a>  =              BIT(0),</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;};</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a71bf44dcf62de30ebd932857e9f81745">   88</a></span>&#160;<span class="preprocessor">#define reg_pwm_clkdiv          REG_ADDR8(REG_PWM_BASE+0x02)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a500d3fed50034393078cfb61991e1f56">   94</a></span>&#160;<span class="preprocessor">#define reg_pwm0_mode           REG_ADDR8(REG_PWM_BASE+0x03)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a1afa99213db3ebc4cb1f3f279a50b912">  101</a></span>&#160;<span class="preprocessor">#define reg_pwm_invert          REG_ADDR8(REG_PWM_BASE+0x04)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="keyword">enum</span>{</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80ab15aab5499d108f16b7b1fbb69524219">  103</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80ab15aab5499d108f16b7b1fbb69524219">FLD_PWM0_OUT_INVERT</a>  =      BIT(0),</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80a0ea9c35cb96aec3f32f40261c75ae1c8">  104</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80a0ea9c35cb96aec3f32f40261c75ae1c8">FLD_PWM1_OUT_INVERT</a>  =      BIT(1),</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80a23baa287490ec0e60d81187321628904">  105</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80a23baa287490ec0e60d81187321628904">FLD_PWM2_OUT_INVERT</a>  =      BIT(2),</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80ac2f3ab74b7ad00fcce50f590424250e6">  106</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80ac2f3ab74b7ad00fcce50f590424250e6">FLD_PWM3_OUT_INVERT</a>  =      BIT(3),</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80aad30b45fa20b519dae031f0438f43028">  107</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80aad30b45fa20b519dae031f0438f43028">FLD_PWM4_OUT_INVERT</a>  =      BIT(4),</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80af3b518a0426812ff81606d427ae17468">  108</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80af3b518a0426812ff81606d427ae17468">FLD_PWM5_OUT_INVERT</a>  =      BIT(5),</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;};</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#af132d6234f0ce10bb0b56f9ee292d8f6">  116</a></span>&#160;<span class="preprocessor">#define reg_pwm_n_invert        REG_ADDR8(REG_PWM_BASE+0x05)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keyword">enum</span>{</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9aa9d607054854bdf00193302da06a3cb7">  118</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9aa9d607054854bdf00193302da06a3cb7">FLD_PWM0_INV_OUT_INVERT</a>  =      BIT(0),</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9a6507449e1f8c4d1888f31531536285fb">  119</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9a6507449e1f8c4d1888f31531536285fb">FLD_PWM1_INV_OUT_INVERT</a>  =      BIT(1),</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9a29e50798d9fe70dc3471fba963d19427">  120</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9a29e50798d9fe70dc3471fba963d19427">FLD_PWM2_INV_OUT_INVERT</a>  =      BIT(2),</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9af88325547341d14081f59031335acdf2">  121</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9af88325547341d14081f59031335acdf2">FLD_PWM3_INV_OUT_INVERT</a>  =      BIT(3),</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9a376010c7b9fc245f2ad69d23a22dc231">  122</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9a376010c7b9fc245f2ad69d23a22dc231">FLD_PWM4_INV_OUT_INVERT</a>  =      BIT(4),</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9aaf7b0dccb3b78098c0677e6d2df4e73c">  123</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9aaf7b0dccb3b78098c0677e6d2df4e73c">FLD_PWM5_INV_OUT_INVERT</a>  =      BIT(5),</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;};</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> * This register represents Signal frame polarity of PWM5~PWM0.By default, PWM outputs high level under Count status and low level under Remaining status.</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> * If the corresponding bit is set to 1, the high and low levels in different states will be reversed.</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> * BIT(0):pwm0 out low level first. ~BIT(0):pwm0 out high level first.</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> * BIT(1):pwm1 out low level first. ~BIT(1):pwm1 out high level first.</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> * BIT(2):pwm2 out low level first. ~BIT(2):pwm2 out high level first.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> * BIT(3):pwm3 out low level first. ~BIT(3):pwm3 out high level first.</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> * BIT(4):pwm4 out low level first. ~BIT(4):pwm4 out high level first.</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> * BIT(5):pwm5 out low level first. ~BIT(5):pwm5 out high level first.</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a204b4326d5082ec0abe25cb10fa5c40a">  137</a></span>&#160;<span class="preprocessor">#define reg_pwm_pol             REG_ADDR8(REG_PWM_BASE+0x06)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="keyword">enum</span>{</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbda3162e7316513dcc941079a711cf41fa5">  139</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbda3162e7316513dcc941079a711cf41fa5">FLD_PWM0_FIRST_OUT_LEVEL</a>  =     BIT(0),</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbda8ef011e93834d526dccff693a3e5cb01">  140</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbda8ef011e93834d526dccff693a3e5cb01">FLD_PWM1_FIRST_OUT_LEVEL</a>  =     BIT(1),</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbda6f6f05d2019afaa1b6e2b5663b8b58c6">  141</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbda6f6f05d2019afaa1b6e2b5663b8b58c6">FLD_PWM2_FIRST_OUT_LEVEL</a>  =     BIT(2),</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbdad82bd7deb362c6c26fffd131a25d05f3">  142</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbdad82bd7deb362c6c26fffd131a25d05f3">FLD_PWM3_FIRST_OUT_LEVEL</a>  =     BIT(3),</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbdaa92b3e20a5a9efbf932e894bea03eff3">  143</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbdaa92b3e20a5a9efbf932e894bea03eff3">FLD_PWM4_FIRST_OUT_LEVEL</a>  =     BIT(4),</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbdacbb2793d08b199a8c8b16afe8ba3c7f8">  144</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbdacbb2793d08b199a8c8b16afe8ba3c7f8">FLD_PWM5_FIRST_OUT_LEVEL</a>  =     BIT(5),</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;};</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> * This register represents 32K clock source with PWM5 ~ PWM0 enabled</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> * If the system has a 32K clock source, whether it is 32K_RC or 32K_Crystal, as long as the corresponding</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> * BIT of 0x140407 is configured, the corresponding PWM Channel can get 32K clock source.</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a0c8e4b937e63cb64dc84b043c3b23181">  153</a></span>&#160;<span class="preprocessor">#define reg_pwm_mode32k         REG_ADDR8(REG_PWM_BASE+0x07)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="keyword">enum</span>{</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84aa937d557018a8d7991fae7d2b0531aba">  155</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84aa937d557018a8d7991fae7d2b0531aba">FLD_PWM0_32K_ENABLE</a>       =     BIT(0),</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84ade8ab2f236216508391655f269875895">  156</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84ade8ab2f236216508391655f269875895">FLD_PWM1_32K_ENABLE</a>       =     BIT(1),</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84a7fdbc346f557dbf974f555e37facf474">  157</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84a7fdbc346f557dbf974f555e37facf474">FLD_PWM2_32K_ENABLE</a>       =     BIT(2),</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84a49db6ba5e3e9259580f3d6c9d02f6af1">  158</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84a49db6ba5e3e9259580f3d6c9d02f6af1">FLD_PWM3_32K_ENABLE</a>       =     BIT(3),</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84aff1b0ae8fa4b353d538ef934df6d89e3">  159</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84aff1b0ae8fa4b353d538ef934df6d89e3">FLD_PWM4_32K_ENABLE</a>       =     BIT(4),</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84a4d2be73d59664edad691e08251d2cdb9">  160</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84a4d2be73d59664edad691e08251d2cdb9">FLD_PWM5_32K_ENABLE</a>       =     BIT(5),</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;};</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#ae2854cdf8995cac89cf8ab37ad30a177">  168</a></span>&#160;<span class="preprocessor">#define reg_pwm_cmp(i)          REG_ADDR16(REG_PWM_BASE+0x14 +(i &lt;&lt; 2))</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a9917cff1071af52a3cd9e2161438e2d9">  175</a></span>&#160;<span class="preprocessor">#define reg_pwm_cycle(i)        REG_ADDR32(REG_PWM_BASE+0x14 + (i &lt;&lt; 2))</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="keyword">enum</span>{</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a634f9f55e799f3052a34590f08100017a04461b2e3a9ce3ad56162c117392eaf1">  177</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a634f9f55e799f3052a34590f08100017a04461b2e3a9ce3ad56162c117392eaf1">FLD_PWM_CMP</a>  =              BIT_RNG(0,15),</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a634f9f55e799f3052a34590f08100017abc07d436ef6bba7a277ffacb9d9e37ef">  178</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a634f9f55e799f3052a34590f08100017abc07d436ef6bba7a277ffacb9d9e37ef">FLD_PWM_MAX</a>  =              BIT_RNG(16,31),</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;};</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a141b40f4a98b5aa258740a20cb14dc7f">  186</a></span>&#160;<span class="preprocessor">#define reg_pwm_max(i)          REG_ADDR16(REG_PWM_BASE+0x16 + (i &lt;&lt; 2))</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#ad2e9136bd841c50b9cf670623c43075c">  192</a></span>&#160;<span class="preprocessor">#define reg_pwm0_pulse_num0     REG_ADDR8(REG_PWM_BASE+0x2c)//0x2c[7:0]</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#ad57b713ae6e9efca09a79c18c712f9e2">  193</a></span>&#160;<span class="preprocessor">#define reg_pwm0_pulse_num1     REG_ADDR8(REG_PWM_BASE+0x2d)//0x2d[5:0]</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064">  200</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>{</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a59755b7d432f11407c9e2752fd66c494">  201</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a59755b7d432f11407c9e2752fd66c494">FLD_PWM0_PNUM_IRQ</a>                    =      BIT(0),</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a235268578bcd3cbe456a9f25b58367ae">  202</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a235268578bcd3cbe456a9f25b58367ae">FLD_PWM0_IR_DMA_FIFO_IRQ</a>             =      BIT(1),</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064af2e8438c41cfa560ba2269c68f2e3836">  203</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064af2e8438c41cfa560ba2269c68f2e3836">FLD_PWM0_FRAME_DONE_IRQ</a>              =      BIT(2),</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a2fc7f787ef11a737ab62c7b7f16dedc7">  204</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a2fc7f787ef11a737ab62c7b7f16dedc7">FLD_PWM1_FRAME_DONE_IRQ</a>              =      BIT(3),</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a7093c4ea284cc58b217e9f1b3b036d35">  205</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a7093c4ea284cc58b217e9f1b3b036d35">FLD_PWM2_FRAME_DONE_IRQ</a>              =      BIT(4),</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a56e8fe349533ec36959b092a50bdf096">  206</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a56e8fe349533ec36959b092a50bdf096">FLD_PWM3_FRAME_DONE_IRQ</a>             =       BIT(5),</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a2a7ecb923b2ff8d3aef9766eb341d8c9">  207</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a2a7ecb923b2ff8d3aef9766eb341d8c9">FLD_PWM4_FRAME_DONE_IRQ</a>             =       BIT(6),</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064adcf78eb46049e4fcb9e1107babb2d411">  208</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064adcf78eb46049e4fcb9e1107babb2d411">FLD_PWM5_FRAME_DONE_IRQ</a>             =       BIT(7),</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a727f5dc7185b3023e031081d0d70d462">  210</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a727f5dc7185b3023e031081d0d70d462">FLD_PWM0_IR_FIFO_IRQ</a>                =        BIT(16),</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;}<a class="code" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064">pwm_irq_e</a>;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#aded28b855fb67ab113d30283626af8d3">  226</a></span>&#160;<span class="preprocessor">#define reg_pwm_irq_mask(i)     REG_ADDR8(REG_PWM_BASE+0x30+i*2)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a274c4f9a3200e36b57194d17ca6191a6">  242</a></span>&#160;<span class="preprocessor">#define reg_pwm_irq_sta(i)              REG_ADDR8(REG_PWM_BASE+0x31+i*2)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#aa75c4e6959b5cf3c2d2467e8d9d56d74">  248</a></span>&#160;<span class="preprocessor">#define reg_pwm_cnt(i)          REG_ADDR16(REG_PWM_BASE+0x34 +(i &lt;&lt; 1))</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#af8f97b9908acad3d83b0271b2d9e2f45">  254</a></span>&#160;<span class="preprocessor">#define reg_pwm_ncnt_l          REG_ADDR8(REG_PWM_BASE+0x40)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a31c6a843ce36d43e320a58d8dc3c5298">  260</a></span>&#160;<span class="preprocessor">#define reg_pwm_ncnt_h          REG_ADDR8(REG_PWM_BASE+0x41)</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a9fae8414e7beea6f297bb2ed84fbb49d">  266</a></span>&#160;<span class="preprocessor">#define reg_pwm_tcmp0_shadow    REG_ADDR16(REG_PWM_BASE+0x44)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a3bc087ddf668dd105b0647dbffccdee0">  272</a></span>&#160;<span class="preprocessor">#define reg_pwm_tmax0_shadow    REG_ADDR16(REG_PWM_BASE+0x46)</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a9b8ea3d47d64f6b56d8068bc103f4bfe">  278</a></span>&#160;<span class="preprocessor">#define reg_pwm_ir_fifo_dat(i)          REG_ADDR16(REG_PWM_BASE+0x48+i*2)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a6d208814c3978bf53ab0be10b34d8d9e">  285</a></span>&#160;<span class="preprocessor">#define reg_pwm_ir_fifo_irq_trig_level  REG_ADDR8(REG_PWM_BASE+0x4c)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="keyword">enum</span>{</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#ab39a415800ebd0d977c477376649649ba832c9846bb2fd1c7e1b93ba03ab7fbea">  287</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#ab39a415800ebd0d977c477376649649ba832c9846bb2fd1c7e1b93ba03ab7fbea">FLD_PWM0_FIFO_NUM_OF_TRIGGLE_LEVEL</a>  =       BIT_RNG(0,3),</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;};</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#aca85cf03bc6420a2e7ff2f4411927aef">  297</a></span>&#160;<span class="preprocessor">#define reg_pwm_ir_fifo_data_status     REG_ADDR8(0x14044d)</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="keyword">enum</span>{</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#ae33c78feb670de33d2abf21ec0624531a21e03bde61471ba345aaa6dfbd023609">  299</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#ae33c78feb670de33d2abf21ec0624531a21e03bde61471ba345aaa6dfbd023609">FLD_PWM0_IR_FIFO_DATA_NUM</a>   =       BIT_RNG(0,3),</div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#ae33c78feb670de33d2abf21ec0624531ae254a0fcc36f697b6f1380f6a49ad803">  300</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#ae33c78feb670de33d2abf21ec0624531ae254a0fcc36f697b6f1380f6a49ad803">FLD_PWM0_IR_FIFO_EMPTY</a>      =       BIT(4),</div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#ae33c78feb670de33d2abf21ec0624531adf5e8aff46a556c94637d55f0c0fdc38">  301</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#ae33c78feb670de33d2abf21ec0624531adf5e8aff46a556c94637d55f0c0fdc38">FLD_PWM0_IR_FIFO_FULL</a>       =       BIT(5),</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;};</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#af9bf8e82713e1f41c588a5b8f3f6e70a">  309</a></span>&#160;<span class="preprocessor">#define reg_pwm_ir_clr_fifo_data        REG_ADDR8(0x14044e)</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="keyword">enum</span>{</div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="pwm__reg_8h.html#a950bf8e3371138ceb9649d45e9a96340a4f97aed3e23dab606a3145bface68677">  311</a></span>&#160;    <a class="code" href="pwm__reg_8h.html#a950bf8e3371138ceb9649d45e9a96340a4f97aed3e23dab606a3145bface68677">FLD_PWM0_IR_FIFO_CLR_DATA</a>   =       BIT(0),</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;};</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="ttc" id="pwm__reg_8h_html_a5ac345934e03a08bc16575c2c829b064a59755b7d432f11407c9e2752fd66c494"><div class="ttname"><a href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a59755b7d432f11407c9e2752fd66c494">FLD_PWM0_PNUM_IRQ</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:201</div></div>
<div class="ttc" id="pwm__reg_8h_html_a4b4213b1f9d54da7c7e36bde32fc7c80aad30b45fa20b519dae031f0438f43028"><div class="ttname"><a href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80aad30b45fa20b519dae031f0438f43028">FLD_PWM4_OUT_INVERT</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:107</div></div>
<div class="ttc" id="pwm__reg_8h_html_a1b70d876770ccff427513794d6b0b2a7afc8b17fd85847a3557f3731f679d2b91"><div class="ttname"><a href="pwm__reg_8h.html#a1b70d876770ccff427513794d6b0b2a7afc8b17fd85847a3557f3731f679d2b91">FLD_PWM3_EN</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:70</div></div>
<div class="ttc" id="pwm__reg_8h_html_a4b4213b1f9d54da7c7e36bde32fc7c80a23baa287490ec0e60d81187321628904"><div class="ttname"><a href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80a23baa287490ec0e60d81187321628904">FLD_PWM2_OUT_INVERT</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:105</div></div>
<div class="ttc" id="pwm__reg_8h_html_a5ac345934e03a08bc16575c2c829b064a56e8fe349533ec36959b092a50bdf096"><div class="ttname"><a href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a56e8fe349533ec36959b092a50bdf096">FLD_PWM3_FRAME_DONE_IRQ</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:206</div></div>
<div class="ttc" id="pwm__reg_8h_html_a3babbf89cae9b856a12864a41506efbdad82bd7deb362c6c26fffd131a25d05f3"><div class="ttname"><a href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbdad82bd7deb362c6c26fffd131a25d05f3">FLD_PWM3_FIRST_OUT_LEVEL</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:142</div></div>
<div class="ttc" id="pwm__reg_8h_html_a950bf8e3371138ceb9649d45e9a96340a4f97aed3e23dab606a3145bface68677"><div class="ttname"><a href="pwm__reg_8h.html#a950bf8e3371138ceb9649d45e9a96340a4f97aed3e23dab606a3145bface68677">FLD_PWM0_IR_FIFO_CLR_DATA</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:311</div></div>
<div class="ttc" id="pwm__reg_8h_html_a5ac345934e03a08bc16575c2c829b064"><div class="ttname"><a href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064">pwm_irq_e</a></div><div class="ttdeci">pwm_irq_e</div><div class="ttdef"><b>Definition:</b> pwm_reg.h:200</div></div>
<div class="ttc" id="pwm__reg_8h_html_a1b70d876770ccff427513794d6b0b2a7a7eccd403c97b1b1595b2bacd206b58c8"><div class="ttname"><a href="pwm__reg_8h.html#a1b70d876770ccff427513794d6b0b2a7a7eccd403c97b1b1595b2bacd206b58c8">FLD_PWM5_EN</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:72</div></div>
<div class="ttc" id="pwm__reg_8h_html_a5ac345934e03a08bc16575c2c829b064a235268578bcd3cbe456a9f25b58367ae"><div class="ttname"><a href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a235268578bcd3cbe456a9f25b58367ae">FLD_PWM0_IR_DMA_FIFO_IRQ</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:202</div></div>
<div class="ttc" id="pwm__reg_8h_html_aa491173a6b1628f4ff82067b2e1ceaa9aaf7b0dccb3b78098c0677e6d2df4e73c"><div class="ttname"><a href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9aaf7b0dccb3b78098c0677e6d2df4e73c">FLD_PWM5_INV_OUT_INVERT</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:123</div></div>
<div class="ttc" id="pwm__reg_8h_html_a634f9f55e799f3052a34590f08100017abc07d436ef6bba7a277ffacb9d9e37ef"><div class="ttname"><a href="pwm__reg_8h.html#a634f9f55e799f3052a34590f08100017abc07d436ef6bba7a277ffacb9d9e37ef">FLD_PWM_MAX</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:178</div></div>
<div class="ttc" id="pwm__reg_8h_html_a3babbf89cae9b856a12864a41506efbdacbb2793d08b199a8c8b16afe8ba3c7f8"><div class="ttname"><a href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbdacbb2793d08b199a8c8b16afe8ba3c7f8">FLD_PWM5_FIRST_OUT_LEVEL</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:144</div></div>
<div class="ttc" id="pwm__reg_8h_html_a3babbf89cae9b856a12864a41506efbda6f6f05d2019afaa1b6e2b5663b8b58c6"><div class="ttname"><a href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbda6f6f05d2019afaa1b6e2b5663b8b58c6">FLD_PWM2_FIRST_OUT_LEVEL</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:141</div></div>
<div class="ttc" id="pwm__reg_8h_html_aa57e16cd48de3b9a989056ff8df26f84ade8ab2f236216508391655f269875895"><div class="ttname"><a href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84ade8ab2f236216508391655f269875895">FLD_PWM1_32K_ENABLE</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:156</div></div>
<div class="ttc" id="pwm__reg_8h_html_aa57e16cd48de3b9a989056ff8df26f84a49db6ba5e3e9259580f3d6c9d02f6af1"><div class="ttname"><a href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84a49db6ba5e3e9259580f3d6c9d02f6af1">FLD_PWM3_32K_ENABLE</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:158</div></div>
<div class="ttc" id="pwm__reg_8h_html_aa491173a6b1628f4ff82067b2e1ceaa9a29e50798d9fe70dc3471fba963d19427"><div class="ttname"><a href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9a29e50798d9fe70dc3471fba963d19427">FLD_PWM2_INV_OUT_INVERT</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:120</div></div>
<div class="ttc" id="pwm__reg_8h_html_a5ac345934e03a08bc16575c2c829b064a7093c4ea284cc58b217e9f1b3b036d35"><div class="ttname"><a href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a7093c4ea284cc58b217e9f1b3b036d35">FLD_PWM2_FRAME_DONE_IRQ</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:205</div></div>
<div class="ttc" id="pwm__reg_8h_html_aa57e16cd48de3b9a989056ff8df26f84aa937d557018a8d7991fae7d2b0531aba"><div class="ttname"><a href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84aa937d557018a8d7991fae7d2b0531aba">FLD_PWM0_32K_ENABLE</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:155</div></div>
<div class="ttc" id="pwm__reg_8h_html_ae33c78feb670de33d2abf21ec0624531ae254a0fcc36f697b6f1380f6a49ad803"><div class="ttname"><a href="pwm__reg_8h.html#ae33c78feb670de33d2abf21ec0624531ae254a0fcc36f697b6f1380f6a49ad803">FLD_PWM0_IR_FIFO_EMPTY</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:300</div></div>
<div class="ttc" id="pwm__reg_8h_html_a634f9f55e799f3052a34590f08100017a04461b2e3a9ce3ad56162c117392eaf1"><div class="ttname"><a href="pwm__reg_8h.html#a634f9f55e799f3052a34590f08100017a04461b2e3a9ce3ad56162c117392eaf1">FLD_PWM_CMP</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:177</div></div>
<div class="ttc" id="pwm__reg_8h_html_a1b70d876770ccff427513794d6b0b2a7a30e44ae3e81d37b573f375e8f46ca78d"><div class="ttname"><a href="pwm__reg_8h.html#a1b70d876770ccff427513794d6b0b2a7a30e44ae3e81d37b573f375e8f46ca78d">FLD_PWM2_EN</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:69</div></div>
<div class="ttc" id="pwm__reg_8h_html_ae33c78feb670de33d2abf21ec0624531adf5e8aff46a556c94637d55f0c0fdc38"><div class="ttname"><a href="pwm__reg_8h.html#ae33c78feb670de33d2abf21ec0624531adf5e8aff46a556c94637d55f0c0fdc38">FLD_PWM0_IR_FIFO_FULL</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:301</div></div>
<div class="ttc" id="pwm__reg_8h_html_aa491173a6b1628f4ff82067b2e1ceaa9aa9d607054854bdf00193302da06a3cb7"><div class="ttname"><a href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9aa9d607054854bdf00193302da06a3cb7">FLD_PWM0_INV_OUT_INVERT</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:118</div></div>
<div class="ttc" id="pwm__reg_8h_html_ab39a415800ebd0d977c477376649649ba832c9846bb2fd1c7e1b93ba03ab7fbea"><div class="ttname"><a href="pwm__reg_8h.html#ab39a415800ebd0d977c477376649649ba832c9846bb2fd1c7e1b93ba03ab7fbea">FLD_PWM0_FIFO_NUM_OF_TRIGGLE_LEVEL</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:287</div></div>
<div class="ttc" id="pwm__reg_8h_html_aa491173a6b1628f4ff82067b2e1ceaa9af88325547341d14081f59031335acdf2"><div class="ttname"><a href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9af88325547341d14081f59031335acdf2">FLD_PWM3_INV_OUT_INVERT</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:121</div></div>
<div class="ttc" id="pwm__reg_8h_html_a4b4213b1f9d54da7c7e36bde32fc7c80a0ea9c35cb96aec3f32f40261c75ae1c8"><div class="ttname"><a href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80a0ea9c35cb96aec3f32f40261c75ae1c8">FLD_PWM1_OUT_INVERT</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:104</div></div>
<div class="ttc" id="pwm__reg_8h_html_a5ac345934e03a08bc16575c2c829b064adcf78eb46049e4fcb9e1107babb2d411"><div class="ttname"><a href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064adcf78eb46049e4fcb9e1107babb2d411">FLD_PWM5_FRAME_DONE_IRQ</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:208</div></div>
<div class="ttc" id="pwm__reg_8h_html_a5ac345934e03a08bc16575c2c829b064a2fc7f787ef11a737ab62c7b7f16dedc7"><div class="ttname"><a href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a2fc7f787ef11a737ab62c7b7f16dedc7">FLD_PWM1_FRAME_DONE_IRQ</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:204</div></div>
<div class="ttc" id="pwm__reg_8h_html_a5ac345934e03a08bc16575c2c829b064a2a7ecb923b2ff8d3aef9766eb341d8c9"><div class="ttname"><a href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a2a7ecb923b2ff8d3aef9766eb341d8c9">FLD_PWM4_FRAME_DONE_IRQ</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:207</div></div>
<div class="ttc" id="pwm__reg_8h_html_a5ac345934e03a08bc16575c2c829b064a727f5dc7185b3023e031081d0d70d462"><div class="ttname"><a href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a727f5dc7185b3023e031081d0d70d462">FLD_PWM0_IR_FIFO_IRQ</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:210</div></div>
<div class="ttc" id="pwm__reg_8h_html_a5ac345934e03a08bc16575c2c829b064af2e8438c41cfa560ba2269c68f2e3836"><div class="ttname"><a href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064af2e8438c41cfa560ba2269c68f2e3836">FLD_PWM0_FRAME_DONE_IRQ</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:203</div></div>
<div class="ttc" id="pwm__reg_8h_html_a4b4213b1f9d54da7c7e36bde32fc7c80ab15aab5499d108f16b7b1fbb69524219"><div class="ttname"><a href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80ab15aab5499d108f16b7b1fbb69524219">FLD_PWM0_OUT_INVERT</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:103</div></div>
<div class="ttc" id="pwm__reg_8h_html_a70ad55be767ca0a42c9150d24618e4caa2201b6e965d62759a9337b549ef40214"><div class="ttname"><a href="pwm__reg_8h.html#a70ad55be767ca0a42c9150d24618e4caa2201b6e965d62759a9337b549ef40214">FLD_PWM0_EN</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:81</div></div>
<div class="ttc" id="pwm__reg_8h_html_a4b4213b1f9d54da7c7e36bde32fc7c80ac2f3ab74b7ad00fcce50f590424250e6"><div class="ttname"><a href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80ac2f3ab74b7ad00fcce50f590424250e6">FLD_PWM3_OUT_INVERT</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:106</div></div>
<div class="ttc" id="pwm__reg_8h_html_a1b70d876770ccff427513794d6b0b2a7a52edfe215423d02ff985f392ca7e9b51"><div class="ttname"><a href="pwm__reg_8h.html#a1b70d876770ccff427513794d6b0b2a7a52edfe215423d02ff985f392ca7e9b51">FLD_PWM1_EN</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:68</div></div>
<div class="ttc" id="pwm__reg_8h_html_a3babbf89cae9b856a12864a41506efbda8ef011e93834d526dccff693a3e5cb01"><div class="ttname"><a href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbda8ef011e93834d526dccff693a3e5cb01">FLD_PWM1_FIRST_OUT_LEVEL</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:140</div></div>
<div class="ttc" id="pwm__reg_8h_html_a3babbf89cae9b856a12864a41506efbdaa92b3e20a5a9efbf932e894bea03eff3"><div class="ttname"><a href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbdaa92b3e20a5a9efbf932e894bea03eff3">FLD_PWM4_FIRST_OUT_LEVEL</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:143</div></div>
<div class="ttc" id="pwm__reg_8h_html_aa491173a6b1628f4ff82067b2e1ceaa9a6507449e1f8c4d1888f31531536285fb"><div class="ttname"><a href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9a6507449e1f8c4d1888f31531536285fb">FLD_PWM1_INV_OUT_INVERT</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:119</div></div>
<div class="ttc" id="pwm__reg_8h_html_a3babbf89cae9b856a12864a41506efbda3162e7316513dcc941079a711cf41fa5"><div class="ttname"><a href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbda3162e7316513dcc941079a711cf41fa5">FLD_PWM0_FIRST_OUT_LEVEL</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:139</div></div>
<div class="ttc" id="pwm__reg_8h_html_a4b4213b1f9d54da7c7e36bde32fc7c80af3b518a0426812ff81606d427ae17468"><div class="ttname"><a href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80af3b518a0426812ff81606d427ae17468">FLD_PWM5_OUT_INVERT</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:108</div></div>
<div class="ttc" id="pwm__reg_8h_html_aa57e16cd48de3b9a989056ff8df26f84a4d2be73d59664edad691e08251d2cdb9"><div class="ttname"><a href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84a4d2be73d59664edad691e08251d2cdb9">FLD_PWM5_32K_ENABLE</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:160</div></div>
<div class="ttc" id="pwm__reg_8h_html_aa491173a6b1628f4ff82067b2e1ceaa9a376010c7b9fc245f2ad69d23a22dc231"><div class="ttname"><a href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9a376010c7b9fc245f2ad69d23a22dc231">FLD_PWM4_INV_OUT_INVERT</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:122</div></div>
<div class="ttc" id="pwm__reg_8h_html_aa57e16cd48de3b9a989056ff8df26f84a7fdbc346f557dbf974f555e37facf474"><div class="ttname"><a href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84a7fdbc346f557dbf974f555e37facf474">FLD_PWM2_32K_ENABLE</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:157</div></div>
<div class="ttc" id="pwm__reg_8h_html_ae33c78feb670de33d2abf21ec0624531a21e03bde61471ba345aaa6dfbd023609"><div class="ttname"><a href="pwm__reg_8h.html#ae33c78feb670de33d2abf21ec0624531a21e03bde61471ba345aaa6dfbd023609">FLD_PWM0_IR_FIFO_DATA_NUM</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:299</div></div>
<div class="ttc" id="pwm__reg_8h_html_a1b70d876770ccff427513794d6b0b2a7a3357fbb19917dc23b6351a189a7060dc"><div class="ttname"><a href="pwm__reg_8h.html#a1b70d876770ccff427513794d6b0b2a7a3357fbb19917dc23b6351a189a7060dc">FLD_PWM4_EN</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:71</div></div>
<div class="ttc" id="pwm__reg_8h_html_aa57e16cd48de3b9a989056ff8df26f84aff1b0ae8fa4b353d538ef934df6d89e3"><div class="ttname"><a href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84aff1b0ae8fa4b353d538ef934df6d89e3">FLD_PWM4_32K_ENABLE</a></div><div class="ttdef"><b>Definition:</b> pwm_reg.h:159</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_1168cc3fafbbeb392d47926f8117eace.html">B91_Driver_Demo</a></li><li class="navelem"><a class="el" href="dir_5709318247154c62888f928c62d473d2.html">drivers</a></li><li class="navelem"><a class="el" href="dir_69c112c435a8545565ab0dd11eeda758.html">B91</a></li><li class="navelem"><a class="el" href="dir_718164420ec71f7a8c173944be786975.html">reg_include</a></li><li class="navelem"><a class="el" href="pwm__reg_8h.html">pwm_reg.h</a></li>
    <li class="footer">Generated on Tue Sep 15 2020 13:20:39 for API User guide for TLSRB91 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
