# 552-Project
Creating a MIPS-style CPU

## Phase 1
Notes for Organizing Tasks: [552 Phase 1 Ls & S](https://docs.google.com/document/d/1EIT2YE9qVkbk8FTKkhfBuAA56mgEnbDFtGcCBj3Gh_Q/edit?usp=sharing)
### WISC-S24 ISA Specifications
1) Compute Instructions
2) Memory Instructions
3) Control Instructions/Signals

### Memory System   
1) Single-cycle Instruction Memory
2) Data Memory

### Implementation
1) Design
2) Reset Sequence
3) Flags

### Interface

## Phase 2
Notes for Organizing Tasks: [552 Phase 2 Ls & S](https://docs.google.com/document/d/1y9UCU4n6IKvuGggkueLkYqsHJ61Ny8DloFpfxA_CdJo/edit?usp=sharing)

### WISC-S24 ISA
Taken from Phase 1

### Memory System
1) Single-cycle Instruction Memory
2) Data Memory

### Implementation
1) Pipelined Design
2) Stall/Flush
3) HLT Instruction
4) Schematic
5) Reset Sequence

### Interface

## Phase 3
Notes for Organizing Tasks: [552 Phase 3 Ls & S](https://docs.google.com/document/d/1YM8i2Yb8ccyNJaa44eLtaTqhkNNdRK-CRXRGu7oWseA/edit?pli=1)
### WISC-S24 ISA
Taken from Phase 2

### Memory System
1) I-cache and D-cache modules
2) Cache controllers for reading and writing to the caches
3) Interface between the caches and memory
4) Interface between the I-cache and the IF pipeline stage
5) Interface between the D-cache and the MEM pipeline stage.

### Implementation
1) Cache/Memory Specification
2) Cache Hits Reads/Writes
3) Cache Miss Handler FSM
4) Memory Contention on Cache Misses

### Interface
