module man_decoding(
           input wire	clk_in,
           input wire	rst,
           //    input wire	clk_3us,
           input wire manchester,

           output reg[13: 0] code

       );

reg [13: 0]rx_buf;



reg manchester_neg = 0;
reg manchester_pos = 0;
reg [2: 0] manchester_r = 0;


always@(posedge clk_in)   // 打两拍捕获manchester码上升下降沿
begin
    manchester_r	<= {manchester_r[1: 0], manchester};
    manchester_neg	<= manchester_r[2] & (~manchester_r[1]);
    manchester_pos	<= (~manchester_r[2]) & manchester_r[1];
end


reg [3: 0]state = 0;
reg [10: 0]cnt = 0;


// receive slave code
always@(posedge clk_in)        // 计时
begin
    if (state == 1)
    begin
        cnt = cnt + 1;
    end
    else
    begin
        cnt = 0;
    end
end

always@(posedge clk_in)
begin
    case (state)
        0:
            if (manchester_neg | manchester_pos)
            begin
                state = 1;      // 开始解码
            end
        1:
            if (cnt > 540)       // 超时   18 3us   18*28-1  18*30
            begin
                state = 2;
            end
        2:                           // 解码结束

            state = 0;
    endcase
end

reg [10: 0]cnt_bit = 0;

always@(posedge clk_in)
begin
    case (state)
        1:
            if (cnt_bit == 17)       // 3us
            begin
                rx_buf = manchester;
                rx_buf = rx_buf << 1;
                cnt_bit = 0;
            end
            else
            begin
                cnt_bit = cnt_bit;
            end
        cnt_bit = cnt_bit + 1;

        2:
            code = rx_buf;
    endcase
end

endmodule
