<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Nov  1 22:49:22 2023" VIVADOVERSION="2022.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="proc_sys" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="10000000" DIR="I" NAME="aclk_0" SIGIS="clk" SIGNAME="External_Ports_aclk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cmpy_0" PORT="aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXIS_A_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="cmpy_0_s_axis_a_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cmpy_0" PORT="s_axis_a_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_A_0_tvalid" SIGIS="undef" SIGNAME="cmpy_0_s_axis_a_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cmpy_0" PORT="s_axis_a_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXIS_B_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="cmpy_0_s_axis_b_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cmpy_0" PORT="s_axis_b_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_B_0_tvalid" SIGIS="undef" SIGNAME="cmpy_0_s_axis_b_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cmpy_0" PORT="s_axis_b_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M_AXIS_DOUT_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="cmpy_0_m_axis_dout_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cmpy_0" PORT="m_axis_dout_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIS_DOUT_0_tvalid" SIGIS="undef" SIGNAME="cmpy_0_m_axis_dout_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cmpy_0" PORT="m_axis_dout_tvalid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_A_0" NAME="S_AXIS_A_0" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="proc_sys_aclk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_A_0_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_A_0_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_B_0" NAME="S_AXIS_B_0" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="proc_sys_aclk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_B_0_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_B_0_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="cmpy_0_M_AXIS_DOUT" NAME="M_AXIS_DOUT_0" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="proc_sys_aclk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type generated dependency set_width format long minimum {} maximum {}} value 16} stride {attribs {resolve_type generated dependency set_stride format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency set_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_a_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value a_tuser} enabled {attribs {resolve_type generated dependency a_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency a_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_b_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value b_tuser} enabled {attribs {resolve_type generated dependency b_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency b_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency b_offset format long minimum {} maximum {}} value 0}}} field_ctrl_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ctrl_tuser} enabled {attribs {resolve_type generated dependency ctrl_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency ctrl_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency ctrl_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_DOUT_0_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_DOUT_0_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="21" FULLNAME="/cmpy_0" HWVERSION="6.0" INSTANCE="cmpy_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cmpy" VLNV="xilinx.com:ip:cmpy:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=cmpy;v=v6_0;d=pg104-cmpy.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICE" VALUE="xc7z020"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_OUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_LATENCY" VALUE="6"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="0"/>
        <PARAMETER NAME="HAS_NEGATE" VALUE="0"/>
        <PARAMETER NAME="SINGLE_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="ROUND" VALUE="0"/>
        <PARAMETER NAME="USE_DSP_CASCADES" VALUE="1"/>
        <PARAMETER NAME="C_THROTTLE_SCHEME" VALUE="3"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_A_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_A_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_B_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_B_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CTRL_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CTRL_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_TLAST_RESOLUTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_A_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_A_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_B_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_B_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_CTRL_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXIS_CTRL_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="proc_sys_cmpy_0_0"/>
        <PARAMETER NAME="APortWidth" VALUE="16"/>
        <PARAMETER NAME="HasATLAST" VALUE="false"/>
        <PARAMETER NAME="HasATUSER" VALUE="false"/>
        <PARAMETER NAME="ATUSERWidth" VALUE="1"/>
        <PARAMETER NAME="BPortWidth" VALUE="16"/>
        <PARAMETER NAME="HasBTLAST" VALUE="false"/>
        <PARAMETER NAME="HasBTUSER" VALUE="false"/>
        <PARAMETER NAME="BTUSERWidth" VALUE="1"/>
        <PARAMETER NAME="MultType" VALUE="Use_Mults"/>
        <PARAMETER NAME="OptimizeGoal" VALUE="Resources"/>
        <PARAMETER NAME="FlowControl" VALUE="NonBlocking"/>
        <PARAMETER NAME="RoundMode" VALUE="Truncate"/>
        <PARAMETER NAME="OutputWidth" VALUE="16"/>
        <PARAMETER NAME="HasCTRLTLAST" VALUE="false"/>
        <PARAMETER NAME="HasCTRLTUSER" VALUE="false"/>
        <PARAMETER NAME="CTRLTUSERWidth" VALUE="1"/>
        <PARAMETER NAME="OutTLASTBehv" VALUE="Null"/>
        <PARAMETER NAME="LatencyConfig" VALUE="Automatic"/>
        <PARAMETER NAME="MinimumLatency" VALUE="6"/>
        <PARAMETER NAME="ACLKEN" VALUE="false"/>
        <PARAMETER NAME="ARESETN" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_a_tvalid" SIGIS="undef" SIGNAME="cmpy_0_s_axis_a_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_imp" PORT="S_AXIS_A_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="cmpy_0_s_axis_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_imp" PORT="S_AXIS_A_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_b_tvalid" SIGIS="undef" SIGNAME="cmpy_0_s_axis_b_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_imp" PORT="S_AXIS_B_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_b_tdata" RIGHT="0" SIGIS="undef" SIGNAME="cmpy_0_s_axis_b_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_imp" PORT="S_AXIS_B_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tvalid" SIGIS="undef" SIGNAME="cmpy_0_m_axis_dout_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_imp" PORT="M_AXIS_DOUT_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_dout_tdata" RIGHT="0" SIGIS="undef" SIGNAME="cmpy_0_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_imp" PORT="M_AXIS_DOUT_0_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="cmpy_0_M_AXIS_DOUT" NAME="M_AXIS_DOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="proc_sys_aclk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type generated dependency set_width format long minimum {} maximum {}} value 16} stride {attribs {resolve_type generated dependency set_stride format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency set_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_a_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value a_tuser} enabled {attribs {resolve_type generated dependency a_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency a_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_b_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value b_tuser} enabled {attribs {resolve_type generated dependency b_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency b_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency b_offset format long minimum {} maximum {}} value 0}}} field_ctrl_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ctrl_tuser} enabled {attribs {resolve_type generated dependency ctrl_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency ctrl_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency ctrl_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_dout_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_dout_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_A_0" NAME="S_AXIS_A" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="proc_sys_aclk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_a_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_a_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_B_0" NAME="S_AXIS_B" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="proc_sys_aclk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_b_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_b_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
