Nothing to build in platform 'Convolution_Accel_HW'

13:08:49 **** Incremental Build of configuration Debug for project Convolution_Accel_APP ****
make all 
make --no-print-directory pre-build
a9-linaro-pre-build-step
' '
make --no-print-directory main-build
'Building file: ../src/helloworld.c'
'Invoking: ARM v7 gcc compiler'
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/helloworld.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -IC:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/sw/Convolution_Accel_HW/standalone_domain/bspinclude/include -MMD -MP -MF"src/helloworld.d" -MT"src/helloworld.o" -o "src/helloworld.o" "../src/helloworld.c"
In file included from ../src/helloworld.c:55:
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/sw/Convolution_Accel_HW/standalone_domain/bspinclude/include/xtime_l.h:85:9: note: #pragma message: For the sleep routines, Global timer is being used
 #pragma message ("For the sleep routines, Global timer is being used")
         ^~~~~~~
'Finished building: ../src/helloworld.c'
' '
'Building target: Convolution_Accel_APP.elf'
'Invoking: ARM v7 gcc linker'
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -LC:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/sw/Convolution_Accel_HW/standalone_domain/bsplib/lib -o "Convolution_Accel_APP.elf"  ./src/helloworld.o ./src/platform.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
'Finished building target: Convolution_Accel_APP.elf'
' '
'Invoking: ARM v7 Print Size'
arm-none-eabi-size Convolution_Accel_APP.elf  |tee "Convolution_Accel_APP.elf.size"
   text	   data	    bss	    dec	    hex	filename
  61844	   2696	  23440	  87980	  157ac	Convolution_Accel_APP.elf
'Finished building: Convolution_Accel_APP.elf.size'
' '
13:08:51 **** Incremental Build of configuration Debug for project Convolution_Accel_APP_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 50337 C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/Convolution_Accel_HW.xpfm standalone_domain C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP_system/Debug/system.bif
sdcard_gen --xpfm C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/Convolution_Accel_HW.xpfm --sys_config Convolution_Accel_HW --bif C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP_system/Debug/system.bif --bitstream C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit --elf C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
Running C:/Xilinx/Vitis/2019.2/bin/bootgen  -image C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN
