top: sv_chip2_hierarchy_no_mem_random

include_all_verilog_files: yes

clocks:
  - name: clk
    period:  1.0
