Source Block: hdl/projects/fmcjesdadc1/a5gt/system_top.v@233:249@HdlStmFor
    rx_sysref <= rx_sysref_m2 & ~rx_sysref_m3;
  end

  genvar n;
  generate
  for (n = 0; n < 4; n = n + 1) begin: g_align_1
  ad_jesd_align i_jesd_align (
    .rx_clk (rx_clk),
    .rx_ip_sof (rx_ip_sof_s),
    .rx_ip_data (rx_ip_data_s[n*32+31:n*32]),
    .rx_data (rx_data_s[n*32+31:n*32]));
  end
  endgenerate

  sld_signaltap #(
    .sld_advanced_trigger_entity ("basic,1,"),
    .sld_data_bits (130),

Diff Content:
- 238   for (n = 0; n < 4; n = n + 1) begin: g_align_1
- 239   ad_jesd_align i_jesd_align (
- 240     .rx_clk (rx_clk),
- 241     .rx_ip_sof (rx_ip_sof_s),
- 242     .rx_ip_data (rx_ip_data_s[n*32+31:n*32]),
- 243     .rx_data (rx_data_s[n*32+31:n*32]));
- 244   end

Clone Blocks:
