{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 23:15:26 2012 " "Info: Processing started: Tue Apr 10 23:15:26 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BoardTest -c BoardTest " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BoardTest -c BoardTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-BHV " "Info: Found design unit 1: clk_div-BHV" {  } { { "clk_div.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/clk_div.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/clk_div.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boardtest.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file boardtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoardTest-STR " "Info: Found design unit 1: BoardTest-STR" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 85 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BoardTest " "Info: Found entity 1: BoardTest" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Slave-BHV " "Info: Found design unit 1: SPI_Slave-BHV" {  } { { "SPI_Slave.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/SPI_Slave.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Slave " "Info: Found entity 1: SPI_Slave" {  } { { "SPI_Slave.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/SPI_Slave.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "BoardTest " "Info: Elaborating entity \"BoardTest\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BLED_Blue BoardTest.vhd(26) " "Warning (10541): VHDL Signal Declaration warning at BoardTest.vhd(26): used implicit default value for signal \"BLED_Blue\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BLED_Orange BoardTest.vhd(27) " "Warning (10541): VHDL Signal Declaration warning at BoardTest.vhd(27): used implicit default value for signal \"BLED_Orange\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PIC_PBUS_OK_OUT BoardTest.vhd(34) " "Warning (10541): VHDL Signal Declaration warning at BoardTest.vhd(34): used implicit default value for signal \"PIC_PBUS_OK_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PIC_SPI_MISO BoardTest.vhd(39) " "Warning (10541): VHDL Signal Declaration warning at BoardTest.vhd(39): used implicit default value for signal \"PIC_SPI_MISO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Ultra_T_Trigger BoardTest.vhd(43) " "Warning (10541): VHDL Signal Declaration warning at BoardTest.vhd(43): used implicit default value for signal \"Ultra_T_Trigger\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Ultra_B_Trigger BoardTest.vhd(45) " "Warning (10541): VHDL Signal Declaration warning at BoardTest.vhd(45): used implicit default value for signal \"Ultra_B_Trigger\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Motor_North BoardTest.vhd(49) " "Warning (10541): VHDL Signal Declaration warning at BoardTest.vhd(49): used implicit default value for signal \"Motor_North\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Motor_East BoardTest.vhd(50) " "Warning (10541): VHDL Signal Declaration warning at BoardTest.vhd(50): used implicit default value for signal \"Motor_East\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Motor_South BoardTest.vhd(51) " "Warning (10541): VHDL Signal Declaration warning at BoardTest.vhd(51): used implicit default value for signal \"Motor_South\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Motor_West BoardTest.vhd(52) " "Warning (10541): VHDL Signal Declaration warning at BoardTest.vhd(52): used implicit default value for signal \"Motor_West\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Camera_SCL BoardTest.vhd(55) " "Warning (10541): VHDL Signal Declaration warning at BoardTest.vhd(55): used implicit default value for signal \"Camera_SCL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Camera_RESET BoardTest.vhd(57) " "Warning (10541): VHDL Signal Declaration warning at BoardTest.vhd(57): used implicit default value for signal \"Camera_RESET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Camera_EXTCLK BoardTest.vhd(58) " "Warning (10541): VHDL Signal Declaration warning at BoardTest.vhd(58): used implicit default value for signal \"Camera_EXTCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_SPI_Clock BoardTest.vhd(65) " "Warning (10541): VHDL Signal Declaration warning at BoardTest.vhd(65): used implicit default value for signal \"FPGA_SPI_Clock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_SPI_MOSI BoardTest.vhd(67) " "Warning (10541): VHDL Signal Declaration warning at BoardTest.vhd(67): used implicit default value for signal \"FPGA_SPI_MOSI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_I2C_Clock BoardTest.vhd(70) " "Warning (10541): VHDL Signal Declaration warning at BoardTest.vhd(70): used implicit default value for signal \"FPGA_I2C_Clock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Gyro_ChipSelect BoardTest.vhd(74) " "Warning (10541): VHDL Signal Declaration warning at BoardTest.vhd(74): used implicit default value for signal \"Gyro_ChipSelect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_ChipSelect BoardTest.vhd(77) " "Warning (10541): VHDL Signal Declaration warning at BoardTest.vhd(77): used implicit default value for signal \"SRAM_ChipSelect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_WriteProtect BoardTest.vhd(78) " "Warning (10541): VHDL Signal Declaration warning at BoardTest.vhd(78): used implicit default value for signal \"SRAM_WriteProtect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Accel_SelAddr0 BoardTest.vhd(81) " "Warning (10541): VHDL Signal Declaration warning at BoardTest.vhd(81): used implicit default value for signal \"Accel_SelAddr0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:U_1HzClkDivider " "Info: Elaborating entity \"clk_div\" for hierarchy \"clk_div:U_1HzClkDivider\"" {  } { { "BoardTest.vhd" "U_1HzClkDivider" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "BLED_Blue\[0\] GND " "Warning (13410): Pin \"BLED_Blue\[0\]\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BLED_Blue\[1\] GND " "Warning (13410): Pin \"BLED_Blue\[1\]\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BLED_Blue\[2\] GND " "Warning (13410): Pin \"BLED_Blue\[2\]\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BLED_Blue\[3\] GND " "Warning (13410): Pin \"BLED_Blue\[3\]\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BLED_Orange\[0\] GND " "Warning (13410): Pin \"BLED_Orange\[0\]\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BLED_Orange\[1\] GND " "Warning (13410): Pin \"BLED_Orange\[1\]\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BLED_Orange\[2\] GND " "Warning (13410): Pin \"BLED_Orange\[2\]\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BLED_Orange\[3\] GND " "Warning (13410): Pin \"BLED_Orange\[3\]\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PIC_PBUS_OK_OUT GND " "Warning (13410): Pin \"PIC_PBUS_OK_OUT\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PIC_SPI_MISO GND " "Warning (13410): Pin \"PIC_SPI_MISO\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ultra_T_Trigger GND " "Warning (13410): Pin \"Ultra_T_Trigger\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ultra_B_Trigger GND " "Warning (13410): Pin \"Ultra_B_Trigger\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Motor_North GND " "Warning (13410): Pin \"Motor_North\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Motor_East GND " "Warning (13410): Pin \"Motor_East\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Motor_South GND " "Warning (13410): Pin \"Motor_South\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Motor_West GND " "Warning (13410): Pin \"Motor_West\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Camera_SCL GND " "Warning (13410): Pin \"Camera_SCL\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Camera_RESET GND " "Warning (13410): Pin \"Camera_RESET\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Camera_EXTCLK GND " "Warning (13410): Pin \"Camera_EXTCLK\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FPGA_SPI_Clock GND " "Warning (13410): Pin \"FPGA_SPI_Clock\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FPGA_SPI_MOSI GND " "Warning (13410): Pin \"FPGA_SPI_MOSI\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FPGA_I2C_Clock GND " "Warning (13410): Pin \"FPGA_I2C_Clock\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Gyro_ChipSelect GND " "Warning (13410): Pin \"Gyro_ChipSelect\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ChipSelect GND " "Warning (13410): Pin \"SRAM_ChipSelect\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_WriteProtect GND " "Warning (13410): Pin \"SRAM_WriteProtect\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Accel_SelAddr0 GND " "Warning (13410): Pin \"Accel_SelAddr0\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SPI_Slave " "Warning: Ignored assignments for entity \"SPI_Slave\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity SPI_Slave -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity SPI_Slave -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity SPI_Slave -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity SPI_Slave -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "33 " "Warning: Design contains 33 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_DS1085Z_0 " "Warning (15610): No output dependent on input pin \"clk_DS1085Z_0\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_DS1085Z_1 " "Warning (15610): No output dependent on input pin \"clk_DS1085Z_1\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_1\[0\] " "Warning (15610): No output dependent on input pin \"Switch_1\[0\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_1\[1\] " "Warning (15610): No output dependent on input pin \"Switch_1\[1\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_1\[2\] " "Warning (15610): No output dependent on input pin \"Switch_1\[2\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_1\[3\] " "Warning (15610): No output dependent on input pin \"Switch_1\[3\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_2 " "Warning (15610): No output dependent on input pin \"Switch_2\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_3 " "Warning (15610): No output dependent on input pin \"Switch_3\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_4 " "Warning (15610): No output dependent on input pin \"Switch_4\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIC_PBUS_A_D " "Warning (15610): No output dependent on input pin \"PIC_PBUS_A_D\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 31 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIC_PBUS_R_W " "Warning (15610): No output dependent on input pin \"PIC_PBUS_R_W\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIC_PBUS_OK_IN " "Warning (15610): No output dependent on input pin \"PIC_PBUS_OK_IN\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 33 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIC_SPI_SCLK " "Warning (15610): No output dependent on input pin \"PIC_SPI_SCLK\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 37 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIC_SPI_MOSI " "Warning (15610): No output dependent on input pin \"PIC_SPI_MOSI\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 38 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIC_SPI_Select " "Warning (15610): No output dependent on input pin \"PIC_SPI_Select\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 40 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ultra_T_Edge " "Warning (15610): No output dependent on input pin \"Ultra_T_Edge\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 44 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ultra_B_Edge " "Warning (15610): No output dependent on input pin \"Ultra_B_Edge\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 46 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_HD " "Warning (15610): No output dependent on input pin \"Camera_HD\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_VD " "Warning (15610): No output dependent on input pin \"Camera_VD\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DCLK " "Warning (15610): No output dependent on input pin \"Camera_DCLK\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[0\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[0\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[1\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[1\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[2\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[2\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[3\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[3\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[4\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[4\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[5\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[5\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[6\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[6\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[7\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[7\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_SPI_MISO " "Warning (15610): No output dependent on input pin \"FPGA_SPI_MISO\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 66 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Gyro_DataReady " "Warning (15610): No output dependent on input pin \"Gyro_DataReady\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 75 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Gyro_Interrupt " "Warning (15610): No output dependent on input pin \"Gyro_Interrupt\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 76 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Accel_Interrupt1 " "Warning (15610): No output dependent on input pin \"Accel_Interrupt1\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 79 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Accel_Interrupt2 " "Warning (15610): No output dependent on input pin \"Accel_Interrupt2\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 80 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Info: Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Info: Implemented 34 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Info: Implemented 10 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Info: Implemented 45 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 23:15:27 2012 " "Info: Processing ended: Tue Apr 10 23:15:27 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
