\subsection{arch Architecture Reference}
\label{classdiq2__samples_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=183pt]{d9/d99/classdiq2__samples_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+288}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+289}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+290}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf diq2\+\_\+sampling}  {\bfseries }  
\item 
{\bf test\+\_\+data\+\_\+dd}  {\bfseries }  
\item 
{\bf wr\+\_\+rx\+\_\+fifo\+\_\+v3}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf inst1\+\_\+data\+\_\+out\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+data\+\_\+out\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+data\+\_\+out\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+data\+\_\+out\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+data\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+data\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+data\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+data\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+data\+\_\+h\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+data\+\_\+l\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux1\+\_\+data\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux1\+\_\+data\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux1\+\_\+data\+\_\+h\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux1\+\_\+data\+\_\+l\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf en\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf en\+\_\+synch} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rstn\+\_\+with\+\_\+synch\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf lms7002\+\_\+ddin\+\_\+inst1}  {\bfseries diq2\+\_\+sampling}   
\item 
{\bf lms7002\+\_\+ddin\+\_\+inst2}  {\bfseries diq2\+\_\+sampling}   
\item 
{\bf test\+\_\+data\+\_\+dd\+\_\+inst3}  {\bfseries test\+\_\+data\+\_\+dd}   
\item 
{\bf wr\+\_\+rx\+\_\+fifo\+\_\+v3\+\_\+inst}  {\bfseries wr\+\_\+rx\+\_\+fifo\+\_\+v3}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 50} of file {\bf diq2\+\_\+samples.\+vhd}.



\subsubsection{Member Function Documentation}
\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+288@{P\+R\+O\+C\+E\+S\+S\+\_\+288}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+288@{P\+R\+O\+C\+E\+S\+S\+\_\+288}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+288clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+288 (
\begin{DoxyParamCaption}
\item[{}]{clk, }
\item[{}]{reset\+\_\+n}
\end{DoxyParamCaption}
)}\label{classdiq2__samples_1_1arch_a2d1dc3915f5b90dd8371346e1fa469e5}


Definition at line {\bf 164} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+289@{P\+R\+O\+C\+E\+S\+S\+\_\+289}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+289@{P\+R\+O\+C\+E\+S\+S\+\_\+289}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+289clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+289 (
\begin{DoxyParamCaption}
\item[{}]{clk, }
\item[{}]{reset\+\_\+n}
\end{DoxyParamCaption}
)}\label{classdiq2__samples_1_1arch_ad4955ced9d75bb4c0a30900cca2b6162}


Definition at line {\bf 189} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+290@{P\+R\+O\+C\+E\+S\+S\+\_\+290}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+290@{P\+R\+O\+C\+E\+S\+S\+\_\+290}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+290reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+290 (
\begin{DoxyParamCaption}
\item[{}]{reset\+\_\+n, }
\item[{}]{clk}
\end{DoxyParamCaption}
)}\label{classdiq2__samples_1_1arch_a28c70d7e810a61e3b92f5f4ed76901e3}


Definition at line {\bf 220} of file {\bf diq2\+\_\+samples.\+vhd}.



\subsubsection{Member Data Documentation}
\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!diq2\+\_\+sampling@{diq2\+\_\+sampling}}
\index{diq2\+\_\+sampling@{diq2\+\_\+sampling}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{diq2\+\_\+sampling}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq2\+\_\+sampling} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classdiq2__samples_1_1arch_a3c8364ce126f4f43f2efe407c790dd31}


Definition at line {\bf 72} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!en\+\_\+reg@{en\+\_\+reg}}
\index{en\+\_\+reg@{en\+\_\+reg}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{en\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf en\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__samples_1_1arch_a4e8de0855c4fd23db6b848f7c3a0c1ff}


Definition at line {\bf 68} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!en\+\_\+synch@{en\+\_\+synch}}
\index{en\+\_\+synch@{en\+\_\+synch}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{en\+\_\+synch}]{\setlength{\rightskip}{0pt plus 5cm}{\bf en\+\_\+synch} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__samples_1_1arch_a8ec8cde4e982f92100f479f87096a683}


Definition at line {\bf 68} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!inst1\+\_\+data\+\_\+out\+\_\+h@{inst1\+\_\+data\+\_\+out\+\_\+h}}
\index{inst1\+\_\+data\+\_\+out\+\_\+h@{inst1\+\_\+data\+\_\+out\+\_\+h}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{inst1\+\_\+data\+\_\+out\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+data\+\_\+out\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__samples_1_1arch_a2eb3e35cbebc95ae8f8394b71f02386c}


Definition at line {\bf 53} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!inst1\+\_\+data\+\_\+out\+\_\+l@{inst1\+\_\+data\+\_\+out\+\_\+l}}
\index{inst1\+\_\+data\+\_\+out\+\_\+l@{inst1\+\_\+data\+\_\+out\+\_\+l}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{inst1\+\_\+data\+\_\+out\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+data\+\_\+out\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__samples_1_1arch_a676a7edfc138c106c9f01424935d4445}


Definition at line {\bf 53} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!inst2\+\_\+data\+\_\+out\+\_\+h@{inst2\+\_\+data\+\_\+out\+\_\+h}}
\index{inst2\+\_\+data\+\_\+out\+\_\+h@{inst2\+\_\+data\+\_\+out\+\_\+h}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{inst2\+\_\+data\+\_\+out\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+data\+\_\+out\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__samples_1_1arch_a4c7825676c1bea92a2db9e1205e70583}


Definition at line {\bf 54} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!inst2\+\_\+data\+\_\+out\+\_\+l@{inst2\+\_\+data\+\_\+out\+\_\+l}}
\index{inst2\+\_\+data\+\_\+out\+\_\+l@{inst2\+\_\+data\+\_\+out\+\_\+l}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{inst2\+\_\+data\+\_\+out\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+data\+\_\+out\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__samples_1_1arch_ad4133c3b9994e40320256e895f0fff9a}


Definition at line {\bf 54} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!lms7002\+\_\+ddin\+\_\+inst1@{lms7002\+\_\+ddin\+\_\+inst1}}
\index{lms7002\+\_\+ddin\+\_\+inst1@{lms7002\+\_\+ddin\+\_\+inst1}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{lms7002\+\_\+ddin\+\_\+inst1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms7002\+\_\+ddin\+\_\+inst1} {\bfseries \textcolor{vhdlchar}{diq2\+\_\+sampling}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classdiq2__samples_1_1arch_a8bc4d6067f9b7bff3cebe7ebf058fdd7}


Definition at line {\bf 139} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!lms7002\+\_\+ddin\+\_\+inst2@{lms7002\+\_\+ddin\+\_\+inst2}}
\index{lms7002\+\_\+ddin\+\_\+inst2@{lms7002\+\_\+ddin\+\_\+inst2}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{lms7002\+\_\+ddin\+\_\+inst2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms7002\+\_\+ddin\+\_\+inst2} {\bfseries \textcolor{vhdlchar}{diq2\+\_\+sampling}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classdiq2__samples_1_1arch_ac2f16805464ea1930f63372506ec6165}


Definition at line {\bf 158} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!mux0\+\_\+data\+\_\+h@{mux0\+\_\+data\+\_\+h}}
\index{mux0\+\_\+data\+\_\+h@{mux0\+\_\+data\+\_\+h}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{mux0\+\_\+data\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+data\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__samples_1_1arch_a4b0eb140013d58f83441033032ed649c}


Definition at line {\bf 60} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!mux0\+\_\+data\+\_\+h\+\_\+reg@{mux0\+\_\+data\+\_\+h\+\_\+reg}}
\index{mux0\+\_\+data\+\_\+h\+\_\+reg@{mux0\+\_\+data\+\_\+h\+\_\+reg}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{mux0\+\_\+data\+\_\+h\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+data\+\_\+h\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__samples_1_1arch_a7427e954676e6ba6fa7b8017a4efed92}


Definition at line {\bf 61} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!mux0\+\_\+data\+\_\+l@{mux0\+\_\+data\+\_\+l}}
\index{mux0\+\_\+data\+\_\+l@{mux0\+\_\+data\+\_\+l}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{mux0\+\_\+data\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+data\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__samples_1_1arch_aa0cbaf1ff7176e4b8c44e1e72bb0deee}


Definition at line {\bf 60} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!mux0\+\_\+data\+\_\+l\+\_\+reg@{mux0\+\_\+data\+\_\+l\+\_\+reg}}
\index{mux0\+\_\+data\+\_\+l\+\_\+reg@{mux0\+\_\+data\+\_\+l\+\_\+reg}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{mux0\+\_\+data\+\_\+l\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+data\+\_\+l\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__samples_1_1arch_aff364b44fac5aa3d8605ce5cccd483fb}


Definition at line {\bf 61} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!mux1\+\_\+data\+\_\+h@{mux1\+\_\+data\+\_\+h}}
\index{mux1\+\_\+data\+\_\+h@{mux1\+\_\+data\+\_\+h}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{mux1\+\_\+data\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux1\+\_\+data\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__samples_1_1arch_a947e87705e86a9acd6af80686f4a34e3}


Definition at line {\bf 63} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!mux1\+\_\+data\+\_\+h\+\_\+reg@{mux1\+\_\+data\+\_\+h\+\_\+reg}}
\index{mux1\+\_\+data\+\_\+h\+\_\+reg@{mux1\+\_\+data\+\_\+h\+\_\+reg}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{mux1\+\_\+data\+\_\+h\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux1\+\_\+data\+\_\+h\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__samples_1_1arch_a88894f9aec2085a9fa7bea1cc6b23d0a}


Definition at line {\bf 64} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!mux1\+\_\+data\+\_\+l@{mux1\+\_\+data\+\_\+l}}
\index{mux1\+\_\+data\+\_\+l@{mux1\+\_\+data\+\_\+l}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{mux1\+\_\+data\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux1\+\_\+data\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__samples_1_1arch_af836e6e6d5d3ee993355036a01321d2b}


Definition at line {\bf 63} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!mux1\+\_\+data\+\_\+l\+\_\+reg@{mux1\+\_\+data\+\_\+l\+\_\+reg}}
\index{mux1\+\_\+data\+\_\+l\+\_\+reg@{mux1\+\_\+data\+\_\+l\+\_\+reg}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{mux1\+\_\+data\+\_\+l\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux1\+\_\+data\+\_\+l\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__samples_1_1arch_abde0b983363f7f78c2c5b51eb5f7576c}


Definition at line {\bf 64} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!rstn\+\_\+with\+\_\+synch\+\_\+en@{rstn\+\_\+with\+\_\+synch\+\_\+en}}
\index{rstn\+\_\+with\+\_\+synch\+\_\+en@{rstn\+\_\+with\+\_\+synch\+\_\+en}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{rstn\+\_\+with\+\_\+synch\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rstn\+\_\+with\+\_\+synch\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__samples_1_1arch_a76b9b2a51f91f58979dbb378d28ea26d}


Definition at line {\bf 70} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!test\+\_\+data\+\_\+dd@{test\+\_\+data\+\_\+dd}}
\index{test\+\_\+data\+\_\+dd@{test\+\_\+data\+\_\+dd}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{test\+\_\+data\+\_\+dd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+data\+\_\+dd} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classdiq2__samples_1_1arch_a421ea4544661fdd0a344a2f4238baf4b}


Definition at line {\bf 91} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!test\+\_\+data\+\_\+dd\+\_\+inst3@{test\+\_\+data\+\_\+dd\+\_\+inst3}}
\index{test\+\_\+data\+\_\+dd\+\_\+inst3@{test\+\_\+data\+\_\+dd\+\_\+inst3}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{test\+\_\+data\+\_\+dd\+\_\+inst3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+data\+\_\+dd\+\_\+inst3} {\bfseries \textcolor{vhdlchar}{test\+\_\+data\+\_\+dd}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classdiq2__samples_1_1arch_a65dad72d77d9e2a2026f8862bd808d17}


Definition at line {\bf 184} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!test\+\_\+data\+\_\+h@{test\+\_\+data\+\_\+h}}
\index{test\+\_\+data\+\_\+h@{test\+\_\+data\+\_\+h}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{test\+\_\+data\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+data\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__samples_1_1arch_a4bc7b74bd88b53c123f761ef46feb57d}


Definition at line {\bf 57} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!test\+\_\+data\+\_\+l@{test\+\_\+data\+\_\+l}}
\index{test\+\_\+data\+\_\+l@{test\+\_\+data\+\_\+l}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{test\+\_\+data\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+data\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__samples_1_1arch_a1bff54f296994f2317337276fca2e329}


Definition at line {\bf 57} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}}
\index{wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{wr\+\_\+rx\+\_\+fifo\+\_\+v3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+rx\+\_\+fifo\+\_\+v3} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classdiq2__samples_1_1arch_afe90fc79c689025e4f5bc01e7adf4312}


Definition at line {\bf 102} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}!wr\+\_\+rx\+\_\+fifo\+\_\+v3\+\_\+inst@{wr\+\_\+rx\+\_\+fifo\+\_\+v3\+\_\+inst}}
\index{wr\+\_\+rx\+\_\+fifo\+\_\+v3\+\_\+inst@{wr\+\_\+rx\+\_\+fifo\+\_\+v3\+\_\+inst}!diq2\+\_\+samples\+::arch@{diq2\+\_\+samples\+::arch}}
\paragraph[{wr\+\_\+rx\+\_\+fifo\+\_\+v3\+\_\+inst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+rx\+\_\+fifo\+\_\+v3\+\_\+inst} {\bfseries \textcolor{vhdlchar}{wr\+\_\+rx\+\_\+fifo\+\_\+v3}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classdiq2__samples_1_1arch_a92be4319f2c228c51fdb72a4d8b96980}


Definition at line {\bf 215} of file {\bf diq2\+\_\+samples.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+packets/{\bf diq2\+\_\+samples.\+vhd}\end{DoxyCompactItemize}
