
<html><head><title>Aliasing Nets to Hierarchical Nets in L2R/R2L Interface Elements</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="astha" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668946" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Aliasing Nets to Hierarchical Nets in L2R/R2L Interface Elements" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="Real Number Modeling, Real Number Modeling," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668946" />
<meta name="NextFile" content="L2R_R2L_Insertion_in_Multiple-Supply_Designs.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Inherited_Connections_in_R2L_L2R_Connect_Modules.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Aliasing Nets to Hierarchical Nets in L2R/R2L Interface Elements" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Inherited_Connections_in_R2L_L2R_Connect_Modules.html" title="Inherited_Connections_in_R2L_L2R_Connect_Modules">Inherited_Connections_in_R2L_L ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="L2R_R2L_Insertion_in_Multiple-Supply_Designs.html" title="L2R_R2L_Insertion_in_Multiple-Supply_Designs">L2R_R2L_Insertion_in_Multiple- ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Aliasing Nets to Hierarchical Nets in L2R/R2L Interface Elements</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="AliasingNetstoHierarchicalNetsinL2R/R2LInterfaceElements-Aliasing_Nets_to_Hierarchical_Nets"></span>You can alias a local net to a hierarchical net within Logic-to-Real (L2R) and Real-to-Logic (R2L) interface elements. To do this, use the <code>$real_net_alias</code>&#160;system function:</p>

<p><code> real_net_alias_system_function ::= </code></p>

<p><code> &#160;&#160;&#160;&#160;$real_net_alias (real_net_reference, hierarchical_reference_string) </code></p>

<p>Here, <code>real_net_reference</code>&#160;is a local net that is declared in the module containing the system function call. The local net can&#160;can be a scalar or a vector wreal net,&#160;a wreal array or SV-UDN real net array.&#160;If <code>real_net_reference</code> is a vector, it references the full vector. Part-select or bit-select of array is not supported.</p>

<p><code>hierarchical_reference_string </code>can be a string literal or a string parameter containing a hierarchical reference to the wreal net,&#160;a scalar element of a vector wreal net, a wreal array, or SV-UDN real net array. The array reference can be bit-select or part-select.&#160;In bit select array reference, the index must be an integer constant value.</p>

<p>In SV-UDN real net array connections, both the <code>real_net_reference</code> and <code>hierarchical_reference_string</code> arguments must be of the same nettype. And, the <code>$real_net_alias</code> system function does not support SV-UDN nets with struct type; and, returns zero value in this case.</p>

<p>When both the <code>real_net_reference</code> and <code>hierarchical_reference_string</code> arguments are arrays, each bit of the first argument connects to each of the second argument. When <code>real_net_reference</code> is array and <code>hierarchical_reference_string</code> is scalar or bit-select, each bit of the array would connect to the scalar or bit-select. And, when the <code>hierarchical_reference_string</code> is array, the width of both arguments should be identical.</p>

<p>The <code>$real_net_alias</code>&#160;system function returns <code>1</code>&#160;if <code>hierarchical_reference_string</code>&#160;points to a valid discrete wreal net and returns <code>0&#160;</code>(zero) otherwise.</p>

<p>The <code>$real_net_alias</code>&#160;system function can only be used in a digital block. You can use the <code>$real_net_alias</code>&#160;system function in both connect modules and Verilog-AMS modules.</p>

<p>You can use the Verilog-AMS function, <code>$analog_node_alias</code>, to alias a node to a hierarchical node within connect modules and regular modules.</p>

<p>In the following example both <code>real_net_reference</code> and <code>hierarchical_reference_string</code> arguments are wreal arrays, and the <code>real_net_reference</code> array reference, <code>top.top_sig[3:1]</code> is part-select.</p>

<p><code>// top.sv</code><br /><code>module top;</code><br /><code>&#160; &#160; wreal top_sig[3:0];</code></p>

<p><code>&#160;&#160;&#160; assign top_sig[0] = 0.1;</code><br /><code>&#160; &#160; assign top_sig[1] = 1.2;</code><br /><code>&#160; &#160; assign top_sig[2] = 2.3;</code><br /><code>&#160; &#160; assign top_sig[3] = 3.4;</code></p>

<p><code>&#160;&#160;&#160; foo f1 ();</code><br /><code>endmodule</code></p>

<p><code>module foo;</code><br /><code>&#160; &#160; wreal foo_sig[2:4];</code></p>

<p><code>&#160;&#160;&#160; reg r;</code><br /><code>&#160; &#160; initial begin</code><br /><code>&#160; &#160; &#160; &#160; r = $real_net_alias(foo_sig, &quot;top.top_sig[3:1]&quot;); // support part selection</code><br /><code>&#160; &#160; &#160; &#160; #3 $display(r,,foo_sig[2],, foo_sig[3],, foo_sig[4]);</code><br /><code>&#160; &#160; end</code><br /><code>endmodule</code></p>
<h4 id="AliasingNetstoHierarchicalNetsinL2R/R2LInterfaceElements-Limitations">Limitations</h4>
<ul><li>
<p>Real net defined in a VHDL module cannot be specified as target for <code>hierarchical_reference_string</code></p>
</li><li>
<p>The <code>hierarchical_reference_string</code> cannot have a VHDL top OOMR. For instance, in the following example, <code>top</code> cannot be a VHDL module</p>

<p><code>hierarchical_reference_string = &#8220;<span><a class="external-link" href="https://top.child.leaf.net" rel="nofollow">top.child.leaf.net</a></span>&#8221;</code></p>
</li><li>
<p>Verilog upward OOMR is not supported</p>
</li></ul>
<p>For more information on the <code>$real_net_alias</code>&#160;and <code>$analog_node_alias</code>&#160;functions, see<span style=""> <a class="message-url" href="../verilogamsref/chap9.html#node_alias">Node/Net Aliasing System Functions</a></span>.</p>
<h3 id="AliasingNetstoHierarchicalNetsinL2R/R2LInterfaceElements-InteractionbetweenL2R/R2LandL2E/E2LInterfaceElementsonaHierarchicalNetRLERLE">Interaction between L2R/R2L and L2E/E2L Interface Elements on a Hierarchical Net<span class="confluence-anchor-link" id="AliasingNetstoHierarchicalNetsinL2R/R2LInterfaceElements-RLE"></span><span class="confluence-anchor-link" id="AliasingNetstoHierarchicalNetsinL2R/R2LInterfaceElements-RLE"></span></h3>

<p>When a hierarchical net has segments where one or more of those segments are digital-logic type, digital-real type, and analog-real type, it requires an R-L-E interaction. The following interactions are possible between different segments of such a net:</p>
<ul><li>Logic-to-Electrical (L2E)</li></ul><ul><li>Wreal-to-Electrical (R2E)</li></ul><ul><li>Wreal-to-Logic (R2L)</li></ul>
<p>The R-L-E interaction is enabled by default. If a hierarchical signal has both R2L/L2R and L2E/E2L interface elements (IEs), then driver-receiver segregation (DRS) is not performed on any of those IEs. This means that all AMS IEs inserted across that signal use the SIE technology (see&#160;<a href="Strength-Based_Interface_Element__SIE_.html#StrengthBasedInterfaceElement(SIE)-1060263">Using the Strength-Based Interface Element (SIE)</a>).</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>R-L-E optimization is supported in the AMS-CPF flow. If an isolation device is required on the L-R or L-E boundary, it is applied on the logic side of the connect module. However, if an isolation device is required on the E-R boundary, it is ignored and a warning message is generated.</p>
</div>
</div>
<h5 id="AliasingNetstoHierarchicalNetsinL2R/R2LInterfaceElements-RelatedTopics">Related Topics</h5><ul><li><a href="L2R_and_R2L_Connect_Modules.html">L2R and R2L Connect Modules</a></li><li><a href="Electrical_Supply_in_Real-to-Logic_and_Logic-to-Real_Interface_Elements.html">Electrical Supply in Real-to-Logic and Logic-to-Real Interface Elements</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Inherited_Connections_in_R2L_L2R_Connect_Modules.html" id="prev" title="Inherited_Connections_in_R2L_L2R_Connect_Modules">Inherited_Connections_in_R2L_L ...</a></em></b><b><em><a href="L2R_R2L_Insertion_in_Multiple-Supply_Designs.html" id="nex" title="L2R_R2L_Insertion_in_Multiple-Supply_Designs">L2R_R2L_Insertion_in_Multiple- ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>