// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1956\sampleModel1956_2_sub\Mysubsystem_23.v
// Created: 2024-06-10 18:47:48
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_23
// Source Path: sampleModel1956_2_sub/Subsystem/Mysubsystem_23
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_23
          (In1,
           In2,
           In3,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  output  [15:0] Out1;  // uint16


  wire [15:0] cfblk18_out1;  // uint16
  wire signed [31:0] cfblk103_sub_temp;  // sfix32
  wire signed [31:0] cfblk103_1;  // sfix32
  wire signed [31:0] cfblk103_2;  // sfix32
  wire [15:0] cfblk103_out1;  // uint16


  DotProduct u_cfblk18_inst (.in1(In3),  // uint8
                             .in2(In1),  // uint8
                             .out1(cfblk18_out1)  // uint16
                             );

  assign cfblk103_1 = {16'b0, cfblk18_out1};
  assign cfblk103_2 = {24'b0, In2};
  assign cfblk103_sub_temp = cfblk103_1 - cfblk103_2;
  assign cfblk103_out1 = cfblk103_sub_temp[15:0];



  assign Out1 = cfblk103_out1;

endmodule  // Mysubsystem_23

