Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 007213cc9be844618f7b83553fe93511 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot showCPU_behav xil_defaultlib.showCPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Debounce
Compiling module xil_defaultlib.pcAdd
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMEM
Compiling module xil_defaultlib.InstructionCut
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMEM
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.SingleCycleCPUBasys
Compiling module xil_defaultlib.showCPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot showCPU_behav
