Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  c:/intelfpga_lite/20.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/20.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  Adder.vo
Sim SDF file          :  Adder__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File Adder_run_msim_gate_verilog.do already exists - backing up current file as Adder_run_msim_gate_verilog.do.bak
Probing transcript
ModelSim-Altera Info: # Reading pref.tcl
ModelSim-Altera Info: # do Adder_run_msim_gate_verilog.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {Adder.vo}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 14:15:28 on Oct 11,2024
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." Adder.vo 
ModelSim-Altera Info: # -- Compiling module adder_float
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	adder_float
ModelSim-Altera Info: # End time: 14:15:28 on Oct 11,2024, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+E:/Quartus\ Projects/Adder {E:/Quartus Projects/Adder/adder_float_tb_1.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 14:15:29 on Oct 11,2024
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartus Projects/Adder" E:/Quartus Projects/Adder/adder_float_tb_1.v 
ModelSim-Altera Info: # -- Compiling module adder_float_tb_1
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	adder_float_tb_1
ModelSim-Altera Info: # End time: 14:15:29 on Oct 11,2024, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  adder_float_tb_1
ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" adder_float_tb_1 
ModelSim-Altera Info: # Start time: 14:15:29 on Oct 11,2024
ModelSim-Altera Info: # Loading work.adder_float_tb_1
ModelSim-Altera Info: # Loading work.adder_float
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run -all
ModelSim-Altera Info: # Starting test cases...
ModelSim-Altera Info: # Time: 0 | a = 40400000 (2.000000) | b = 40000000 (2.000000) | result = 40a00000 (4.000001)
ModelSim-Altera Info: # Time: 10000 | a = c0400000 (-2.000000) | b = 40400000 (2.000000) | result = 00000000 (680564733841876930000000000000000000000.000000)
ModelSim-Altera Info: # Time: 20000 | a = c0400000 (-2.000000) | b = c0000000 (-2.000000) | result = c0a00000 (-4.000001)
ModelSim-Altera Info: # Time: 30000 | a = 00000000 (680564733841876930000000000000000000000.000000) | b = 3f800000 (1.000000) | result = 3f800000 (1.000000)
ModelSim-Altera Info: # Time: 40000 | a = 7f7fffff (340282346638528860000000000000000000000.000000) | b = 7f7fffff (340282346638528860000000000000000000000.000000) | result = 7fffffff (680564693277057720000000000000000000000.000000)
ModelSim-Altera Info: # ** Note: $stop    : E:/Quartus Projects/Adder/adder_float_tb_1.v(90)
ModelSim-Altera Info: #    Time: 50 ns  Iteration: 0  Instance: /adder_float_tb_1
ModelSim-Altera Info: # Break in Module adder_float_tb_1 at E:/Quartus Projects/Adder/adder_float_tb_1.v line 90
ModelSim-Altera Info: # End time: 22:10:00 on Oct 11,2024, Elapsed time: 7:54:31
ModelSim-Altera Info: # Errors: 0, Warnings: 0
Info: NativeLink simulation flow was successful
