#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000fb6000 .scope module, "labM" "labM" 2 46;
 .timescale 0 0;
v0000000000f9f470_0 .var "address", 31 0;
v0000000000f9f510_0 .var "clk", 0 0;
v0000000000f9f970_0 .var "memIn", 31 0;
v0000000000f9f5b0_0 .net "memOut", 31 0, v0000000000f9f3d0_0;  1 drivers
v0000000000f9f6f0_0 .var "read", 0 0;
v0000000000f9fa10_0 .var "write", 0 0;
S_0000000000fad050 .scope module, "data" "mem" 2 51, 3 14 0, S_0000000000fb6000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "memOut";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "memIn";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 1 "write";
P_0000000000fa1c70 .param/l "CAPACITY" 0 3 22, C4<1111111111111111>;
P_0000000000fa1ca8 .param/l "DEBUG" 0 3 20, +C4<00000000000000000000000000000000>;
v0000000000f9ee30_0 .net *"_s3", 31 0, L_000000000100fd30;  1 drivers
v0000000000f9ed90_0 .net "address", 31 0, v0000000000f9f470_0;  1 drivers
v0000000000f9f8d0 .array "arr", 65535 0, 31 0;
v0000000000f9eed0_0 .net "clk", 0 0, v0000000000f9f510_0;  1 drivers
v0000000000f9f010_0 .var "fresh", 0 0;
v0000000000f9f0b0_0 .net "memIn", 31 0, v0000000000f9f970_0;  1 drivers
v0000000000f9f3d0_0 .var "memOut", 31 0;
v0000000000f9f150_0 .net "read", 0 0, v0000000000f9f6f0_0;  1 drivers
v0000000000f9f790_0 .net "write", 0 0, v0000000000f9fa10_0;  1 drivers
E_0000000000f9cb60 .event posedge, v0000000000f9eed0_0;
E_0000000000f9c420 .event edge, L_000000000100fd30, v0000000000f9ed90_0, v0000000000f9f150_0;
L_000000000100fd30 .array/port v0000000000f9f8d0, v0000000000f9f470_0;
S_0000000000fae470 .scope module, "register" "register" 3 79;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 2 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "enable";
P_0000000000f9cbe0 .param/l "SIZE" 0 3 85, +C4<00000000000000000000000000000010>;
o0000000000fbb278 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010105f0_0 .net "clk", 0 0, o0000000000fbb278;  0 drivers
o0000000000fbb518 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000001010870_0 .net "d", 1 0, o0000000000fbb518;  0 drivers
o0000000000fbb2d8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000100fdd0_0 .net "enable", 0 0, o0000000000fbb2d8;  0 drivers
v000000000100f8d0_0 .net "q", 1 0, L_0000000001010730;  1 drivers
L_0000000001010730 .concat [ 1 1 0 0], v0000000001010370_0, v000000000100fa10_0;
L_0000000001010d70 .part o0000000000fbb518, 0, 1;
L_00000000010111d0 .part o0000000000fbb518, 1, 1;
S_0000000000fa5200 .scope module, "myFF[0]" "ff" 3 90, 3 1 0, S_0000000000fae470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "enable";
v000000000100ff10_0 .net "clk", 0 0, o0000000000fbb278;  alias, 0 drivers
v00000000010104b0_0 .net "d", 0 0, L_0000000001010d70;  1 drivers
v00000000010102d0_0 .net "enable", 0 0, o0000000000fbb2d8;  alias, 0 drivers
v0000000001010370_0 .var "q", 0 0;
E_0000000000f9cc20 .event posedge, v000000000100ff10_0;
S_0000000000f5b880 .scope module, "myFF[1]" "ff" 3 90, 3 1 0, S_0000000000fae470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "enable";
v0000000001011590_0 .net "clk", 0 0, o0000000000fbb278;  alias, 0 drivers
v00000000010107d0_0 .net "d", 0 0, L_00000000010111d0;  1 drivers
v0000000001010e10_0 .net "enable", 0 0, o0000000000fbb2d8;  alias, 0 drivers
v000000000100fa10_0 .var "q", 0 0;
S_0000000000fae600 .scope module, "rf" "rf" 3 94;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "RD1";
    .port_info 1 /OUTPUT 32 "RD2";
    .port_info 2 /INPUT 5 "RN1";
    .port_info 3 /INPUT 5 "RN2";
    .port_info 4 /INPUT 5 "WN";
    .port_info 5 /INPUT 32 "WD";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "W";
P_0000000000f9cb20 .param/l "DEBUG" 0 3 99, +C4<00000000000000000000000000000000>;
v0000000001010a50_0 .var "RD1", 31 0;
v0000000001010910_0 .var "RD2", 31 0;
o0000000000fbb698 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000010114f0_0 .net "RN1", 4 0, o0000000000fbb698;  0 drivers
o0000000000fbb6c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000001010b90_0 .net "RN2", 4 0, o0000000000fbb6c8;  0 drivers
o0000000000fbb6f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001011770_0 .net "W", 0 0, o0000000000fbb6f8;  0 drivers
o0000000000fbb728 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000001011450_0 .net "WD", 31 0, o0000000000fbb728;  0 drivers
o0000000000fbb758 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000000000100f970_0 .net "WN", 4 0, o0000000000fbb758;  0 drivers
v0000000001010230_0 .net *"_s10", 6 0, L_0000000001010f50;  1 drivers
v00000000010109b0_0 .net *"_s15", 31 0, L_0000000001010ff0;  1 drivers
v000000000100fb50_0 .net *"_s17", 6 0, L_0000000001011090;  1 drivers
v0000000001010050_0 .net *"_s2", 31 0, L_00000000010113b0;  1 drivers
L_0000000001012138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001011630_0 .net *"_s20", 1 0, L_0000000001012138;  1 drivers
L_0000000001012180 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000000001010af0_0 .net/2u *"_s21", 6 0, L_0000000001012180;  1 drivers
v00000000010116d0_0 .net *"_s23", 6 0, L_0000000001011130;  1 drivers
v00000000010100f0_0 .net *"_s4", 6 0, L_000000000100ffb0;  1 drivers
L_00000000010120a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000100fab0_0 .net *"_s7", 1 0, L_00000000010120a8;  1 drivers
L_00000000010120f0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000000001010550_0 .net/2u *"_s8", 6 0, L_00000000010120f0;  1 drivers
v0000000001010c30 .array "arr", 31 1, 31 0;
o0000000000fbb968 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001010cd0_0 .net "clk", 0 0, o0000000000fbb968;  0 drivers
E_0000000000f9cae0 .event posedge, v0000000001010cd0_0;
E_0000000000f9cde0 .event edge, L_0000000001010ff0, v0000000001010b90_0;
E_0000000000f9c7a0 .event edge, L_00000000010113b0, v00000000010114f0_0;
L_00000000010113b0 .array/port v0000000001010c30, L_0000000001010f50;
L_000000000100ffb0 .concat [ 5 2 0 0], o0000000000fbb698, L_00000000010120a8;
L_0000000001010f50 .arith/sub 7, L_000000000100ffb0, L_00000000010120f0;
L_0000000001010ff0 .array/port v0000000001010c30, L_0000000001011130;
L_0000000001011090 .concat [ 5 2 0 0], o0000000000fbb6c8, L_0000000001012138;
L_0000000001011130 .arith/sub 7, L_0000000001011090, L_0000000001012180;
S_0000000000facec0 .scope module, "sk" "sk" 3 137;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "upper";
    .port_info 1 /OUTPUT 1 "lower";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
    .port_info 5 /INPUT 1 "d";
o0000000000fbbb18 .functor BUFZ 1, C4<z>; HiZ drive
o0000000000fbbb48 .functor BUFZ 1, C4<z>; HiZ drive
o0000000000fbbb78 .functor BUFZ 1, C4<z>; HiZ drive
o0000000000fbbba8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000000f9e2d0 .functor OR 1, o0000000000fbbb18, o0000000000fbbb48, o0000000000fbbb78, o0000000000fbbba8;
L_0000000000f9e0a0 .functor NOT 1, o0000000000fbbb78, C4<0>, C4<0>, C4<0>;
L_0000000000f9df50 .functor XOR 1, o0000000000fbbb18, o0000000000fbbb48, L_0000000000f9e0a0, o0000000000fbbba8;
v000000000100fbf0_0 .net "a", 0 0, o0000000000fbbb18;  0 drivers
v0000000001010190_0 .net "b", 0 0, o0000000000fbbb48;  0 drivers
v0000000001010690_0 .net "c", 0 0, o0000000000fbbb78;  0 drivers
v000000000100fe70_0 .net "d", 0 0, o0000000000fbbba8;  0 drivers
v000000000100fc90_0 .net "lower", 0 0, L_0000000000f9df50;  1 drivers
v0000000001010410_0 .net "notC", 0 0, L_0000000000f9e0a0;  1 drivers
v0000000001010eb0_0 .net "upper", 0 0, L_0000000000f9e2d0;  1 drivers
    .scope S_0000000000fad050;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f9f010_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000000000fad050;
T_1 ;
    %wait E_0000000000f9c420;
    %load/vec4 v0000000000f9f010_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f9f010_0, 0, 1;
    %vpi_call 3 35 "$readmemh", "ram.dat", v0000000000f9f8d0 {0 0 0};
T_1.0 ;
    %load/vec4 v0000000000f9f150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000000000f9ed90_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000000f9f3d0_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000000000f9ed90_0;
    %cmpi/u 65535, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000000f9f3d0_0, 0, 32;
    %jmp T_1.7;
T_1.6 ;
    %ix/getv 4, v0000000000f9ed90_0;
    %load/vec4a v0000000000f9f8d0, 4;
    %store/vec4 v0000000000f9f3d0_0, 0, 32;
T_1.7 ;
T_1.5 ;
T_1.2 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000fad050;
T_2 ;
    %wait E_0000000000f9cb60;
    %load/vec4 v0000000000f9f790_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000000000f9ed90_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_2.2, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000000000f9ed90_0;
    %cmpi/u 65535, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.4, 5;
    %vpi_call 3 67 "$display", "Address %d out of range %d", v0000000000f9ed90_0, P_0000000000fa1c70 {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000000000f9f0b0_0;
    %ix/getv 3, v0000000000f9ed90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000f9f8d0, 0, 4;
T_2.5 ;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000fb6000;
T_3 ;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0000000000f9f470_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f9fa10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f9f6f0_0, 0, 1;
    %pushi/vec4 11, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 4, 0;
    %vpi_call 2 58 "$display", "Address %d contains %h", v0000000000f9f470_0, v0000000000f9f5b0_0 {0 0 0};
    %load/vec4 v0000000000f9f470_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000000f9f470_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000000000fb6000;
T_4 ;
    %delay 4, 0;
    %load/vec4 v0000000000f9f510_0;
    %inv;
    %store/vec4 v0000000000f9f510_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000fa5200;
T_5 ;
    %wait E_0000000000f9cc20;
    %load/vec4 v00000000010102d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000000010104b0_0;
    %assign/vec4 v0000000001010370_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000f5b880;
T_6 ;
    %wait E_0000000000f9cc20;
    %load/vec4 v0000000001010e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000000010107d0_0;
    %assign/vec4 v000000000100fa10_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000fae600;
T_7 ;
    %wait E_0000000000f9c7a0;
    %load/vec4 v00000000010114f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001010a50_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000010114f0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000000001010c30, 4;
    %store/vec4 v0000000001010a50_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000fae600;
T_8 ;
    %wait E_0000000000f9cde0;
    %load/vec4 v0000000001010b90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001010910_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000001010b90_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000000001010c30, 4;
    %store/vec4 v0000000001010910_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000fae600;
T_9 ;
    %wait E_0000000000f9cae0;
    %load/vec4 v0000000001011770_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000100f970_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000000001011450_0;
    %load/vec4 v000000000100f970_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %store/vec4a v0000000001010c30, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "LabM5.v";
    "modules.v";
