	component NiosBase is
		port (
			clk_clk           : in  std_logic                     := 'X';             -- clk
			coe_done          : in  std_logic                     := 'X';             -- done
			coe_data          : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- data
			i_reg16_0_export  : in  std_logic_vector(15 downto 0) := (others => 'X'); -- export
			i_reg16_1_export  : in  std_logic_vector(15 downto 0) := (others => 'X'); -- export
			i_reg16_2_export  : in  std_logic_vector(15 downto 0) := (others => 'X'); -- export
			i_reg16_3_export  : in  std_logic_vector(15 downto 0) := (others => 'X'); -- export
			i_reg16_4_export  : in  std_logic_vector(15 downto 0) := (others => 'X'); -- export
			i_reg16_5_export  : in  std_logic_vector(15 downto 0) := (others => 'X'); -- export
			i_reg16_6_export  : in  std_logic_vector(15 downto 0) := (others => 'X'); -- export
			i_reg32_0_export  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			i_reg32_1_export  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			i_reg32_2_export  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			i_reg32_3_export  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			i_reg32_4_export  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			i_reg32_5_export  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			i_reg32_6_export  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			i_reg32_7_export  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			o_reg32_0_export  : out std_logic_vector(31 downto 0);                    -- export
			o_reg32_1_export  : out std_logic_vector(31 downto 0);                    -- export
			o_reg32_10_export : out std_logic_vector(31 downto 0);                    -- export
			o_reg32_11_export : out std_logic_vector(31 downto 0);                    -- export
			o_reg32_12_export : out std_logic_vector(31 downto 0);                    -- export
			o_reg32_13_export : out std_logic_vector(31 downto 0);                    -- export
			o_reg32_2_export  : out std_logic_vector(31 downto 0);                    -- export
			o_reg32_3_export  : out std_logic_vector(31 downto 0);                    -- export
			o_reg32_4_export  : out std_logic_vector(31 downto 0);                    -- export
			o_reg32_5_export  : out std_logic_vector(31 downto 0);                    -- export
			o_reg32_6_export  : out std_logic_vector(31 downto 0);                    -- export
			o_reg32_7_export  : out std_logic_vector(31 downto 0);                    -- export
			o_reg32_8_export  : out std_logic_vector(31 downto 0);                    -- export
			o_reg32_9_export  : out std_logic_vector(31 downto 0);                    -- export
			reset_reset_n     : in  std_logic                     := 'X';             -- reset_n
			uart_rxd          : in  std_logic                     := 'X';             -- rxd
			uart_txd          : out std_logic                                         -- txd
		);
	end component NiosBase;

