{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548813728805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548813728836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 30 03:02:07 2019 " "Processing started: Wed Jan 30 03:02:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548813728836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548813728836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Radar -c Radar " "Command: quartus_map --read_settings_files=on --write_settings_files=off Radar -c Radar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548813728836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548813731998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548813731998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "telemetre_us_hc_sr04.vhd 2 1 " "Found 2 design units, including 1 entities, in source file telemetre_us_hc_sr04.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 telemetre_us_HC_SR04-RTL " "Found design unit 1: telemetre_us_HC_SR04-RTL" {  } { { "telemetre_us_HC_SR04.vhd" "" { Text "D:/Quartus/Workspace/Radar/telemetre_us_HC_SR04.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548813778187 ""} { "Info" "ISGN_ENTITY_NAME" "1 telemetre_us_HC_SR04 " "Found entity 1: telemetre_us_HC_SR04" {  } { { "telemetre_us_HC_SR04.vhd" "" { Text "D:/Quartus/Workspace/Radar/telemetre_us_HC_SR04.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548813778187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548813778187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "df9gms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file df9gms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DF9GMS-RTL " "Found design unit 1: DF9GMS-RTL" {  } { { "DF9GMS.vhd" "" { Text "D:/Quartus/Workspace/Radar/DF9GMS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548813778203 ""} { "Info" "ISGN_ENTITY_NAME" "1 DF9GMS " "Found entity 1: DF9GMS" {  } { { "DF9GMS.vhd" "" { Text "D:/Quartus/Workspace/Radar/DF9GMS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548813778203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548813778203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file radar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Radar-RTL " "Found design unit 1: Radar-RTL" {  } { { "Radar.vhd" "" { Text "D:/Quartus/Workspace/Radar/Radar.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548813778203 ""} { "Info" "ISGN_ENTITY_NAME" "1 Radar " "Found entity 1: Radar" {  } { { "Radar.vhd" "" { Text "D:/Quartus/Workspace/Radar/Radar.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548813778203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548813778203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Radar " "Elaborating entity \"Radar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548813778390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DF9GMS DF9GMS:U0 " "Elaborating entity \"DF9GMS\" for hierarchy \"DF9GMS:U0\"" {  } { { "Radar.vhd" "U0" { Text "D:/Quartus/Workspace/Radar/Radar.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548813778484 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Pulse_Width DF9GMS.vhd(30) " "VHDL Signal Declaration warning at DF9GMS.vhd(30): used explicit default value for signal \"Pulse_Width\" because signal was never assigned a value" {  } { { "DF9GMS.vhd" "" { Text "D:/Quartus/Workspace/Radar/DF9GMS.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1548813778484 "|Radar|DF9GMS:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "telemetre_us_HC_SR04 telemetre_us_HC_SR04:U1 " "Elaborating entity \"telemetre_us_HC_SR04\" for hierarchy \"telemetre_us_HC_SR04:U1\"" {  } { { "Radar.vhd" "U1" { Text "D:/Quartus/Workspace/Radar/Radar.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548813778547 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "telemetre_us_HC_SR04:U1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"telemetre_us_HC_SR04:U1\|Div0\"" {  } { { "telemetre_us_HC_SR04.vhd" "Div0" { Text "D:/Quartus/Workspace/Radar/telemetre_us_HC_SR04.vhd" 136 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1548813780249 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1548813780249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "telemetre_us_HC_SR04:U1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"telemetre_us_HC_SR04:U1\|lpm_divide:Div0\"" {  } { { "telemetre_us_HC_SR04.vhd" "" { Text "D:/Quartus/Workspace/Radar/telemetre_us_HC_SR04.vhd" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548813782155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "telemetre_us_HC_SR04:U1\|lpm_divide:Div0 " "Instantiated megafunction \"telemetre_us_HC_SR04:U1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548813782155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548813782155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548813782155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548813782155 ""}  } { { "telemetre_us_HC_SR04.vhd" "" { Text "D:/Quartus/Workspace/Radar/telemetre_us_HC_SR04.vhd" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548813782155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_obm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_obm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_obm " "Found entity 1: lpm_divide_obm" {  } { { "db/lpm_divide_obm.tdf" "" { Text "D:/Quartus/Workspace/Radar/db/lpm_divide_obm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548813782419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548813782419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "D:/Quartus/Workspace/Radar/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548813782535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548813782535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_20f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_20f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_20f " "Found entity 1: alt_u_div_20f" {  } { { "db/alt_u_div_20f.tdf" "" { Text "D:/Quartus/Workspace/Radar/db/alt_u_div_20f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548813782729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548813782729 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[13\] GND " "Pin \"read_data\[13\]\" is stuck at GND" {  } { { "Radar.vhd" "" { Text "D:/Quartus/Workspace/Radar/Radar.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548813785049 "|Radar|read_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[14\] GND " "Pin \"read_data\[14\]\" is stuck at GND" {  } { { "Radar.vhd" "" { Text "D:/Quartus/Workspace/Radar/Radar.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548813785049 "|Radar|read_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[15\] GND " "Pin \"read_data\[15\]\" is stuck at GND" {  } { { "Radar.vhd" "" { Text "D:/Quartus/Workspace/Radar/Radar.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548813785049 "|Radar|read_data[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1548813785049 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1548813785408 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1548813786970 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548813786970 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "348 " "Implemented 348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1548813787299 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1548813787299 ""} { "Info" "ICUT_CUT_TM_LCELLS" "315 " "Implemented 315 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1548813787299 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1548813787299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548813787408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 30 03:03:07 2019 " "Processing ended: Wed Jan 30 03:03:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548813787408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548813787408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:01 " "Total CPU time (on all processors): 00:02:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548813787408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548813787408 ""}
