

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Thu Jul 18 12:04:19 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.280 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      1|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       3|     82|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |HwReg_layerEnable_val16_c12_blk_n       |   9|          2|    1|          2|
    |HwReg_layerScaleFactor_1_val25_c_blk_n  |   9|          2|    1|          2|
    |HwReg_layerScaleFactor_2_val26_c_blk_n  |   9|          2|    1|          2|
    |HwReg_layerStartX_1_val17_c_blk_n       |   9|          2|    1|          2|
    |HwReg_layerStartX_2_val18_c_blk_n       |   9|          2|    1|          2|
    |HwReg_layerStartY_1_val19_c_blk_n       |   9|          2|    1|          2|
    |HwReg_layerStartY_2_val20_c_blk_n       |   9|          2|    1|          2|
    |ap_done                                 |   9|          2|    1|          2|
    |real_start                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|    9|         18|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+----------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|                        entry_proc|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|                        entry_proc|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|                        entry_proc|  return value|
|start_full_n                                     |   in|    1|  ap_ctrl_hs|                        entry_proc|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|                        entry_proc|  return value|
|ap_continue                                      |   in|    1|  ap_ctrl_hs|                        entry_proc|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|                        entry_proc|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|                        entry_proc|  return value|
|start_out                                        |  out|    1|  ap_ctrl_hs|                        entry_proc|  return value|
|start_write                                      |  out|    1|  ap_ctrl_hs|                        entry_proc|  return value|
|HwReg_layerEnable_val16                          |   in|    3|     ap_none|           HwReg_layerEnable_val16|        scalar|
|HwReg_layerEnable_val16_c12_din                  |  out|    3|     ap_fifo|       HwReg_layerEnable_val16_c12|       pointer|
|HwReg_layerEnable_val16_c12_num_data_valid       |   in|    4|     ap_fifo|       HwReg_layerEnable_val16_c12|       pointer|
|HwReg_layerEnable_val16_c12_fifo_cap             |   in|    4|     ap_fifo|       HwReg_layerEnable_val16_c12|       pointer|
|HwReg_layerEnable_val16_c12_full_n               |   in|    1|     ap_fifo|       HwReg_layerEnable_val16_c12|       pointer|
|HwReg_layerEnable_val16_c12_write                |  out|    1|     ap_fifo|       HwReg_layerEnable_val16_c12|       pointer|
|HwReg_layerStartX_1_val17                        |   in|   16|     ap_none|         HwReg_layerStartX_1_val17|        scalar|
|HwReg_layerStartX_1_val17_c_din                  |  out|   16|     ap_fifo|       HwReg_layerStartX_1_val17_c|       pointer|
|HwReg_layerStartX_1_val17_c_num_data_valid       |   in|    4|     ap_fifo|       HwReg_layerStartX_1_val17_c|       pointer|
|HwReg_layerStartX_1_val17_c_fifo_cap             |   in|    4|     ap_fifo|       HwReg_layerStartX_1_val17_c|       pointer|
|HwReg_layerStartX_1_val17_c_full_n               |   in|    1|     ap_fifo|       HwReg_layerStartX_1_val17_c|       pointer|
|HwReg_layerStartX_1_val17_c_write                |  out|    1|     ap_fifo|       HwReg_layerStartX_1_val17_c|       pointer|
|HwReg_layerStartX_2_val18                        |   in|   16|     ap_none|         HwReg_layerStartX_2_val18|        scalar|
|HwReg_layerStartX_2_val18_c_din                  |  out|   16|     ap_fifo|       HwReg_layerStartX_2_val18_c|       pointer|
|HwReg_layerStartX_2_val18_c_num_data_valid       |   in|    4|     ap_fifo|       HwReg_layerStartX_2_val18_c|       pointer|
|HwReg_layerStartX_2_val18_c_fifo_cap             |   in|    4|     ap_fifo|       HwReg_layerStartX_2_val18_c|       pointer|
|HwReg_layerStartX_2_val18_c_full_n               |   in|    1|     ap_fifo|       HwReg_layerStartX_2_val18_c|       pointer|
|HwReg_layerStartX_2_val18_c_write                |  out|    1|     ap_fifo|       HwReg_layerStartX_2_val18_c|       pointer|
|HwReg_layerStartY_1_val19                        |   in|   16|     ap_none|         HwReg_layerStartY_1_val19|        scalar|
|HwReg_layerStartY_1_val19_c_din                  |  out|   16|     ap_fifo|       HwReg_layerStartY_1_val19_c|       pointer|
|HwReg_layerStartY_1_val19_c_num_data_valid       |   in|    4|     ap_fifo|       HwReg_layerStartY_1_val19_c|       pointer|
|HwReg_layerStartY_1_val19_c_fifo_cap             |   in|    4|     ap_fifo|       HwReg_layerStartY_1_val19_c|       pointer|
|HwReg_layerStartY_1_val19_c_full_n               |   in|    1|     ap_fifo|       HwReg_layerStartY_1_val19_c|       pointer|
|HwReg_layerStartY_1_val19_c_write                |  out|    1|     ap_fifo|       HwReg_layerStartY_1_val19_c|       pointer|
|HwReg_layerStartY_2_val20                        |   in|   16|     ap_none|         HwReg_layerStartY_2_val20|        scalar|
|HwReg_layerStartY_2_val20_c_din                  |  out|   16|     ap_fifo|       HwReg_layerStartY_2_val20_c|       pointer|
|HwReg_layerStartY_2_val20_c_num_data_valid       |   in|    4|     ap_fifo|       HwReg_layerStartY_2_val20_c|       pointer|
|HwReg_layerStartY_2_val20_c_fifo_cap             |   in|    4|     ap_fifo|       HwReg_layerStartY_2_val20_c|       pointer|
|HwReg_layerStartY_2_val20_c_full_n               |   in|    1|     ap_fifo|       HwReg_layerStartY_2_val20_c|       pointer|
|HwReg_layerStartY_2_val20_c_write                |  out|    1|     ap_fifo|       HwReg_layerStartY_2_val20_c|       pointer|
|HwReg_layerScaleFactor_1_val25                   |   in|    8|     ap_none|    HwReg_layerScaleFactor_1_val25|        scalar|
|HwReg_layerScaleFactor_1_val25_c_din             |  out|    8|     ap_fifo|  HwReg_layerScaleFactor_1_val25_c|       pointer|
|HwReg_layerScaleFactor_1_val25_c_num_data_valid  |   in|    4|     ap_fifo|  HwReg_layerScaleFactor_1_val25_c|       pointer|
|HwReg_layerScaleFactor_1_val25_c_fifo_cap        |   in|    4|     ap_fifo|  HwReg_layerScaleFactor_1_val25_c|       pointer|
|HwReg_layerScaleFactor_1_val25_c_full_n          |   in|    1|     ap_fifo|  HwReg_layerScaleFactor_1_val25_c|       pointer|
|HwReg_layerScaleFactor_1_val25_c_write           |  out|    1|     ap_fifo|  HwReg_layerScaleFactor_1_val25_c|       pointer|
|HwReg_layerScaleFactor_2_val26                   |   in|    8|     ap_none|    HwReg_layerScaleFactor_2_val26|        scalar|
|HwReg_layerScaleFactor_2_val26_c_din             |  out|    8|     ap_fifo|  HwReg_layerScaleFactor_2_val26_c|       pointer|
|HwReg_layerScaleFactor_2_val26_c_num_data_valid  |   in|    4|     ap_fifo|  HwReg_layerScaleFactor_2_val26_c|       pointer|
|HwReg_layerScaleFactor_2_val26_c_fifo_cap        |   in|    4|     ap_fifo|  HwReg_layerScaleFactor_2_val26_c|       pointer|
|HwReg_layerScaleFactor_2_val26_c_full_n          |   in|    1|     ap_fifo|  HwReg_layerScaleFactor_2_val26_c|       pointer|
|HwReg_layerScaleFactor_2_val26_c_write           |  out|    1|     ap_fifo|  HwReg_layerScaleFactor_2_val26_c|       pointer|
+-------------------------------------------------+-----+-----+------------+----------------------------------+--------------+

