(S (NP (NP (DT The) (NN trend)) (PP (IN in) (NP (NN industry)))) (VP (VBZ is) (PP (IN towards) (NP (NP (NP (JJ heterogeneous) (NN multicore) (NNS processors)) (-LRB- -LRB-) (NP (NNS HMCs)) (-RRB- -RRB-)) (, ,) (PP (VBG including) (NP (NP (NNS chips)) (VP (UCP (PP (IN with) (NP (NNS CPUs))) (CC and) (ADVP (RB massively))) (HYPH -) (VBN threaded))))))) (NP (NP (NP (ADJP (NN throughput) (HYPH -) (VBN oriented)) (NNS processors)) (-LRB- -LRB-) (NP (NNS MTTOPs)) (-RRB- -RRB-)) (PP (JJ such) (IN as) (NP (NNS GPUs)))) (. .))
(S (SBAR (IN Although) (S (NP (JJ current) (JJ homogeneous) (NNS chips)) (ADVP (RB tightly)) (VP (VBP couple) (NP (DT the) (NNS cores)) (PP (IN with) (NP (ADJP (NP (NN cache)) (HYPH -) (JJ coherent)) (NML (NML (VBN shared) (JJ virtual) (NN memory)) (-LRB- -LRB-) (NML (NN CCSVM)) (-RRB- -RRB-))))))) (, ,) (NP (DT this)) (VP (VBZ is) (RB not) (NP (NP (DT the) (NN communication) (NN paradigm)) (VP (VBN used) (PP (IN by) (NP (DT any) (JJ current) (NN HMC)))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP present) (NP (NP (NP (DT a) (NN CCSVM) (NN design)) (PP (IN for) (NP (DT a) (NML (NN CPU) (HYPH /) (NN MTTOP)) (NN chip)))) (, ,) (CONJP (RB as) (RB well) (IN as) (NP (NP (DT an) (NN extension)) (PP (IN of) (NP (DT the) (NNS pthreads))))) (NP (NP (VBG programming) (NN model)) (, ,) (VP (VBN called) (NP (NNS xthreads)) (, ,) (PP (IN for) (S (VP (VBG programming) (NP (DT this) (NN HMC))))))))) (. .))
(S (NP (PRP$ Our) (NN goal)) (VP (VBZ is) (S (VP (TO to) (VP (VB evaluate) (NP (NP (DT the) (JJ potential) (NN performance) (NNS benefits)) (PP (IN of) (S (ADVP (RB tightly)) (VP (VBG coupling) (NP (JJ heterogeneous) (NNS cores)) (PP (IN with) (NP (NN CCSVM))))))))))) (. .))
