

================================================================
== Vitis HLS Report for 'pixl_to_symbol'
================================================================
* Date:           Fri Sep 23 15:59:41 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        pixl2sym_src
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.409 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pixl_to_symbol_Pipeline_VITIS_LOOP_22_1_fu_58  |pixl_to_symbol_Pipeline_VITIS_LOOP_22_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pixl_to_symbol_Pipeline_VITIS_LOOP_48_2_fu_80  |pixl_to_symbol_Pipeline_VITIS_LOOP_48_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      24|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|   18169|   13582|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     127|    -|
|Register         |        -|     -|      72|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|   18241|   13733|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       7|      11|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+-------+-------+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+-------+-------+-----+
    |grp_pixl_to_symbol_Pipeline_VITIS_LOOP_22_1_fu_58  |pixl_to_symbol_Pipeline_VITIS_LOOP_22_1  |        0|   0|    151|     70|    0|
    |grp_pixl_to_symbol_Pipeline_VITIS_LOOP_48_2_fu_80  |pixl_to_symbol_Pipeline_VITIS_LOOP_48_2  |        0|   0|  18018|  13512|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-------+-------+-----+
    |Total                                              |                                         |        0|   0|  18169|  13582|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                           Variable Name                           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_pixl_to_symbol_Pipeline_VITIS_LOOP_22_1_fu_58_data_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_pixl_to_symbol_Pipeline_VITIS_LOOP_48_2_fu_80_data_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |cmp14_fu_110_p2                                                    |      icmp|   0|  0|  20|          32|           5|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                              |          |   0|  0|  24|          34|           7|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  43|          8|    1|          8|
    |data_in_TREADY_int_regslice   |  14|          3|    1|          3|
    |data_out_TDATA_int_regslice   |  14|          3|   64|        192|
    |data_out_TKEEP_int_regslice   |  14|          3|    8|         24|
    |data_out_TLAST_int_regslice   |  14|          3|    1|          3|
    |data_out_TSTRB_int_regslice   |  14|          3|    8|         24|
    |data_out_TVALID_int_regslice  |  14|          3|    1|          3|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 127|         26|   84|        257|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |DATA_LEN_1_loc_fu_54                                            |  31|   0|   31|          0|
    |ap_CS_fsm                                                       |   7|   0|    7|          0|
    |cmp14_reg_141                                                   |   1|   0|    1|          0|
    |grp_pixl_to_symbol_Pipeline_VITIS_LOOP_22_1_fu_58_ap_start_reg  |   1|   0|    1|          0|
    |grp_pixl_to_symbol_Pipeline_VITIS_LOOP_48_2_fu_80_ap_start_reg  |   1|   0|    1|          0|
    |shl_ln_reg_146                                                  |  31|   0|   32|          1|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           |  72|   0|   73|          1|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------+-----+-----+--------------+-------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|     pixl_to_symbol|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|     pixl_to_symbol|  return value|
|data_in_TDATA    |   in|   64|          axis|   data_in_V_data_V|       pointer|
|data_in_TVALID   |   in|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TREADY   |  out|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TLAST    |   in|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TKEEP    |   in|    8|          axis|   data_in_V_keep_V|       pointer|
|data_in_TSTRB    |   in|    8|          axis|   data_in_V_strb_V|       pointer|
|data_out_TDATA   |  out|   64|          axis|  data_out_V_data_V|       pointer|
|data_out_TVALID  |  out|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TREADY  |   in|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TLAST   |  out|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TKEEP   |  out|    8|          axis|  data_out_V_keep_V|       pointer|
|data_out_TSTRB   |  out|    8|          axis|  data_out_V_strb_V|       pointer|
+-----------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%qam_num_2_loc = alloca i64 1"   --->   Operation 8 'alloca' 'qam_num_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%DATA_LEN_1_loc = alloca i64 1"   --->   Operation 9 'alloca' 'DATA_LEN_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 10 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 11 [2/2] (1.10ns)   --->   "%call_ln0 = call void @pixl_to_symbol_Pipeline_VITIS_LOOP_22_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i31 %DATA_LEN_1_loc, i32 %qam_num_2_loc"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pixl_to_symbol_Pipeline_VITIS_LOOP_22_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i31 %DATA_LEN_1_loc, i32 %qam_num_2_loc"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%empty_12 = wait i32 @_ssdm_op_Wait"   --->   Operation 13 'wait' 'empty_12' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.40>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "%DATA_LEN_1_loc_load = load i31 %DATA_LEN_1_loc"   --->   Operation 14 'load' 'DATA_LEN_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%qam_num_2_loc_load = load i32 %qam_num_2_loc"   --->   Operation 15 'load' 'qam_num_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.99ns)   --->   "%cmp14 = icmp_eq  i32 %qam_num_2_loc_load, i32 16"   --->   Operation 16 'icmp' 'cmp14' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %DATA_LEN_1_loc_load, i1 0" [../pixl2sym_src/pixl_to_symbol.cpp:48]   --->   Operation 17 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%empty_13 = wait i32 @_ssdm_op_Wait"   --->   Operation 18 'wait' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [2/2] (1.41ns)   --->   "%call_ln48 = call void @pixl_to_symbol_Pipeline_VITIS_LOOP_48_2, i32 %shl_ln, i1 %cmp14, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, i32 %qam_num_2_loc_load" [../pixl2sym_src/pixl_to_symbol.cpp:48]   --->   Operation 19 'call' 'call_ln48' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.96>
ST_6 : Operation 20 [1/2] (1.96ns)   --->   "%call_ln48 = call void @pixl_to_symbol_Pipeline_VITIS_LOOP_48_2, i32 %shl_ln, i1 %cmp14, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, i32 %qam_num_2_loc_load" [../pixl2sym_src/pixl_to_symbol.cpp:48]   --->   Operation 20 'call' 'call_ln48' <Predicate = true> <Delay = 1.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 21 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V_data_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_keep_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_strb_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_last_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_V_data_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_keep_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_strb_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_last_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln84 = ret" [../pixl2sym_src/pixl_to_symbol.cpp:84]   --->   Operation 33 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
qam_num_2_loc       (alloca        ) [ 00111100]
DATA_LEN_1_loc      (alloca        ) [ 00111100]
empty               (wait          ) [ 00000000]
call_ln0            (call          ) [ 00000000]
empty_12            (wait          ) [ 00000000]
DATA_LEN_1_loc_load (load          ) [ 00000000]
qam_num_2_loc_load  (load          ) [ 00000010]
cmp14               (icmp          ) [ 00000010]
shl_ln              (bitconcatenate) [ 00000010]
empty_13            (wait          ) [ 00000000]
call_ln48           (call          ) [ 00000000]
spectopmodule_ln0   (spectopmodule ) [ 00000000]
specinterface_ln0   (specinterface ) [ 00000000]
specinterface_ln0   (specinterface ) [ 00000000]
specbitsmap_ln0     (specbitsmap   ) [ 00000000]
specbitsmap_ln0     (specbitsmap   ) [ 00000000]
specbitsmap_ln0     (specbitsmap   ) [ 00000000]
specbitsmap_ln0     (specbitsmap   ) [ 00000000]
specinterface_ln0   (specinterface ) [ 00000000]
specbitsmap_ln0     (specbitsmap   ) [ 00000000]
specbitsmap_ln0     (specbitsmap   ) [ 00000000]
specbitsmap_ln0     (specbitsmap   ) [ 00000000]
specbitsmap_ln0     (specbitsmap   ) [ 00000000]
ret_ln84            (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_in_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_out_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_out_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_out_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_out_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixl_to_symbol_Pipeline_VITIS_LOOP_22_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixl_to_symbol_Pipeline_VITIS_LOOP_48_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="qam_num_2_loc_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qam_num_2_loc/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="DATA_LEN_1_loc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="DATA_LEN_1_loc/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_pixl_to_symbol_Pipeline_VITIS_LOOP_22_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="0" index="2" bw="8" slack="0"/>
<pin id="62" dir="0" index="3" bw="8" slack="0"/>
<pin id="63" dir="0" index="4" bw="1" slack="0"/>
<pin id="64" dir="0" index="5" bw="64" slack="0"/>
<pin id="65" dir="0" index="6" bw="8" slack="0"/>
<pin id="66" dir="0" index="7" bw="8" slack="0"/>
<pin id="67" dir="0" index="8" bw="1" slack="0"/>
<pin id="68" dir="0" index="9" bw="31" slack="1"/>
<pin id="69" dir="0" index="10" bw="32" slack="1"/>
<pin id="70" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_pixl_to_symbol_Pipeline_VITIS_LOOP_48_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="0" index="3" bw="64" slack="0"/>
<pin id="85" dir="0" index="4" bw="8" slack="0"/>
<pin id="86" dir="0" index="5" bw="8" slack="0"/>
<pin id="87" dir="0" index="6" bw="1" slack="0"/>
<pin id="88" dir="0" index="7" bw="64" slack="0"/>
<pin id="89" dir="0" index="8" bw="8" slack="0"/>
<pin id="90" dir="0" index="9" bw="8" slack="0"/>
<pin id="91" dir="0" index="10" bw="1" slack="0"/>
<pin id="92" dir="0" index="11" bw="32" slack="0"/>
<pin id="93" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="DATA_LEN_1_loc_load_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="31" slack="4"/>
<pin id="105" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DATA_LEN_1_loc_load/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="qam_num_2_loc_load_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="4"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qam_num_2_loc_load/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="cmp14_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp14/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="shl_ln_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="31" slack="0"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="126" class="1005" name="qam_num_2_loc_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="qam_num_2_loc "/>
</bind>
</comp>

<comp id="132" class="1005" name="DATA_LEN_1_loc_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="31" slack="1"/>
<pin id="134" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="DATA_LEN_1_loc "/>
</bind>
</comp>

<comp id="141" class="1005" name="cmp14_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp14 "/>
</bind>
</comp>

<comp id="146" class="1005" name="shl_ln_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="58" pin=4"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="58" pin=5"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="58" pin=6"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="58" pin=7"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="58" pin=8"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="80" pin=5"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="80" pin=6"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="80" pin=7"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="80" pin=8"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="80" pin=9"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="80" pin=10"/></net>

<net id="109"><net_src comp="106" pin="1"/><net_sink comp="80" pin=11"/></net>

<net id="114"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="110" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="103" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="125"><net_src comp="117" pin="3"/><net_sink comp="80" pin=1"/></net>

<net id="129"><net_src comp="50" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="58" pin=10"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="135"><net_src comp="54" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="58" pin=9"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="144"><net_src comp="110" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="149"><net_src comp="117" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="80" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V_data_V | {2 3 5 6 }
	Port: data_out_V_keep_V | {2 3 5 6 }
	Port: data_out_V_strb_V | {2 3 5 6 }
	Port: data_out_V_last_V | {2 3 5 6 }
 - Input state : 
	Port: pixl_to_symbol : data_in_V_data_V | {2 3 5 6 }
	Port: pixl_to_symbol : data_in_V_keep_V | {2 3 5 6 }
	Port: pixl_to_symbol : data_in_V_strb_V | {2 3 5 6 }
	Port: pixl_to_symbol : data_in_V_last_V | {2 3 5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		cmp14 : 1
		shl_ln : 1
		call_ln48 : 2
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|   call   | grp_pixl_to_symbol_Pipeline_VITIS_LOOP_22_1_fu_58 |    0    |   147   |    26   |
|          | grp_pixl_to_symbol_Pipeline_VITIS_LOOP_48_2_fu_80 |  0.427  |  17686  |  13281  |
|----------|---------------------------------------------------|---------|---------|---------|
|   icmp   |                    cmp14_fu_110                   |    0    |    0    |    20   |
|----------|---------------------------------------------------|---------|---------|---------|
|bitconcatenate|                   shl_ln_fu_117                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |  0.427  |  17833  |  13327  |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|DATA_LEN_1_loc_reg_132|   31   |
|     cmp14_reg_141    |    1   |
| qam_num_2_loc_reg_126|   32   |
|    shl_ln_reg_146    |   32   |
+----------------------+--------+
|         Total        |   96   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
| grp_pixl_to_symbol_Pipeline_VITIS_LOOP_48_2_fu_80 |  p1  |   2  |  32  |   64   ||    9    |
| grp_pixl_to_symbol_Pipeline_VITIS_LOOP_48_2_fu_80 |  p2  |   2  |   1  |    2   ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |   66   ||  0.854  ||    18   |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |  17833 |  13327 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   96   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  17929 |  13345 |
+-----------+--------+--------+--------+
