<?xml version="1.0"?>
<block name="top.net.post_routing" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:3ebd9f8a63d04a063b67c7305a2c68a04d3300319eb8cb0a6042e78f7de0e969" atom_netlist_id="SHA256:2939b3ad7272cdc1007fc95cbf065ccd62f459b9d3e388e716f210ce2a09e23d">
	<inputs>pad6</inputs>
	<outputs>out:pad18 out:pad21 out:pad22</outputs>
	<clocks>clk1 sys_clk0 clk0 sys_clk1 sys_rst0 sys_rst1</clocks>
	<block name="s3io" instance="PB-ASSP[0]" mode="default">
		<inputs>
			<port name="ASSP0_Device_ID_0">$true</port>
			<port name="ASSP0_Device_ID_1">$false</port>
			<port name="ASSP0_Device_ID_10">$false</port>
			<port name="ASSP0_Device_ID_11">$false</port>
			<port name="ASSP0_Device_ID_12">$true</port>
			<port name="ASSP0_Device_ID_13">$true</port>
			<port name="ASSP0_Device_ID_14">$true</port>
			<port name="ASSP0_Device_ID_15">$true</port>
			<port name="ASSP0_Device_ID_2">$true</port>
			<port name="ASSP0_Device_ID_3">$true</port>
			<port name="ASSP0_Device_ID_4">$true</port>
			<port name="ASSP0_Device_ID_5">$false</port>
			<port name="ASSP0_Device_ID_6">$false</port>
			<port name="ASSP0_Device_ID_7">$false</port>
			<port name="ASSP0_Device_ID_8">$false</port>
			<port name="ASSP0_Device_ID_9">$false</port>
			<port name="ASSP0_FB_Busy">$false</port>
			<port name="ASSP0_FB_Int_Clr_0">$false</port>
			<port name="ASSP0_FB_Int_Clr_1">$false</port>
			<port name="ASSP0_FB_Int_Clr_2">$false</port>
			<port name="ASSP0_FB_Int_Clr_3">$false</port>
			<port name="ASSP0_FB_Int_Clr_4">$false</port>
			<port name="ASSP0_FB_Int_Clr_5">$false</port>
			<port name="ASSP0_FB_Int_Clr_6">$false</port>
			<port name="ASSP0_FB_Int_Clr_7">$false</port>
			<port name="ASSP0_FB_PKfbData_0">counter_dffepc_Q_31_D_LUT2_O.XAB</port>
			<port name="ASSP0_FB_PKfbData_1">counter_dffepc_Q_30_D_LUT3_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_10">counter_dffepc_Q_21_D_LUT4_O.TAB</port>
			<port name="ASSP0_FB_PKfbData_11">counter_dffepc_Q_20_D_LUT3_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_12">counter_dffepc_Q_19_D_LUT4_O.TSL</port>
			<port name="ASSP0_FB_PKfbData_13">counter_dffepc_Q_18_D_LUT3_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_14">counter_dffepc_Q_17_D_LUT3_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_15">counter_dffepc_Q_16_D_LUT3_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_16">counter_dffepc_Q_15_D_LUT3_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_17">counter_dffepc_Q_14_D_LUT3_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_18">counter_dffepc_Q_13_D_LUT3_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_19">counter_dffepc_Q_12_D_LUT3_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_2">counter_dffepc_Q_29_D_LUT4_O.TSL</port>
			<port name="ASSP0_FB_PKfbData_20">counter_dffepc_Q_11_D_LUT3_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_21">counter_dffepc_Q_9_D_LUT3_O_I2_LUT2_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_22">counter_dffepc_Q_9_D_LUT3_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_23">counter_dffepc_Q_8_D_LUT3_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_24">counter_dffepc_Q_7_D_LUT3_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_25">counter_dffepc_Q_6_D_LUT3_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_26">counter_dffepc_Q_5_D_LUT3_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_27">counter_dffepc_Q_4_D_LUT3_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_28">counter_dffepc_Q_3_D_LUT3_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_29">counter_dffepc_Q_D_LUT4_O_I3_LUT2_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_3">counter_dffepc_Q_28_D_LUT3_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_30">counter_dffepc_Q_D_LUT4_O.TSL</port>
			<port name="ASSP0_FB_PKfbData_31">counter_dffepc_Q_D_LUT4_O.TAB</port>
			<port name="ASSP0_FB_PKfbData_4">counter_dffepc_Q_27_D_LUT4_O.TSL</port>
			<port name="ASSP0_FB_PKfbData_5">counter_dffepc_Q_26_D_LUT3_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_6">counter_dffepc_Q_25_D_LUT4_O.TSL</port>
			<port name="ASSP0_FB_PKfbData_7">counter_dffepc_Q_24_D_LUT3_O.XSL</port>
			<port name="ASSP0_FB_PKfbData_8">counter_dffepc_Q_23_D_LUT4_O.TSL</port>
			<port name="ASSP0_FB_PKfbData_9">counter_dffepc_Q_22_D_LUT3_O.XSL</port>
			<port name="ASSP0_FB_PKfbEOF">$false</port>
			<port name="ASSP0_FB_PKfbPush_0">pkfb0_push</port>
			<port name="ASSP0_FB_PKfbPush_1">$false</port>
			<port name="ASSP0_FB_PKfbPush_2">$false</port>
			<port name="ASSP0_FB_PKfbPush_3">$false</port>
			<port name="ASSP0_FB_PKfbSOF">$false</port>
			<port name="ASSP0_FB_msg_out_0">$false</port>
			<port name="ASSP0_FB_msg_out_1">$false</port>
			<port name="ASSP0_FB_msg_out_2">$false</port>
			<port name="ASSP0_FB_msg_out_3">$false</port>
			<port name="ASSP0_SDMA_Req_0">$false</port>
			<port name="ASSP0_SDMA_Req_1">$false</port>
			<port name="ASSP0_SDMA_Req_2">$false</port>
			<port name="ASSP0_SDMA_Req_3">$false</port>
			<port name="ASSP0_SDMA_Sreq_0">$false</port>
			<port name="ASSP0_SDMA_Sreq_1">$false</port>
			<port name="ASSP0_SDMA_Sreq_2">$false</port>
			<port name="ASSP0_SDMA_Sreq_3">$false</port>
			<port name="ASSP0_SPIm_PEnable">$false</port>
			<port name="ASSP0_SPIm_PWdata_0">$false</port>
			<port name="ASSP0_SPIm_PWdata_1">$false</port>
			<port name="ASSP0_SPIm_PWdata_10">$false</port>
			<port name="ASSP0_SPIm_PWdata_11">$false</port>
			<port name="ASSP0_SPIm_PWdata_12">$false</port>
			<port name="ASSP0_SPIm_PWdata_13">$false</port>
			<port name="ASSP0_SPIm_PWdata_14">$false</port>
			<port name="ASSP0_SPIm_PWdata_15">$false</port>
			<port name="ASSP0_SPIm_PWdata_16">$false</port>
			<port name="ASSP0_SPIm_PWdata_17">$false</port>
			<port name="ASSP0_SPIm_PWdata_18">$false</port>
			<port name="ASSP0_SPIm_PWdata_19">$false</port>
			<port name="ASSP0_SPIm_PWdata_2">$false</port>
			<port name="ASSP0_SPIm_PWdata_20">$false</port>
			<port name="ASSP0_SPIm_PWdata_21">$false</port>
			<port name="ASSP0_SPIm_PWdata_22">$false</port>
			<port name="ASSP0_SPIm_PWdata_23">$false</port>
			<port name="ASSP0_SPIm_PWdata_24">$false</port>
			<port name="ASSP0_SPIm_PWdata_25">$false</port>
			<port name="ASSP0_SPIm_PWdata_26">$false</port>
			<port name="ASSP0_SPIm_PWdata_27">$false</port>
			<port name="ASSP0_SPIm_PWdata_28">$false</port>
			<port name="ASSP0_SPIm_PWdata_29">$false</port>
			<port name="ASSP0_SPIm_PWdata_3">$false</port>
			<port name="ASSP0_SPIm_PWdata_30">$false</port>
			<port name="ASSP0_SPIm_PWdata_31">$false</port>
			<port name="ASSP0_SPIm_PWdata_4">$false</port>
			<port name="ASSP0_SPIm_PWdata_5">$false</port>
			<port name="ASSP0_SPIm_PWdata_6">$false</port>
			<port name="ASSP0_SPIm_PWdata_7">$false</port>
			<port name="ASSP0_SPIm_PWdata_8">$false</port>
			<port name="ASSP0_SPIm_PWdata_9">$false</port>
			<port name="ASSP0_SPIm_PWrite">$false</port>
			<port name="ASSP0_SPIm_Paddr_0">$false</port>
			<port name="ASSP0_SPIm_Paddr_1">$false</port>
			<port name="ASSP0_SPIm_Paddr_10">$false</port>
			<port name="ASSP0_SPIm_Paddr_11">$false</port>
			<port name="ASSP0_SPIm_Paddr_12">$false</port>
			<port name="ASSP0_SPIm_Paddr_13">$false</port>
			<port name="ASSP0_SPIm_Paddr_14">$false</port>
			<port name="ASSP0_SPIm_Paddr_15">$false</port>
			<port name="ASSP0_SPIm_Paddr_2">$false</port>
			<port name="ASSP0_SPIm_Paddr_3">$false</port>
			<port name="ASSP0_SPIm_Paddr_4">$false</port>
			<port name="ASSP0_SPIm_Paddr_5">$false</port>
			<port name="ASSP0_SPIm_Paddr_6">$false</port>
			<port name="ASSP0_SPIm_Paddr_7">$false</port>
			<port name="ASSP0_SPIm_Paddr_8">$false</port>
			<port name="ASSP0_SPIm_Paddr_9">$false</port>
			<port name="ASSP0_Sys_PKfb_Clk">clk0</port>
			<port name="ASSP0_Sys_PSel">$false</port>
			<port name="ASSP0_WB_CLK">clk1</port>
			<port name="ASSP0_WBs_ACK">o_wb_ack</port>
			<port name="ASSP0_WBs_RD_DAT_0">o_wb_dat[0]</port>
			<port name="ASSP0_WBs_RD_DAT_1">o_wb_dat[1]</port>
			<port name="ASSP0_WBs_RD_DAT_10">o_wb_dat[10]</port>
			<port name="ASSP0_WBs_RD_DAT_11">o_wb_dat[11]</port>
			<port name="ASSP0_WBs_RD_DAT_12">o_wb_dat[12]</port>
			<port name="ASSP0_WBs_RD_DAT_13">o_wb_dat[13]</port>
			<port name="ASSP0_WBs_RD_DAT_14">o_wb_dat[14]</port>
			<port name="ASSP0_WBs_RD_DAT_15">o_wb_dat[15]</port>
			<port name="ASSP0_WBs_RD_DAT_16">o_wb_dat[16]</port>
			<port name="ASSP0_WBs_RD_DAT_17">o_wb_dat[17]</port>
			<port name="ASSP0_WBs_RD_DAT_18">o_wb_dat[18]</port>
			<port name="ASSP0_WBs_RD_DAT_19">o_wb_dat[19]</port>
			<port name="ASSP0_WBs_RD_DAT_2">o_wb_dat[2]</port>
			<port name="ASSP0_WBs_RD_DAT_20">o_wb_dat[20]</port>
			<port name="ASSP0_WBs_RD_DAT_21">o_wb_dat[21]</port>
			<port name="ASSP0_WBs_RD_DAT_22">o_wb_dat[22]</port>
			<port name="ASSP0_WBs_RD_DAT_23">o_wb_dat[23]</port>
			<port name="ASSP0_WBs_RD_DAT_24">o_wb_dat[24]</port>
			<port name="ASSP0_WBs_RD_DAT_25">o_wb_dat[25]</port>
			<port name="ASSP0_WBs_RD_DAT_26">o_wb_dat[26]</port>
			<port name="ASSP0_WBs_RD_DAT_27">o_wb_dat[27]</port>
			<port name="ASSP0_WBs_RD_DAT_28">o_wb_dat[28]</port>
			<port name="ASSP0_WBs_RD_DAT_29">o_wb_dat[29]</port>
			<port name="ASSP0_WBs_RD_DAT_3">o_wb_dat[3]</port>
			<port name="ASSP0_WBs_RD_DAT_30">o_wb_dat[30]</port>
			<port name="ASSP0_WBs_RD_DAT_31">o_wb_dat[31]</port>
			<port name="ASSP0_WBs_RD_DAT_4">o_wb_dat[4]</port>
			<port name="ASSP0_WBs_RD_DAT_5">o_wb_dat[5]</port>
			<port name="ASSP0_WBs_RD_DAT_6">o_wb_dat[6]</port>
			<port name="ASSP0_WBs_RD_DAT_7">o_wb_dat[7]</port>
			<port name="ASSP0_WBs_RD_DAT_8">o_wb_dat[8]</port>
			<port name="ASSP0_WBs_RD_DAT_9">o_wb_dat[9]</port>
		</inputs>
		<outputs>
			<port name="ASSP0_FB_PKfbOverflow">open</port>
			<port name="ASSP0_FB_Start">open</port>
			<port name="ASSP0_SDMA_Active_0">open</port>
			<port name="ASSP0_SDMA_Active_1">open</port>
			<port name="ASSP0_SDMA_Active_2">open</port>
			<port name="ASSP0_SDMA_Active_3">open</port>
			<port name="ASSP0_SDMA_Done_0">open</port>
			<port name="ASSP0_SDMA_Done_1">open</port>
			<port name="ASSP0_SDMA_Done_2">open</port>
			<port name="ASSP0_SDMA_Done_3">open</port>
			<port name="ASSP0_SPIm_PReady">open</port>
			<port name="ASSP0_SPIm_PSlvErr">open</port>
			<port name="ASSP0_SPIm_Prdata_0">open</port>
			<port name="ASSP0_SPIm_Prdata_1">open</port>
			<port name="ASSP0_SPIm_Prdata_10">open</port>
			<port name="ASSP0_SPIm_Prdata_11">open</port>
			<port name="ASSP0_SPIm_Prdata_12">open</port>
			<port name="ASSP0_SPIm_Prdata_13">open</port>
			<port name="ASSP0_SPIm_Prdata_14">open</port>
			<port name="ASSP0_SPIm_Prdata_15">open</port>
			<port name="ASSP0_SPIm_Prdata_16">open</port>
			<port name="ASSP0_SPIm_Prdata_17">open</port>
			<port name="ASSP0_SPIm_Prdata_18">open</port>
			<port name="ASSP0_SPIm_Prdata_19">open</port>
			<port name="ASSP0_SPIm_Prdata_2">open</port>
			<port name="ASSP0_SPIm_Prdata_20">open</port>
			<port name="ASSP0_SPIm_Prdata_21">open</port>
			<port name="ASSP0_SPIm_Prdata_22">open</port>
			<port name="ASSP0_SPIm_Prdata_23">open</port>
			<port name="ASSP0_SPIm_Prdata_24">open</port>
			<port name="ASSP0_SPIm_Prdata_25">open</port>
			<port name="ASSP0_SPIm_Prdata_26">open</port>
			<port name="ASSP0_SPIm_Prdata_27">open</port>
			<port name="ASSP0_SPIm_Prdata_28">open</port>
			<port name="ASSP0_SPIm_Prdata_29">open</port>
			<port name="ASSP0_SPIm_Prdata_3">open</port>
			<port name="ASSP0_SPIm_Prdata_30">open</port>
			<port name="ASSP0_SPIm_Prdata_31">open</port>
			<port name="ASSP0_SPIm_Prdata_4">open</port>
			<port name="ASSP0_SPIm_Prdata_5">open</port>
			<port name="ASSP0_SPIm_Prdata_6">open</port>
			<port name="ASSP0_SPIm_Prdata_7">open</port>
			<port name="ASSP0_SPIm_Prdata_8">open</port>
			<port name="ASSP0_SPIm_Prdata_9">open</port>
			<port name="ASSP0_Sensor_Int_0">open</port>
			<port name="ASSP0_Sensor_Int_1">open</port>
			<port name="ASSP0_Sensor_Int_2">open</port>
			<port name="ASSP0_Sensor_Int_3">open</port>
			<port name="ASSP0_Sensor_Int_4">open</port>
			<port name="ASSP0_Sensor_Int_5">open</port>
			<port name="ASSP0_Sensor_Int_6">open</port>
			<port name="ASSP0_Sensor_Int_7">open</port>
			<port name="ASSP0_Sys_Clk0">ASSP[0].Sys_Clk0[0]-&gt;ASSP[0].Sys_Clk0_to_PB-ASSP.ASSP0_Sys_Clk0</port>
			<port name="ASSP0_Sys_Clk0_Rst">ASSP[0].Sys_Clk0_Rst[0]-&gt;ASSP[0].Sys_Clk0_Rst_to_PB-ASSP.ASSP0_Sys_Clk0_Rst</port>
			<port name="ASSP0_Sys_Clk1">ASSP[0].Sys_Clk1[0]-&gt;ASSP[0].Sys_Clk1_to_PB-ASSP.ASSP0_Sys_Clk1</port>
			<port name="ASSP0_Sys_Clk1_Rst">ASSP[0].Sys_Clk1_Rst[0]-&gt;ASSP[0].Sys_Clk1_Rst_to_PB-ASSP.ASSP0_Sys_Clk1_Rst</port>
			<port name="ASSP0_Sys_PKfb_Rst">open</port>
			<port name="ASSP0_Sys_Pclk">open</port>
			<port name="ASSP0_Sys_Pclk_Rst">open</port>
			<port name="ASSP0_TimeStamp_0">open</port>
			<port name="ASSP0_TimeStamp_1">open</port>
			<port name="ASSP0_TimeStamp_10">open</port>
			<port name="ASSP0_TimeStamp_11">open</port>
			<port name="ASSP0_TimeStamp_12">open</port>
			<port name="ASSP0_TimeStamp_13">open</port>
			<port name="ASSP0_TimeStamp_14">open</port>
			<port name="ASSP0_TimeStamp_15">open</port>
			<port name="ASSP0_TimeStamp_16">open</port>
			<port name="ASSP0_TimeStamp_17">open</port>
			<port name="ASSP0_TimeStamp_18">open</port>
			<port name="ASSP0_TimeStamp_19">open</port>
			<port name="ASSP0_TimeStamp_2">open</port>
			<port name="ASSP0_TimeStamp_20">open</port>
			<port name="ASSP0_TimeStamp_21">open</port>
			<port name="ASSP0_TimeStamp_22">open</port>
			<port name="ASSP0_TimeStamp_23">open</port>
			<port name="ASSP0_TimeStamp_3">open</port>
			<port name="ASSP0_TimeStamp_4">open</port>
			<port name="ASSP0_TimeStamp_5">open</port>
			<port name="ASSP0_TimeStamp_6">open</port>
			<port name="ASSP0_TimeStamp_7">open</port>
			<port name="ASSP0_TimeStamp_8">open</port>
			<port name="ASSP0_TimeStamp_9">open</port>
			<port name="ASSP0_WB_RST">ASSP[0].WB_RST[0]-&gt;ASSP[0].WB_RST_to_PB-ASSP.ASSP0_WB_RST</port>
			<port name="ASSP0_WBs_ADR_0">open</port>
			<port name="ASSP0_WBs_ADR_1">open</port>
			<port name="ASSP0_WBs_ADR_10">open</port>
			<port name="ASSP0_WBs_ADR_11">open</port>
			<port name="ASSP0_WBs_ADR_12">open</port>
			<port name="ASSP0_WBs_ADR_13">open</port>
			<port name="ASSP0_WBs_ADR_14">open</port>
			<port name="ASSP0_WBs_ADR_15">open</port>
			<port name="ASSP0_WBs_ADR_16">open</port>
			<port name="ASSP0_WBs_ADR_2">ASSP[0].WBs_ADR[2]-&gt;ASSP[0].WBs_ADR[2]_to_PB-ASSP.ASSP0_WBs_ADR_2</port>
			<port name="ASSP0_WBs_ADR_3">ASSP[0].WBs_ADR[3]-&gt;ASSP[0].WBs_ADR[3]_to_PB-ASSP.ASSP0_WBs_ADR_3</port>
			<port name="ASSP0_WBs_ADR_4">open</port>
			<port name="ASSP0_WBs_ADR_5">open</port>
			<port name="ASSP0_WBs_ADR_6">open</port>
			<port name="ASSP0_WBs_ADR_7">open</port>
			<port name="ASSP0_WBs_ADR_8">open</port>
			<port name="ASSP0_WBs_ADR_9">open</port>
			<port name="ASSP0_WBs_BYTE_STB_0">open</port>
			<port name="ASSP0_WBs_BYTE_STB_1">open</port>
			<port name="ASSP0_WBs_BYTE_STB_2">open</port>
			<port name="ASSP0_WBs_BYTE_STB_3">open</port>
			<port name="ASSP0_WBs_CYC">ASSP[0].WBs_CYC[0]-&gt;ASSP[0].WBs_CYC_to_PB-ASSP.ASSP0_WBs_CYC</port>
			<port name="ASSP0_WBs_RD">open</port>
			<port name="ASSP0_WBs_STB">ASSP[0].WBs_STB[0]-&gt;ASSP[0].WBs_STB_to_PB-ASSP.ASSP0_WBs_STB</port>
			<port name="ASSP0_WBs_WE">ASSP[0].WBs_WE[0]-&gt;ASSP[0].WBs_WE_to_PB-ASSP.ASSP0_WBs_WE</port>
			<port name="ASSP0_WBs_WR_DAT_0">ASSP[0].WBs_WR_DAT[0]-&gt;ASSP[0].WBs_WR_DAT[0]_to_PB-ASSP.ASSP0_WBs_WR_DAT_0</port>
			<port name="ASSP0_WBs_WR_DAT_1">ASSP[0].WBs_WR_DAT[1]-&gt;ASSP[0].WBs_WR_DAT[1]_to_PB-ASSP.ASSP0_WBs_WR_DAT_1</port>
			<port name="ASSP0_WBs_WR_DAT_10">ASSP[0].WBs_WR_DAT[10]-&gt;ASSP[0].WBs_WR_DAT[10]_to_PB-ASSP.ASSP0_WBs_WR_DAT_10</port>
			<port name="ASSP0_WBs_WR_DAT_11">ASSP[0].WBs_WR_DAT[11]-&gt;ASSP[0].WBs_WR_DAT[11]_to_PB-ASSP.ASSP0_WBs_WR_DAT_11</port>
			<port name="ASSP0_WBs_WR_DAT_12">ASSP[0].WBs_WR_DAT[12]-&gt;ASSP[0].WBs_WR_DAT[12]_to_PB-ASSP.ASSP0_WBs_WR_DAT_12</port>
			<port name="ASSP0_WBs_WR_DAT_13">ASSP[0].WBs_WR_DAT[13]-&gt;ASSP[0].WBs_WR_DAT[13]_to_PB-ASSP.ASSP0_WBs_WR_DAT_13</port>
			<port name="ASSP0_WBs_WR_DAT_14">ASSP[0].WBs_WR_DAT[14]-&gt;ASSP[0].WBs_WR_DAT[14]_to_PB-ASSP.ASSP0_WBs_WR_DAT_14</port>
			<port name="ASSP0_WBs_WR_DAT_15">ASSP[0].WBs_WR_DAT[15]-&gt;ASSP[0].WBs_WR_DAT[15]_to_PB-ASSP.ASSP0_WBs_WR_DAT_15</port>
			<port name="ASSP0_WBs_WR_DAT_16">ASSP[0].WBs_WR_DAT[16]-&gt;ASSP[0].WBs_WR_DAT[16]_to_PB-ASSP.ASSP0_WBs_WR_DAT_16</port>
			<port name="ASSP0_WBs_WR_DAT_17">ASSP[0].WBs_WR_DAT[17]-&gt;ASSP[0].WBs_WR_DAT[17]_to_PB-ASSP.ASSP0_WBs_WR_DAT_17</port>
			<port name="ASSP0_WBs_WR_DAT_18">ASSP[0].WBs_WR_DAT[18]-&gt;ASSP[0].WBs_WR_DAT[18]_to_PB-ASSP.ASSP0_WBs_WR_DAT_18</port>
			<port name="ASSP0_WBs_WR_DAT_19">ASSP[0].WBs_WR_DAT[19]-&gt;ASSP[0].WBs_WR_DAT[19]_to_PB-ASSP.ASSP0_WBs_WR_DAT_19</port>
			<port name="ASSP0_WBs_WR_DAT_2">ASSP[0].WBs_WR_DAT[2]-&gt;ASSP[0].WBs_WR_DAT[2]_to_PB-ASSP.ASSP0_WBs_WR_DAT_2</port>
			<port name="ASSP0_WBs_WR_DAT_20">ASSP[0].WBs_WR_DAT[20]-&gt;ASSP[0].WBs_WR_DAT[20]_to_PB-ASSP.ASSP0_WBs_WR_DAT_20</port>
			<port name="ASSP0_WBs_WR_DAT_21">ASSP[0].WBs_WR_DAT[21]-&gt;ASSP[0].WBs_WR_DAT[21]_to_PB-ASSP.ASSP0_WBs_WR_DAT_21</port>
			<port name="ASSP0_WBs_WR_DAT_22">ASSP[0].WBs_WR_DAT[22]-&gt;ASSP[0].WBs_WR_DAT[22]_to_PB-ASSP.ASSP0_WBs_WR_DAT_22</port>
			<port name="ASSP0_WBs_WR_DAT_23">ASSP[0].WBs_WR_DAT[23]-&gt;ASSP[0].WBs_WR_DAT[23]_to_PB-ASSP.ASSP0_WBs_WR_DAT_23</port>
			<port name="ASSP0_WBs_WR_DAT_24">ASSP[0].WBs_WR_DAT[24]-&gt;ASSP[0].WBs_WR_DAT[24]_to_PB-ASSP.ASSP0_WBs_WR_DAT_24</port>
			<port name="ASSP0_WBs_WR_DAT_25">ASSP[0].WBs_WR_DAT[25]-&gt;ASSP[0].WBs_WR_DAT[25]_to_PB-ASSP.ASSP0_WBs_WR_DAT_25</port>
			<port name="ASSP0_WBs_WR_DAT_26">ASSP[0].WBs_WR_DAT[26]-&gt;ASSP[0].WBs_WR_DAT[26]_to_PB-ASSP.ASSP0_WBs_WR_DAT_26</port>
			<port name="ASSP0_WBs_WR_DAT_27">ASSP[0].WBs_WR_DAT[27]-&gt;ASSP[0].WBs_WR_DAT[27]_to_PB-ASSP.ASSP0_WBs_WR_DAT_27</port>
			<port name="ASSP0_WBs_WR_DAT_28">ASSP[0].WBs_WR_DAT[28]-&gt;ASSP[0].WBs_WR_DAT[28]_to_PB-ASSP.ASSP0_WBs_WR_DAT_28</port>
			<port name="ASSP0_WBs_WR_DAT_29">ASSP[0].WBs_WR_DAT[29]-&gt;ASSP[0].WBs_WR_DAT[29]_to_PB-ASSP.ASSP0_WBs_WR_DAT_29</port>
			<port name="ASSP0_WBs_WR_DAT_3">ASSP[0].WBs_WR_DAT[3]-&gt;ASSP[0].WBs_WR_DAT[3]_to_PB-ASSP.ASSP0_WBs_WR_DAT_3</port>
			<port name="ASSP0_WBs_WR_DAT_30">ASSP[0].WBs_WR_DAT[30]-&gt;ASSP[0].WBs_WR_DAT[30]_to_PB-ASSP.ASSP0_WBs_WR_DAT_30</port>
			<port name="ASSP0_WBs_WR_DAT_31">ASSP[0].WBs_WR_DAT[31]-&gt;ASSP[0].WBs_WR_DAT[31]_to_PB-ASSP.ASSP0_WBs_WR_DAT_31</port>
			<port name="ASSP0_WBs_WR_DAT_4">ASSP[0].WBs_WR_DAT[4]-&gt;ASSP[0].WBs_WR_DAT[4]_to_PB-ASSP.ASSP0_WBs_WR_DAT_4</port>
			<port name="ASSP0_WBs_WR_DAT_5">ASSP[0].WBs_WR_DAT[5]-&gt;ASSP[0].WBs_WR_DAT[5]_to_PB-ASSP.ASSP0_WBs_WR_DAT_5</port>
			<port name="ASSP0_WBs_WR_DAT_6">ASSP[0].WBs_WR_DAT[6]-&gt;ASSP[0].WBs_WR_DAT[6]_to_PB-ASSP.ASSP0_WBs_WR_DAT_6</port>
			<port name="ASSP0_WBs_WR_DAT_7">ASSP[0].WBs_WR_DAT[7]-&gt;ASSP[0].WBs_WR_DAT[7]_to_PB-ASSP.ASSP0_WBs_WR_DAT_7</port>
			<port name="ASSP0_WBs_WR_DAT_8">ASSP[0].WBs_WR_DAT[8]-&gt;ASSP[0].WBs_WR_DAT[8]_to_PB-ASSP.ASSP0_WBs_WR_DAT_8</port>
			<port name="ASSP0_WBs_WR_DAT_9">ASSP[0].WBs_WR_DAT[9]-&gt;ASSP[0].WBs_WR_DAT[9]_to_PB-ASSP.ASSP0_WBs_WR_DAT_9</port>
		</outputs>
		<clocks />
		<block name="s3io" instance="ASSP[0]">
			<attributes>
				<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:22.25-98.6|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:1015.12-1060.4"</attribute>
				<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
			</attributes>
			<parameters />
			<inputs>
				<port name="Device_ID">PB-ASSP.ASSP0_Device_ID_0[0]-&gt;PB-ASSP.ASSP0_Device_ID_0_to_ASSP[0].Device_ID[0] PB-ASSP.ASSP0_Device_ID_1[0]-&gt;PB-ASSP.ASSP0_Device_ID_1_to_ASSP[0].Device_ID[1] PB-ASSP.ASSP0_Device_ID_2[0]-&gt;PB-ASSP.ASSP0_Device_ID_2_to_ASSP[0].Device_ID[2] PB-ASSP.ASSP0_Device_ID_3[0]-&gt;PB-ASSP.ASSP0_Device_ID_3_to_ASSP[0].Device_ID[3] PB-ASSP.ASSP0_Device_ID_4[0]-&gt;PB-ASSP.ASSP0_Device_ID_4_to_ASSP[0].Device_ID[4] PB-ASSP.ASSP0_Device_ID_5[0]-&gt;PB-ASSP.ASSP0_Device_ID_5_to_ASSP[0].Device_ID[5] PB-ASSP.ASSP0_Device_ID_6[0]-&gt;PB-ASSP.ASSP0_Device_ID_6_to_ASSP[0].Device_ID[6] PB-ASSP.ASSP0_Device_ID_7[0]-&gt;PB-ASSP.ASSP0_Device_ID_7_to_ASSP[0].Device_ID[7] PB-ASSP.ASSP0_Device_ID_8[0]-&gt;PB-ASSP.ASSP0_Device_ID_8_to_ASSP[0].Device_ID[8] PB-ASSP.ASSP0_Device_ID_9[0]-&gt;PB-ASSP.ASSP0_Device_ID_9_to_ASSP[0].Device_ID[9] PB-ASSP.ASSP0_Device_ID_10[0]-&gt;PB-ASSP.ASSP0_Device_ID_10_to_ASSP[0].Device_ID[10] PB-ASSP.ASSP0_Device_ID_11[0]-&gt;PB-ASSP.ASSP0_Device_ID_11_to_ASSP[0].Device_ID[11] PB-ASSP.ASSP0_Device_ID_12[0]-&gt;PB-ASSP.ASSP0_Device_ID_12_to_ASSP[0].Device_ID[12] PB-ASSP.ASSP0_Device_ID_13[0]-&gt;PB-ASSP.ASSP0_Device_ID_13_to_ASSP[0].Device_ID[13] PB-ASSP.ASSP0_Device_ID_14[0]-&gt;PB-ASSP.ASSP0_Device_ID_14_to_ASSP[0].Device_ID[14] PB-ASSP.ASSP0_Device_ID_15[0]-&gt;PB-ASSP.ASSP0_Device_ID_15_to_ASSP[0].Device_ID[15]</port>
				<port name="FB_Busy">PB-ASSP.ASSP0_FB_Busy[0]-&gt;PB-ASSP.ASSP0_FB_Busy_to_ASSP[0].FB_Busy</port>
				<port name="FB_Int_Clr">PB-ASSP.ASSP0_FB_Int_Clr_0[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_0_to_ASSP[0].FB_Int_Clr[0] PB-ASSP.ASSP0_FB_Int_Clr_1[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_1_to_ASSP[0].FB_Int_Clr[1] PB-ASSP.ASSP0_FB_Int_Clr_2[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_2_to_ASSP[0].FB_Int_Clr[2] PB-ASSP.ASSP0_FB_Int_Clr_3[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_3_to_ASSP[0].FB_Int_Clr[3] PB-ASSP.ASSP0_FB_Int_Clr_4[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_4_to_ASSP[0].FB_Int_Clr[4] PB-ASSP.ASSP0_FB_Int_Clr_5[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_5_to_ASSP[0].FB_Int_Clr[5] PB-ASSP.ASSP0_FB_Int_Clr_6[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_6_to_ASSP[0].FB_Int_Clr[6] PB-ASSP.ASSP0_FB_Int_Clr_7[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_7_to_ASSP[0].FB_Int_Clr[7]</port>
				<port name="FB_PKfbData">PB-ASSP.ASSP0_FB_PKfbData_0[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_0_to_ASSP[0].FB_PKfbData[0] PB-ASSP.ASSP0_FB_PKfbData_1[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_1_to_ASSP[0].FB_PKfbData[1] PB-ASSP.ASSP0_FB_PKfbData_2[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_2_to_ASSP[0].FB_PKfbData[2] PB-ASSP.ASSP0_FB_PKfbData_3[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_3_to_ASSP[0].FB_PKfbData[3] PB-ASSP.ASSP0_FB_PKfbData_4[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_4_to_ASSP[0].FB_PKfbData[4] PB-ASSP.ASSP0_FB_PKfbData_5[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_5_to_ASSP[0].FB_PKfbData[5] PB-ASSP.ASSP0_FB_PKfbData_6[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_6_to_ASSP[0].FB_PKfbData[6] PB-ASSP.ASSP0_FB_PKfbData_7[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_7_to_ASSP[0].FB_PKfbData[7] PB-ASSP.ASSP0_FB_PKfbData_8[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_8_to_ASSP[0].FB_PKfbData[8] PB-ASSP.ASSP0_FB_PKfbData_9[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_9_to_ASSP[0].FB_PKfbData[9] PB-ASSP.ASSP0_FB_PKfbData_10[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_10_to_ASSP[0].FB_PKfbData[10] PB-ASSP.ASSP0_FB_PKfbData_11[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_11_to_ASSP[0].FB_PKfbData[11] PB-ASSP.ASSP0_FB_PKfbData_12[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_12_to_ASSP[0].FB_PKfbData[12] PB-ASSP.ASSP0_FB_PKfbData_13[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_13_to_ASSP[0].FB_PKfbData[13] PB-ASSP.ASSP0_FB_PKfbData_14[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_14_to_ASSP[0].FB_PKfbData[14] PB-ASSP.ASSP0_FB_PKfbData_15[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_15_to_ASSP[0].FB_PKfbData[15] PB-ASSP.ASSP0_FB_PKfbData_16[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_16_to_ASSP[0].FB_PKfbData[16] PB-ASSP.ASSP0_FB_PKfbData_17[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_17_to_ASSP[0].FB_PKfbData[17] PB-ASSP.ASSP0_FB_PKfbData_18[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_18_to_ASSP[0].FB_PKfbData[18] PB-ASSP.ASSP0_FB_PKfbData_19[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_19_to_ASSP[0].FB_PKfbData[19] PB-ASSP.ASSP0_FB_PKfbData_20[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_20_to_ASSP[0].FB_PKfbData[20] PB-ASSP.ASSP0_FB_PKfbData_21[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_21_to_ASSP[0].FB_PKfbData[21] PB-ASSP.ASSP0_FB_PKfbData_22[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_22_to_ASSP[0].FB_PKfbData[22] PB-ASSP.ASSP0_FB_PKfbData_23[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_23_to_ASSP[0].FB_PKfbData[23] PB-ASSP.ASSP0_FB_PKfbData_24[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_24_to_ASSP[0].FB_PKfbData[24] PB-ASSP.ASSP0_FB_PKfbData_25[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_25_to_ASSP[0].FB_PKfbData[25] PB-ASSP.ASSP0_FB_PKfbData_26[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_26_to_ASSP[0].FB_PKfbData[26] PB-ASSP.ASSP0_FB_PKfbData_27[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_27_to_ASSP[0].FB_PKfbData[27] PB-ASSP.ASSP0_FB_PKfbData_28[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_28_to_ASSP[0].FB_PKfbData[28] PB-ASSP.ASSP0_FB_PKfbData_29[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_29_to_ASSP[0].FB_PKfbData[29] PB-ASSP.ASSP0_FB_PKfbData_30[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_30_to_ASSP[0].FB_PKfbData[30] PB-ASSP.ASSP0_FB_PKfbData_31[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_31_to_ASSP[0].FB_PKfbData[31]</port>
				<port name="FB_PKfbEOF">PB-ASSP.ASSP0_FB_PKfbEOF[0]-&gt;PB-ASSP.ASSP0_FB_PKfbEOF_to_ASSP[0].FB_PKfbEOF</port>
				<port name="FB_PKfbPush">PB-ASSP.ASSP0_FB_PKfbPush_0[0]-&gt;PB-ASSP.ASSP0_FB_PKfbPush_0_to_ASSP[0].FB_PKfbPush[0] PB-ASSP.ASSP0_FB_PKfbPush_1[0]-&gt;PB-ASSP.ASSP0_FB_PKfbPush_1_to_ASSP[0].FB_PKfbPush[1] PB-ASSP.ASSP0_FB_PKfbPush_2[0]-&gt;PB-ASSP.ASSP0_FB_PKfbPush_2_to_ASSP[0].FB_PKfbPush[2] PB-ASSP.ASSP0_FB_PKfbPush_3[0]-&gt;PB-ASSP.ASSP0_FB_PKfbPush_3_to_ASSP[0].FB_PKfbPush[3]</port>
				<port name="FB_PKfbSOF">PB-ASSP.ASSP0_FB_PKfbSOF[0]-&gt;PB-ASSP.ASSP0_FB_PKfbSOF_to_ASSP[0].FB_PKfbSOF</port>
				<port name="FB_msg_out">PB-ASSP.ASSP0_FB_msg_out_0[0]-&gt;PB-ASSP.ASSP0_FB_msg_out_0_to_ASSP[0].FB_msg_out[0] PB-ASSP.ASSP0_FB_msg_out_1[0]-&gt;PB-ASSP.ASSP0_FB_msg_out_1_to_ASSP[0].FB_msg_out[1] PB-ASSP.ASSP0_FB_msg_out_2[0]-&gt;PB-ASSP.ASSP0_FB_msg_out_2_to_ASSP[0].FB_msg_out[2] PB-ASSP.ASSP0_FB_msg_out_3[0]-&gt;PB-ASSP.ASSP0_FB_msg_out_3_to_ASSP[0].FB_msg_out[3]</port>
				<port name="SDMA_Req">PB-ASSP.ASSP0_SDMA_Req_0[0]-&gt;PB-ASSP.ASSP0_SDMA_Req_0_to_ASSP[0].SDMA_Req[0] PB-ASSP.ASSP0_SDMA_Req_1[0]-&gt;PB-ASSP.ASSP0_SDMA_Req_1_to_ASSP[0].SDMA_Req[1] PB-ASSP.ASSP0_SDMA_Req_2[0]-&gt;PB-ASSP.ASSP0_SDMA_Req_2_to_ASSP[0].SDMA_Req[2] PB-ASSP.ASSP0_SDMA_Req_3[0]-&gt;PB-ASSP.ASSP0_SDMA_Req_3_to_ASSP[0].SDMA_Req[3]</port>
				<port name="SDMA_Sreq">PB-ASSP.ASSP0_SDMA_Sreq_0[0]-&gt;PB-ASSP.ASSP0_SDMA_Sreq_0_to_ASSP[0].SDMA_Sreq[0] PB-ASSP.ASSP0_SDMA_Sreq_1[0]-&gt;PB-ASSP.ASSP0_SDMA_Sreq_1_to_ASSP[0].SDMA_Sreq[1] PB-ASSP.ASSP0_SDMA_Sreq_2[0]-&gt;PB-ASSP.ASSP0_SDMA_Sreq_2_to_ASSP[0].SDMA_Sreq[2] PB-ASSP.ASSP0_SDMA_Sreq_3[0]-&gt;PB-ASSP.ASSP0_SDMA_Sreq_3_to_ASSP[0].SDMA_Sreq[3]</port>
				<port name="SPIm_PEnable">PB-ASSP.ASSP0_SPIm_PEnable[0]-&gt;PB-ASSP.ASSP0_SPIm_PEnable_to_ASSP[0].SPIm_PEnable</port>
				<port name="SPIm_PWdata">PB-ASSP.ASSP0_SPIm_PWdata_0[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_0_to_ASSP[0].SPIm_PWdata[0] PB-ASSP.ASSP0_SPIm_PWdata_1[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_1_to_ASSP[0].SPIm_PWdata[1] PB-ASSP.ASSP0_SPIm_PWdata_2[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_2_to_ASSP[0].SPIm_PWdata[2] PB-ASSP.ASSP0_SPIm_PWdata_3[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_3_to_ASSP[0].SPIm_PWdata[3] PB-ASSP.ASSP0_SPIm_PWdata_4[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_4_to_ASSP[0].SPIm_PWdata[4] PB-ASSP.ASSP0_SPIm_PWdata_5[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_5_to_ASSP[0].SPIm_PWdata[5] PB-ASSP.ASSP0_SPIm_PWdata_6[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_6_to_ASSP[0].SPIm_PWdata[6] PB-ASSP.ASSP0_SPIm_PWdata_7[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_7_to_ASSP[0].SPIm_PWdata[7] PB-ASSP.ASSP0_SPIm_PWdata_8[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_8_to_ASSP[0].SPIm_PWdata[8] PB-ASSP.ASSP0_SPIm_PWdata_9[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_9_to_ASSP[0].SPIm_PWdata[9] PB-ASSP.ASSP0_SPIm_PWdata_10[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_10_to_ASSP[0].SPIm_PWdata[10] PB-ASSP.ASSP0_SPIm_PWdata_11[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_11_to_ASSP[0].SPIm_PWdata[11] PB-ASSP.ASSP0_SPIm_PWdata_12[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_12_to_ASSP[0].SPIm_PWdata[12] PB-ASSP.ASSP0_SPIm_PWdata_13[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_13_to_ASSP[0].SPIm_PWdata[13] PB-ASSP.ASSP0_SPIm_PWdata_14[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_14_to_ASSP[0].SPIm_PWdata[14] PB-ASSP.ASSP0_SPIm_PWdata_15[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_15_to_ASSP[0].SPIm_PWdata[15] PB-ASSP.ASSP0_SPIm_PWdata_16[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_16_to_ASSP[0].SPIm_PWdata[16] PB-ASSP.ASSP0_SPIm_PWdata_17[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_17_to_ASSP[0].SPIm_PWdata[17] PB-ASSP.ASSP0_SPIm_PWdata_18[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_18_to_ASSP[0].SPIm_PWdata[18] PB-ASSP.ASSP0_SPIm_PWdata_19[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_19_to_ASSP[0].SPIm_PWdata[19] PB-ASSP.ASSP0_SPIm_PWdata_20[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_20_to_ASSP[0].SPIm_PWdata[20] PB-ASSP.ASSP0_SPIm_PWdata_21[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_21_to_ASSP[0].SPIm_PWdata[21] PB-ASSP.ASSP0_SPIm_PWdata_22[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_22_to_ASSP[0].SPIm_PWdata[22] PB-ASSP.ASSP0_SPIm_PWdata_23[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_23_to_ASSP[0].SPIm_PWdata[23] PB-ASSP.ASSP0_SPIm_PWdata_24[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_24_to_ASSP[0].SPIm_PWdata[24] PB-ASSP.ASSP0_SPIm_PWdata_25[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_25_to_ASSP[0].SPIm_PWdata[25] PB-ASSP.ASSP0_SPIm_PWdata_26[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_26_to_ASSP[0].SPIm_PWdata[26] PB-ASSP.ASSP0_SPIm_PWdata_27[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_27_to_ASSP[0].SPIm_PWdata[27] PB-ASSP.ASSP0_SPIm_PWdata_28[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_28_to_ASSP[0].SPIm_PWdata[28] PB-ASSP.ASSP0_SPIm_PWdata_29[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_29_to_ASSP[0].SPIm_PWdata[29] PB-ASSP.ASSP0_SPIm_PWdata_30[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_30_to_ASSP[0].SPIm_PWdata[30] PB-ASSP.ASSP0_SPIm_PWdata_31[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_31_to_ASSP[0].SPIm_PWdata[31]</port>
				<port name="SPIm_PWrite">PB-ASSP.ASSP0_SPIm_PWrite[0]-&gt;PB-ASSP.ASSP0_SPIm_PWrite_to_ASSP[0].SPIm_PWrite</port>
				<port name="SPIm_Paddr">PB-ASSP.ASSP0_SPIm_Paddr_0[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_0_to_ASSP[0].SPIm_Paddr[0] PB-ASSP.ASSP0_SPIm_Paddr_1[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_1_to_ASSP[0].SPIm_Paddr[1] PB-ASSP.ASSP0_SPIm_Paddr_2[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_2_to_ASSP[0].SPIm_Paddr[2] PB-ASSP.ASSP0_SPIm_Paddr_3[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_3_to_ASSP[0].SPIm_Paddr[3] PB-ASSP.ASSP0_SPIm_Paddr_4[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_4_to_ASSP[0].SPIm_Paddr[4] PB-ASSP.ASSP0_SPIm_Paddr_5[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_5_to_ASSP[0].SPIm_Paddr[5] PB-ASSP.ASSP0_SPIm_Paddr_6[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_6_to_ASSP[0].SPIm_Paddr[6] PB-ASSP.ASSP0_SPIm_Paddr_7[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_7_to_ASSP[0].SPIm_Paddr[7] PB-ASSP.ASSP0_SPIm_Paddr_8[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_8_to_ASSP[0].SPIm_Paddr[8] PB-ASSP.ASSP0_SPIm_Paddr_9[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_9_to_ASSP[0].SPIm_Paddr[9] PB-ASSP.ASSP0_SPIm_Paddr_10[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_10_to_ASSP[0].SPIm_Paddr[10] PB-ASSP.ASSP0_SPIm_Paddr_11[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_11_to_ASSP[0].SPIm_Paddr[11] PB-ASSP.ASSP0_SPIm_Paddr_12[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_12_to_ASSP[0].SPIm_Paddr[12] PB-ASSP.ASSP0_SPIm_Paddr_13[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_13_to_ASSP[0].SPIm_Paddr[13] PB-ASSP.ASSP0_SPIm_Paddr_14[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_14_to_ASSP[0].SPIm_Paddr[14] PB-ASSP.ASSP0_SPIm_Paddr_15[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_15_to_ASSP[0].SPIm_Paddr[15]</port>
				<port name="Sys_PSel">PB-ASSP.ASSP0_Sys_PSel[0]-&gt;PB-ASSP.ASSP0_Sys_PSel_to_ASSP[0].Sys_PSel</port>
				<port name="WBs_ACK">PB-ASSP.ASSP0_WBs_ACK[0]-&gt;PB-ASSP.ASSP0_WBs_ACK_to_ASSP[0].WBs_ACK</port>
				<port name="WBs_RD_DAT">PB-ASSP.ASSP0_WBs_RD_DAT_0[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_0_to_ASSP[0].WBs_RD_DAT[0] PB-ASSP.ASSP0_WBs_RD_DAT_1[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_1_to_ASSP[0].WBs_RD_DAT[1] PB-ASSP.ASSP0_WBs_RD_DAT_2[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_2_to_ASSP[0].WBs_RD_DAT[2] PB-ASSP.ASSP0_WBs_RD_DAT_3[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_3_to_ASSP[0].WBs_RD_DAT[3] PB-ASSP.ASSP0_WBs_RD_DAT_4[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_4_to_ASSP[0].WBs_RD_DAT[4] PB-ASSP.ASSP0_WBs_RD_DAT_5[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_5_to_ASSP[0].WBs_RD_DAT[5] PB-ASSP.ASSP0_WBs_RD_DAT_6[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_6_to_ASSP[0].WBs_RD_DAT[6] PB-ASSP.ASSP0_WBs_RD_DAT_7[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_7_to_ASSP[0].WBs_RD_DAT[7] PB-ASSP.ASSP0_WBs_RD_DAT_8[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_8_to_ASSP[0].WBs_RD_DAT[8] PB-ASSP.ASSP0_WBs_RD_DAT_9[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_9_to_ASSP[0].WBs_RD_DAT[9] PB-ASSP.ASSP0_WBs_RD_DAT_10[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_10_to_ASSP[0].WBs_RD_DAT[10] PB-ASSP.ASSP0_WBs_RD_DAT_11[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_11_to_ASSP[0].WBs_RD_DAT[11] PB-ASSP.ASSP0_WBs_RD_DAT_12[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_12_to_ASSP[0].WBs_RD_DAT[12] PB-ASSP.ASSP0_WBs_RD_DAT_13[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_13_to_ASSP[0].WBs_RD_DAT[13] PB-ASSP.ASSP0_WBs_RD_DAT_14[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_14_to_ASSP[0].WBs_RD_DAT[14] PB-ASSP.ASSP0_WBs_RD_DAT_15[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_15_to_ASSP[0].WBs_RD_DAT[15] PB-ASSP.ASSP0_WBs_RD_DAT_16[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_16_to_ASSP[0].WBs_RD_DAT[16] PB-ASSP.ASSP0_WBs_RD_DAT_17[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_17_to_ASSP[0].WBs_RD_DAT[17] PB-ASSP.ASSP0_WBs_RD_DAT_18[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_18_to_ASSP[0].WBs_RD_DAT[18] PB-ASSP.ASSP0_WBs_RD_DAT_19[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_19_to_ASSP[0].WBs_RD_DAT[19] PB-ASSP.ASSP0_WBs_RD_DAT_20[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_20_to_ASSP[0].WBs_RD_DAT[20] PB-ASSP.ASSP0_WBs_RD_DAT_21[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_21_to_ASSP[0].WBs_RD_DAT[21] PB-ASSP.ASSP0_WBs_RD_DAT_22[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_22_to_ASSP[0].WBs_RD_DAT[22] PB-ASSP.ASSP0_WBs_RD_DAT_23[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_23_to_ASSP[0].WBs_RD_DAT[23] PB-ASSP.ASSP0_WBs_RD_DAT_24[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_24_to_ASSP[0].WBs_RD_DAT[24] PB-ASSP.ASSP0_WBs_RD_DAT_25[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_25_to_ASSP[0].WBs_RD_DAT[25] PB-ASSP.ASSP0_WBs_RD_DAT_26[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_26_to_ASSP[0].WBs_RD_DAT[26] PB-ASSP.ASSP0_WBs_RD_DAT_27[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_27_to_ASSP[0].WBs_RD_DAT[27] PB-ASSP.ASSP0_WBs_RD_DAT_28[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_28_to_ASSP[0].WBs_RD_DAT[28] PB-ASSP.ASSP0_WBs_RD_DAT_29[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_29_to_ASSP[0].WBs_RD_DAT[29] PB-ASSP.ASSP0_WBs_RD_DAT_30[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_30_to_ASSP[0].WBs_RD_DAT[30] PB-ASSP.ASSP0_WBs_RD_DAT_31[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_31_to_ASSP[0].WBs_RD_DAT[31]</port>
			</inputs>
			<outputs>
				<port name="FB_PKfbOverflow">open</port>
				<port name="FB_Start">open</port>
				<port name="SDMA_Active">open open open open</port>
				<port name="SDMA_Done">open open open open</port>
				<port name="SPIm_PReady">open</port>
				<port name="SPIm_PSlvErr">open</port>
				<port name="SPIm_Prdata">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="Sensor_Int">open open open open open open open open</port>
				<port name="Sys_Clk0">sys_clk0</port>
				<port name="Sys_Clk0_Rst">sys_rst0</port>
				<port name="Sys_Clk1">sys_clk1</port>
				<port name="Sys_Clk1_Rst">sys_rst1</port>
				<port name="Sys_PKfb_Rst">open</port>
				<port name="Sys_Pclk">open</port>
				<port name="Sys_Pclk_Rst">open</port>
				<port name="TimeStamp">open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="WB_RST">i_wb_rst</port>
				<port name="WBs_ADR">open open i_wb_adr[2] i_wb_adr[3] open open open open open open open open open open open open open</port>
				<port name="WBs_BYTE_STB">open open open open</port>
				<port name="WBs_CYC">i_wb_cyc_LUT3_I0.XA2</port>
				<port name="WBs_RD">open</port>
				<port name="WBs_STB">i_wb_wen_LUT2_I0.XAB</port>
				<port name="WBs_WE">i_wb_wen_LUT2_I0.XSL</port>
				<port name="WBs_WR_DAT">i_wb_dat[0] i_wb_dat[1] i_wb_dat[2] i_wb_dat[3] i_wb_dat[4] i_wb_dat[5] i_wb_dat[6] i_wb_dat[7] i_wb_dat[8] i_wb_dat[9] i_wb_dat[10] i_wb_dat[11] i_wb_dat[12] i_wb_dat[13] i_wb_dat[14] i_wb_dat[15] i_wb_dat[16] i_wb_dat[17] i_wb_dat[18] i_wb_dat[19] i_wb_dat[20] i_wb_dat[21] i_wb_dat[22] i_wb_dat[23] i_wb_dat[24] i_wb_dat[25] i_wb_dat[26] i_wb_dat[27] i_wb_dat[28] i_wb_dat[29] i_wb_dat[30] i_wb_dat[31]</port>
			</outputs>
			<clocks>
				<port name="Sys_PKfb_Clk">PB-ASSP.ASSP0_Sys_PKfb_Clk[0]-&gt;PB-ASSP.ASSP0_Sys_PKfb_Clk_to_ASSP[0].Sys_PKfb_Clk</port>
				<port name="WB_CLK">PB-ASSP.ASSP0_WB_CLK[0]-&gt;PB-ASSP.ASSP0_WB_CLK_to_ASSP[0].WB_CLK</port>
			</clocks>
		</block>
	</block>
	<block name="counter_dffepc_Q_D_LUT4_O_c_frag" instance="PB-LOGIC[1]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_D_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">rst0</port>
			<port name="LOGIC0_TB2">rst0</port>
			<port name="LOGIC0_TBS">counter_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_D_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">counter_dffepc_Q_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_1_D_LUT4_O_c_frag" instance="PB-LOGIC[2]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_1_D_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_1_D_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">rst1</port>
			<port name="LOGIC0_TB2">rst1</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_1_D_LUT4_O_I3_LUT3_I0.XB1</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_1_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_1_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_1_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_1_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_1_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_1_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_1" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_1" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_8_D_LUT4_O_c_frag" instance="PB-LOGIC[3]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst1</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_8_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_8_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_8_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_8_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_8_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_8_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_8_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_8" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_8" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_8" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_10_D_LUT4_O_c_frag" instance="PB-LOGIC[4]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst1</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_10_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_10_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_10_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_10_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_10_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_10_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_10_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_10" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_10" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_10" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_D_LUT3_O_t_frag" instance="PB-LOGIC[5]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">rst1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_21_D_LUT3_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_21_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="pad6_LUT2_I0_t_frag" instance="PB-LOGIC[6]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">rst0</port>
			<port name="LOGIC0_BB1">$true</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">pad6_LUT2_I0.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">pkfb0_push_LUT2_O.XAB</port>
			<port name="LOGIC0_TB1">$true</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pkfb0_push_LUT2_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="pad6_LUT2_I0_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="pad6_LUT2_I0_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="pad6_LUT2_I0_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="pad6_LUT2_I0_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="pad6_LUT2_I0_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad6_buffered_dffepc_Q_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="pkfb0_push_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pkfb0_push</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="pad6_buffered_dffepc_Q" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="pad6_buffered_dffepc_Q" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="pad6_buffered_dffepc_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pkfb0_push_LUT2_O.XAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_1_D_LUT3_O_t_frag" instance="PB-LOGIC[7]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_D_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_D_LUT4_O_I3_LUT2_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_D_LUT4_O_I3_LUT2_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_1_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_1_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_1_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_1_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_1_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_1_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_D_LUT4_O_I3_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_D_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_1" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_1" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_D_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_2_D_LUT3_O_t_frag" instance="PB-LOGIC[8]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_D_LUT4_O_I3_LUT2_O.XAB</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_D_LUT4_O_I3_LUT2_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_3_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_3_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_2_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_2_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_2_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_2_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_2_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_2_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_2_D_LUT3_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_D_LUT4_O_I3_LUT2_O.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_2" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_2" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_D_LUT4_O_I3_LUT2_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_12_D_LUT4_O_c_frag" instance="PB-LOGIC[9]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst1</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_12_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_12_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_12_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_12_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_12_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_12_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_12_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_12" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_12" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_12" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_2_D_LUT3_O_t_frag" instance="PB-LOGIC[10]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_2_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_2_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_2_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_2_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_2_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_2_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_2_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_2_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.TBS</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_2" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_2" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_4_D_LUT3_O_t_frag" instance="PB-LOGIC[11]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_4_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_4_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$true</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_4_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_4_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_4_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_4_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_4_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_4_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_4_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_4" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_4" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_4" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_3_D_LUT3_O_t_frag" instance="PB-LOGIC[12]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_3_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_3_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$true</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.BB2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_3_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_3_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_3_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_3_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_3_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_3_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_3_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I1_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_3" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_3" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.BB2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_3_D_LUT3_O_t_frag" instance="PB-LOGIC[13]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_3_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_3_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_4_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_4_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_3_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_3_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_3_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_3_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_3_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_3_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_3_D_LUT3_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_3_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_3" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_3" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_3_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_14_D_LUT4_O_c_frag" instance="PB-LOGIC[14]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst1</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_14_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_14_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_14_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_14_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_14_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_14_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_14_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_14" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_14" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_14" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_5_D_LUT3_O_t_frag" instance="PB-LOGIC[15]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_5_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_5_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_5_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_5_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_5_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_5_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_5_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_5_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_5_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_5_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_5_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_4_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_4_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_5" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_5" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_5" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_4_D_LUT3_O_t_frag" instance="PB-LOGIC[16]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_4_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_4_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_5_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_5_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_4_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_4_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_4_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_4_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_4_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_4_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_4_D_LUT3_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_4_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_4" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_4" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_4" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_4_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_6_D_LUT3_O_t_frag" instance="PB-LOGIC[17]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_6_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_6_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_6_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_6_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_6_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_6_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_6_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_6_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_6" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_6" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_6" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_5_D_LUT3_O_t_frag" instance="PB-LOGIC[18]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_5_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_5_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_6_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_6_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_5_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_5_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_5_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_5_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_5_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_5_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_5_D_LUT3_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_5_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_5" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_5" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_5" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_5_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_16_D_LUT4_O_c_frag" instance="PB-LOGIC[19]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst1</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_16_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_16_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_16_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_16_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_16_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_16_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_16_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_16" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_16" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_16" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_7_D_LUT3_O_t_frag" instance="PB-LOGIC[20]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_7_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_7_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O.TB2</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_7_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_7_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_7_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_7_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_7_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_7_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_7_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_6_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_6_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_7" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_7" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_7" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O.TB2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_6_D_LUT3_O_t_frag" instance="PB-LOGIC[21]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_6_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_6_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_7_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_7_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_6_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_6_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_6_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_6_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_6_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_6_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_6_D_LUT3_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_6_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_6" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_6" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_6" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_6_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_18_D_LUT4_O_c_frag" instance="PB-LOGIC[22]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst1</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_18_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0_LUT2_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_18_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_18_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_18_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_18_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_18_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_18_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_18" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_18" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_18" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0_LUT2_O.XAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_9_D_LUT3_O_t_frag" instance="PB-LOGIC[23]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_9_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_9_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_9_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_9_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_9_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_9_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_9_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_9_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O.XSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_9" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_9" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_9" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_7_D_LUT3_O_t_frag" instance="PB-LOGIC[24]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_7_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_7_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_8_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_8_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_7_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_7_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_7_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_7_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_7_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_7_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_7_D_LUT3_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_7_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_7" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_7" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_7" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_7_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_8_D_LUT3_O_t_frag" instance="PB-LOGIC[25]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_8_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_8_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_9_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_9_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_8_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_8_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_8_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_8_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_8_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_8_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_8_D_LUT3_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_8_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_8" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_8" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_8" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_8_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_20_D_LUT4_O_c_frag" instance="PB-LOGIC[26]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst1</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_20_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_20_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_20_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_20_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_20_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_20_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_20_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_20" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_20" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_20" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_11_D_LUT3_O_t_frag" instance="PB-LOGIC[27]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_11_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_11_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_11_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_11_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_11_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_11_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_11_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_11_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_11" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_11" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_11" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_9_D_LUT3_O_t_frag" instance="PB-LOGIC[28]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_9_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_9_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_9_D_LUT3_O_I2_LUT2_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_9_D_LUT3_O_I2_LUT2_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_9_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_9_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_9_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_9_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_9_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_9_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_9_D_LUT3_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_9_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_9" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_9" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_9" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_9_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_22_D_LUT4_O_c_frag" instance="PB-LOGIC[29]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst1</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_22_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_22_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_22_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_22_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_22_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_22_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_22_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_22" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_22" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_22" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TB2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_13_D_LUT3_O_t_frag" instance="PB-LOGIC[30]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_13_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_13_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O.XB2</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O.XB2</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_13_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_13_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_13_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_13_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_13_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_13_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_13" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_13" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_13" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O.XB2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_10_D_LUT3_O_t_frag" instance="PB-LOGIC[31]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_9_D_LUT3_O_I2_LUT2_O.XAB</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_9_D_LUT3_O_I2_LUT2_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_11_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_11_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_10_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_10_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_10_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_10_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_10_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_10_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_10_D_LUT3_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_9_D_LUT3_O_I2_LUT2_O.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_10" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_10" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_10" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_9_D_LUT3_O_I2_LUT2_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_11_D_LUT3_O_t_frag" instance="PB-LOGIC[32]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_11_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_11_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_12_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_12_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_11_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_11_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_11_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_11_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_11_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_11_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_11_D_LUT3_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_11_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_11" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_11" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_11" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_11_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_15_D_LUT3_O_t_frag" instance="PB-LOGIC[33]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_15_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_15_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_15_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_15_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_15_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_15_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_15_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_15_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_15_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_15" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_15" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_15" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$iopadmap$top_pad18" instance="PB-BIDIR[34]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$true</port>
			<port name="BIDIR0_INEN">$false</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">$iopadmap$pad18</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">open</port>
		</outputs>
		<clocks />
		<block name="$iopadmap$top_pad18" instance="BIDIR[0]" mode="OUTPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">open</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="$iopadmap$top_pad18" instance="OUTPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;OUTPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;OUTPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;OUTPUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">open</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$top_pad18" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:81.9-88.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="ESEL">1</parameter>
						<parameter name="DS">0</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">OUTPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">open</port>
						<port name="O_DAT">OUTPUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">OUTPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">open</port>
						<port name="O_PAD_$out">pad18</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:pad18" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$iopadmap$top_pad21" instance="PB-BIDIR[35]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$true</port>
			<port name="BIDIR0_INEN">$false</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">$iopadmap$pad21</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">open</port>
		</outputs>
		<clocks />
		<block name="$iopadmap$top_pad21" instance="BIDIR[0]" mode="OUTPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">open</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="$iopadmap$top_pad21" instance="OUTPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;OUTPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;OUTPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;OUTPUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">open</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$top_pad21" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:81.9-88.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="ESEL">1</parameter>
						<parameter name="DS">0</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">OUTPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">open</port>
						<port name="O_DAT">OUTPUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">OUTPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">open</port>
						<port name="O_PAD_$out">pad21</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:pad21" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$iopadmap$top_pad22" instance="PB-BIDIR[36]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$true</port>
			<port name="BIDIR0_INEN">$false</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">$iopadmap$pad18</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">open</port>
		</outputs>
		<clocks />
		<block name="$iopadmap$top_pad22" instance="BIDIR[0]" mode="OUTPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">open</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="$iopadmap$top_pad22" instance="OUTPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;OUTPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;OUTPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;OUTPUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">open</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$top_pad22" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:81.9-88.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="ESEL">1</parameter>
						<parameter name="DS">0</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">OUTPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">open</port>
						<port name="O_DAT">OUTPUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">OUTPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">open</port>
						<port name="O_PAD_$out">pad22</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:pad22" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_12_D_LUT3_O_t_frag" instance="PB-LOGIC[37]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_12_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_12_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_13_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_13_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_12_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_12_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_12_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_12_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_12_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_12_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_12_D_LUT3_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_12_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_12" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_12" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_12" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_12_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="pad6" instance="PB-BIDIR[38]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$false</port>
			<port name="BIDIR0_INEN">$true</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">open</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">BIDIR[0].IZ[0]-&gt;BIDIR[0].IZ_to_PB-BIDIR.BIDIR0_IZ</port>
		</outputs>
		<clocks />
		<block name="pad6" instance="BIDIR[0]" mode="INPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">open</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">INPUT[0].IZ[0]-&gt;BIDIR-IZ</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="pad6" instance="INPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;INPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;INPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">open</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">bidir[0].I_DAT[0]-&gt;INPUT-IZ</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$top_pad6" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:43.9-50.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="ESEL">1</parameter>
						<parameter name="DS">0</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">INPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">inpad[0].inpad[0]-&gt;bidir-I_PAD_$inp</port>
						<port name="O_DAT">open</port>
						<port name="O_EN">INPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">pad6_LUT2_I0.XSL</port>
						<port name="O_PAD_$out">open</port>
					</outputs>
					<clocks />
				</block>
				<block name="pad6" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">pad6</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_19_D_LUT4_O_c_frag" instance="PB-LOGIC[39]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_20_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_19_D_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">rst0</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_20_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst0</port>
			<port name="LOGIC0_TBS">counter_dffepc_Q_20_D_LUT3_O_I2</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_19_D_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_19_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_19_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_19_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_19_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_19_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">counter_dffepc_Q_19_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_19" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_19" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_19" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_19_D_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_17_D_LUT3_O_t_frag" instance="PB-LOGIC[40]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_17_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_17_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_17_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_17_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_17_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_17_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_17_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_17_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_17_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_17_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_16_D_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_17" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_17" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_17" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_13_D_LUT3_O_t_frag" instance="PB-LOGIC[41]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_13_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_13_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_14_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_14_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_13_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_13_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_13_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_13_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_13_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_13_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_13_D_LUT3_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_13_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_13" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_13" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_13" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_13_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_21_D_LUT4_O_c_frag" instance="PB-LOGIC[42]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_21_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_22_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_21_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">rst0</port>
			<port name="LOGIC0_TB2">rst0</port>
			<port name="LOGIC0_TBS">counter_dffepc_Q_22_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_22_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_21_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_21_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_21_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_21_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_21_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">counter_dffepc_Q_21_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_21" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_21" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_21" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_21_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_14_D_LUT3_O_t_frag" instance="PB-LOGIC[43]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_14_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_14_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_15_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_15_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_14_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_14_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_14_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_14_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_14_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_14_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_14_D_LUT3_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_14_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_14" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_14" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_14" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_14_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_19_D_LUT3_O_t_frag" instance="PB-LOGIC[44]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_19_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_19_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TB1</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_19_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_19_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_19_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_19_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_19_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_19_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_19" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_19" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_19" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TB1</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_23_D_LUT4_O_c_frag" instance="PB-LOGIC[45]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_24_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_23_D_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">rst0</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_24_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst0</port>
			<port name="LOGIC0_TBS">counter_dffepc_Q_24_D_LUT3_O_I2</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_23_D_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_23_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_23_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_23_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_23_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_23_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">counter_dffepc_Q_23_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_23" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_23" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_23" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_23_D_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_15_D_LUT3_O_t_frag" instance="PB-LOGIC[46]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_15_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_15_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_16_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_16_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_15_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_15_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_15_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_15_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_15_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_15_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_15_D_LUT3_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_15_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_15" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_15" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_15" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_15_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_25_D_LUT4_O_c_frag" instance="PB-LOGIC[47]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_26_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_25_D_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">rst0</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_26_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst0</port>
			<port name="LOGIC0_TBS">counter_dffepc_Q_26_D_LUT3_O_I2</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_25_D_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_25_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_25_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_25_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_25_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_25_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">counter_dffepc_Q_25_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_25" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_25" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_25" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_25_D_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_21_D_LUT3_O_t_frag" instance="PB-LOGIC[48]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_21_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_21_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_21_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_21_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_21_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_21_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_21_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_21_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_21_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_21_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_21_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_20_D_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_21" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_21" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_21" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_16_D_LUT3_O_t_frag" instance="PB-LOGIC[49]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_16_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_16_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_17_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_17_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_16_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_16_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_16_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_16_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_16_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_16_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_16_D_LUT3_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_16_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_16" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_16" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_16" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_16_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_27_D_LUT4_O_c_frag" instance="PB-LOGIC[50]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_28_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_27_D_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">rst0</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_28_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst0</port>
			<port name="LOGIC0_TBS">counter_dffepc_Q_28_D_LUT3_O_I2</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_27_D_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_27_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_27_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_27_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_27_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_27_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">counter_dffepc_Q_27_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_27" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_27" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_27" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_27_D_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_17_D_LUT3_O_t_frag" instance="PB-LOGIC[51]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_17_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_17_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_18_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_18_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_17_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_17_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_17_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_17_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_17_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_17_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_17_D_LUT3_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_17_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_17" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_17" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_17" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_17_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_23_D_LUT3_O_t_frag" instance="PB-LOGIC[52]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_23_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_23_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_23_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_23_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_23_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_23_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_23_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_23_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_23" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_23" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_23" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_29_D_LUT4_O_c_frag" instance="PB-LOGIC[53]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_30_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_29_D_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">rst0</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_30_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst0</port>
			<port name="LOGIC0_TBS">counter_dffepc_Q_31_D_LUT2_O.XAB</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_29_D_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_29_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_29_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_29_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_29_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_29_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">counter_dffepc_Q_29_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_29" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_29" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_29" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_29_D_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_18_D_LUT3_O_t_frag" instance="PB-LOGIC[54]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_18_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_18_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_20_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">counter_dffepc_Q_19_D_LUT4_O.TSL</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_20_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_18_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_18_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_18_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_18_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_18_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_18_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_18_D_LUT3_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_18_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_18" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_18" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_18" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_18_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_24_D_LUT3_O_t_frag" instance="PB-LOGIC[55]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_24_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_24_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TBS</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_24_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_24_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_24_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_24_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_24_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_24_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_24" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_24" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_24" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_D_LUT4_O_c_frag" instance="PB-LOGIC[56]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[31]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[31]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_1_D_LUT4_O_c_frag" instance="PB-LOGIC[57]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[30]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_1_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[30]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_1_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_1_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_1_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_1_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_1_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_1_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_1_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_1" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_1" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_1_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_10_D_LUT4_O_c_frag" instance="PB-LOGIC[58]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[21]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_10_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[21]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_10_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_10_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_10_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_10_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_10_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_10_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_10_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_10" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_10" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_10" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_10_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_11_D_LUT4_O_c_frag" instance="PB-LOGIC[59]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[20]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_11_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[20]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_11_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_11_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_11_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_11_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_11_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_11_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_11_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_11" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_11" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_11" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_11_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_12_D_LUT4_O_c_frag" instance="PB-LOGIC[60]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[19]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_12_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[19]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_12_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_12_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_12_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_12_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_12_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_12_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_12_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_12" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_12" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_12" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_12_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_13_D_LUT4_O_c_frag" instance="PB-LOGIC[61]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[18]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_13_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[18]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_13_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_13_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_13_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_13_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_13_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_13_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_13_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_13" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_13" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_13" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_13_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_14_D_LUT4_O_c_frag" instance="PB-LOGIC[62]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[17]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_14_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[17]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_14_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_14_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_14_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_14_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_14_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_14_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_14_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_14" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_14" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_14" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_14_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_15_D_LUT4_O_c_frag" instance="PB-LOGIC[63]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[16]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_15_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[16]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_15_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_15_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_15_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_15_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_15_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_15_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_15_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_15" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_15" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_15" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_15_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_16_D_LUT4_O_c_frag" instance="PB-LOGIC[64]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[15]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_16_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[15]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_16_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_16_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_16_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_16_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_16_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_16_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_16_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_16" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_16" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_16" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_16_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_17_D_LUT4_O_c_frag" instance="PB-LOGIC[65]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[14]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_17_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[14]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_17_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_17_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_17_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_17_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_17_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_17_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_17_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_17" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_17" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_17" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_17_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_18_D_LUT4_O_c_frag" instance="PB-LOGIC[66]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[13]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_18_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[13]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_18_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_18_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_18_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_18_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_18_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_18_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_18_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_18" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_18" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_18" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_18_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_19_D_LUT4_O_c_frag" instance="PB-LOGIC[67]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[12]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_19_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[12]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_19_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_19_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_19_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_19_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_19_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_19_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_19_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_19" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_19" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_19" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_19_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_2_D_LUT4_O_c_frag" instance="PB-LOGIC[68]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[29]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_2_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[29]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_2_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_2_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_2_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_2_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_2_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_2_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_2_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_2" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_2" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_2_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_20_D_LUT4_O_c_frag" instance="PB-LOGIC[69]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[11]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_20_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[11]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_20_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_20_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_20_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_20_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_20_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_20_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_20_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_20" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_20" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_20" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_20_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_21_D_LUT4_O_c_frag" instance="PB-LOGIC[70]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[10]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_21_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[10]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_21_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_21_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_21_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_21_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_21_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_21_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_21_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_21" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_21" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_21" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_21_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_22_D_LUT4_O_c_frag" instance="PB-LOGIC[71]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[9]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_22_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[9]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_22_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_22_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_22_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_22_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_22_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_22_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_22_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_22" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_22" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_22" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_22_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_23_D_LUT4_O_c_frag" instance="PB-LOGIC[72]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[8]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_23_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[8]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_23_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_23_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_23_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_23_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_23_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_23_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_23_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_23" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_23" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_23" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_23_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_24_D_LUT4_O_c_frag" instance="PB-LOGIC[73]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[7]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_24_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[7]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_24_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_24_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_24_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_24_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_24_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_24_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_24_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_24" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_24" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_24" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_24_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_25_D_LUT4_O_c_frag" instance="PB-LOGIC[74]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[6]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_25_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[6]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_25_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_25_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_25_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_25_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_25_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_25_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_25_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_25" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_25" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_25" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_25_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_26_D_LUT4_O_c_frag" instance="PB-LOGIC[75]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[5]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_26_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[5]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_26_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_26_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_26_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_26_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_26_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_26_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_26_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_26" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_26" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_26" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_26_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_27_D_LUT4_O_c_frag" instance="PB-LOGIC[76]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[4]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_27_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[4]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_27_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_27_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_27_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_27_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_27_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_27_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_27_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_27" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_27" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_27" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_27_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_28_D_LUT4_O_c_frag" instance="PB-LOGIC[77]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[3]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_28_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[3]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_28_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_28_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_28_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_28_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_28_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_28_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_28_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_28" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_28" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_28" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_28_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_29_D_LUT4_O_c_frag" instance="PB-LOGIC[78]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[2]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_29_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[2]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_29_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_29_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_29_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_29_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_29_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_29_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_29_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_29" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_29" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_29" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_29_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_3_D_LUT4_O_c_frag" instance="PB-LOGIC[79]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[28]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_3_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[28]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_3_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_3_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_3_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_3_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_3_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_3_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_3_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_3" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_3" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_3_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_30_D_LUT4_O_c_frag" instance="PB-LOGIC[80]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[1]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_30_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[1]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_30_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_30_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_30_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_30_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_30_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_30_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_30_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_30" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_30" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_30" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_30_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_31_D_LUT4_O_c_frag" instance="PB-LOGIC[81]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[0]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_31_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[0]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_31_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_31_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_31_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_31_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_31_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_31_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_31_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_31" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_31" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_31" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_31_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_4_D_LUT4_O_c_frag" instance="PB-LOGIC[82]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[27]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_4_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[27]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_4_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_4_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_4_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_4_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_4_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_4_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_4_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_4" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_4" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_4" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_4_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_5_D_LUT4_O_c_frag" instance="PB-LOGIC[83]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[26]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_5_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[26]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_5_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_5_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_5_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_5_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_5_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_5_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_5_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_5" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_5" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_5" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_5_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_6_D_LUT4_O_c_frag" instance="PB-LOGIC[84]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[25]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_6_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[25]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_6_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_6_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_6_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_6_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_6_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_6_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_6_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_6" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_6" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_6" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_6_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_7_D_LUT4_O_c_frag" instance="PB-LOGIC[85]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[24]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_7_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[24]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_7_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_7_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_7_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_7_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_7_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_7_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_7_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_7" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_7" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_7" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_7_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_8_D_LUT4_O_c_frag" instance="PB-LOGIC[86]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[23]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_8_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[23]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_8_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_8_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_8_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_8_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_8_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_8_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_8_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_8" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_8" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_8" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_8_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="increment_dffepc_Q_9_D_LUT4_O_c_frag" instance="PB-LOGIC[87]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">i_wb_dat[22]</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_9_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">i_wb_dat[22]</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_9_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">increment_dffepc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">rst1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="increment_dffepc_Q_9_D_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="increment_dffepc_Q_9_D_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="increment_dffepc_Q_9_D_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_9_D_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_9_D_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">increment_dffepc_Q_9_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="increment_dffepc_Q_9" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="increment_dffepc_Q_9" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="increment_dffepc_Q_9" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">increment_dffepc_Q_9_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_25_D_LUT3_O_t_frag" instance="PB-LOGIC[88]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_25_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_25_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_25_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_25_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_25_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_25_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_25_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_25_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_25_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_25_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_25_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_24_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_24_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_25" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_25" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_25" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_20_D_LUT3_O_t_frag" instance="PB-LOGIC[89]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_20_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_20_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_22_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">counter_dffepc_Q_22_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_21_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_20_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_20_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_20_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_20_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_20_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_20_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_20_D_LUT3_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_20_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_20" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_20" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_20" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_20_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_26_D_LUT3_O_t_frag" instance="PB-LOGIC[90]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_26_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_26_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_26_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_26_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_26_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_26_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_26_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_26_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_26_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_26_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_26_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_25_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_25_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_26" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_26" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_26" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_22_D_LUT3_O_t_frag" instance="PB-LOGIC[91]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_22_D_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_22_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_24_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">counter_dffepc_Q_23_D_LUT4_O.TSL</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_24_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_22_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_22_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_22_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_22_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_22_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_22_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_21_D_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_22_D_LUT3_O.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_22" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_22" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_22" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_22_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_27_D_LUT3_O_t_frag" instance="PB-LOGIC[92]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_27_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_27_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_27_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_27_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_27_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_27_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_27_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_27_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_27_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_27_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_27_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_26_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_26_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_27" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_27" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_27" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_24_D_LUT3_O_t_frag" instance="PB-LOGIC[93]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_24_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_24_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_26_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">counter_dffepc_Q_25_D_LUT4_O.TSL</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_26_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_24_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_24_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_24_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_24_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_24_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_24_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_24_D_LUT3_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_24_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_24" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_24" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_24" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_24_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_28_D_LUT3_O_t_frag" instance="PB-LOGIC[94]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_28_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_28_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_28_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_28_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_28_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_28_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_28_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_28_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_28_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_28_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_27_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_27_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_28" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_28" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_28" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TB2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_26_D_LUT3_O_t_frag" instance="PB-LOGIC[95]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_26_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_26_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_28_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">counter_dffepc_Q_27_D_LUT4_O.TSL</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_28_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_26_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_26_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_26_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_26_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_26_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_26_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_26_D_LUT3_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_26_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_26" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_26" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_26" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_26_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_29_D_LUT3_O_t_frag" instance="PB-LOGIC[96]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_29_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_29_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_29_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_29_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_29_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_29_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_29_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_29_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_29_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_29_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_28_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_28_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_29" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_29" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_29" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_30_D_LUT3_O_t_frag" instance="PB-LOGIC[97]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_30_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_30_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_30_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_30_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_30_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_30_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_30_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_30_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_30_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_30_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_30" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_30" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_30" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_28_D_LUT3_O_t_frag" instance="PB-LOGIC[98]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_28_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_28_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">counter_dffepc_Q_31_D_LUT2_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">counter_dffepc_Q_29_D_LUT4_O.TSL</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">counter_dffepc_Q_30_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_28_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_28_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_28_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_28_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_28_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_28_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="counter_dffepc_Q_28_D_LUT3_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_28_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_28" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_28" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_28" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_28_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_14_D_LUT3_O_t_frag" instance="PB-LOGIC[99]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_14_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">lfsr_state_dffepc_Q_14_D_LUT3_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_14_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">rst1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_14_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_14_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_14_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_14_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_14_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_14_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_14_D_LUT3_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_14_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_14" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_14" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_14" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_15_D_LUT3_O_t_frag" instance="PB-LOGIC[100]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_15_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">lfsr_state_dffepc_Q_15_D_LUT3_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_15_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">rst1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_15_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_15_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_15_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_15_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_15_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_15_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_15_D_LUT3_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_15_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_15" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_15" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_15" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_17_D_LUT3_O_t_frag" instance="PB-LOGIC[101]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_17_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">lfsr_state_dffepc_Q_17_D_LUT3_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_17_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">rst1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_17_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_17_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_17_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_17_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_17_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_17_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_17_D_LUT3_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_17_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_17" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_17" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_17" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_21_D_LUT3_O_t_frag" instance="PB-LOGIC[102]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_21_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">lfsr_state_dffepc_Q_21_D_LUT3_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_21_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_21_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_21_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_21_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_21_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_21_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_21_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_21_D_LUT3_O_I1_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_21_D_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_21" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_21" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_21" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_23_D_LUT3_O_t_frag" instance="PB-LOGIC[103]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_23_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">lfsr_state_dffepc_Q_23_D_LUT3_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_23_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">rst1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_23_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_23_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_23_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_23_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_23_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_23_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_23_D_LUT3_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_23_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_23" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_23" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_23" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_24_D_LUT3_O_t_frag" instance="PB-LOGIC[104]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_24_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">lfsr_state_dffepc_Q_24_D_LUT3_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_24_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">rst1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TBS</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_24_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_24_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_24_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_24_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_24_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_24_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_24_D_LUT3_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_24_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_24" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_24" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_24" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TBS</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_25_D_LUT3_O_t_frag" instance="PB-LOGIC[105]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_25_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">lfsr_state_dffepc_Q_25_D_LUT3_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_25_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">rst1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TA2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_25_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_25_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_25_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_25_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_25_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_25_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_25_D_LUT3_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_25_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_25" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_25" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_25" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TA2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_26_D_LUT3_O_t_frag" instance="PB-LOGIC[106]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_26_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">lfsr_state_dffepc_Q_26_D_LUT3_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_26_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">rst1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_26_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_26_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_26_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_26_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_26_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_26_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_26_D_LUT3_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_26_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_26" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_26" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_26" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_28_D_LUT3_O_t_frag" instance="PB-LOGIC[107]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_28_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">lfsr_state_dffepc_Q_28_D_LUT3_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_28_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">rst1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TBS</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_28_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_28_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_28_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_28_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_28_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_28_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_28_D_LUT3_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_28_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_28" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_28" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_28" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TBS</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_8_D_LUT3_O_t_frag" instance="PB-LOGIC[108]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_8_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">lfsr_state_dffepc_Q_8_D_LUT3_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_8_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">rst1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TBS</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_8_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_8_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_8_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_8_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_8_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_8_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_8_D_LUT3_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_8_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_8" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_8" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_8" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TBS</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_D_LUT3_O_t_frag" instance="PB-LOGIC[109]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_8_D_LUT3_O_I1_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_8_D_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_10_D_LUT3_O_t_frag" instance="PB-LOGIC[110]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_10_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[20]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_10_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_10_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_10_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_10_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_10_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_10_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_10" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_10" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_10" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O.TBS</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_19_D_LUT3_O_t_frag" instance="PB-LOGIC[111]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_19_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$true</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_19_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_19_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_19_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_19_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_19_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_19_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_19" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_19" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_19" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_20_D_LUT3_O_t_frag" instance="PB-LOGIC[112]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_20_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[19]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_20_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_20_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_20_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_20_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_20_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_20_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_12_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_12_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_20" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_20" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_20" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_29_D_LUT3_O_t_frag" instance="PB-LOGIC[113]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_29_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_29_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_29_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_29_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_29_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_29_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_29_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_28_D_LUT3_O_I1_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_28_D_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_29" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_29" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_29" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_3_D_LUT3_O_t_frag" instance="PB-LOGIC[114]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_3_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TB1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[18]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_3_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_3_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_3_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_3_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_3_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_3_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_3" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_3" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_30_D_LUT3_O_t_frag" instance="PB-LOGIC[115]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_30_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_30_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_30_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_30_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_30_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_30_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_30_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_30" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_30" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_30" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_4_D_LUT3_O_t_frag" instance="PB-LOGIC[116]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_4_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[17]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_4_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_4_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_4_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_4_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_4_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_4_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_14_D_LUT3_O_I0_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_14_D_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_4" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_4" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_4" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TB1</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_5_D_LUT3_O_t_frag" instance="PB-LOGIC[117]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_5_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_5_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_5_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_5_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_5_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_5_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_5_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_14_D_LUT3_O_I1_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_14_D_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_5" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_5" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_5" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TBS</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_6_D_LUT3_O_t_frag" instance="PB-LOGIC[118]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_6_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[16]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_6_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_6_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_6_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_6_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_6_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_6_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_15_D_LUT3_O_I0_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_15_D_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_6" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_6" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_6" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_7_D_LUT3_O_t_frag" instance="PB-LOGIC[119]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_7_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_7_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_7_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_7_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_7_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_7_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_7_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_15_D_LUT3_O_I1_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_15_D_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_7" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_7" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_7" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O.TBS</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_31_D_LUT3_O_t_frag" instance="PB-LOGIC[120]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst1</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_31_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">rst1</port>
			<port name="LOGIC0_BB2">rst1</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_31_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_31_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="brightness_dffepc_Q_31_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_31_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_31_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_31_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_31_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_31_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_I3_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="brightness_dffepc_Q_31" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_31" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_31" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="pad6_buffered_LUT2_I1_t_frag" instance="PB-LOGIC[121]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">pkfb0_push_LUT2_O.XAB</port>
			<port name="LOGIC0_BB1">$true</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">rst0</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="pad6_buffered_LUT2_I1_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad6_buffered_LUT2_I1_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad6_buffered_LUT2_I1_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">open</port>
						<port name="TA2">open</port>
						<port name="TAB">open</port>
						<port name="TB1">open</port>
						<port name="TB2">open</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">open</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad6_buffered_LUT2_I1_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">open</port>
							<port name="TA2">open</port>
							<port name="TAB">open</port>
							<port name="TB1">open</port>
							<port name="TB2">open</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">open</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad6_buffered_LUT2_I1_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad6_previous_dffepc_Q_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="t_frag[0]" />
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="pad6_previous_dffepc_Q" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="pad6_previous_dffepc_Q" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="pad6_previous_dffepc_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pkfb0_push_LUT2_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_1_D_LUT3_O_t_frag" instance="PB-LOGIC[122]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_1_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_1_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_1_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_1_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_1_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_1_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_1_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_1_D_LUT3_O_I1_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_1" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_1" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_11_D_LUT3_O_t_frag" instance="PB-LOGIC[123]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_11_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_11_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_11_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_11_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">open</port>
						<port name="TA2">open</port>
						<port name="TAB">open</port>
						<port name="TB1">open</port>
						<port name="TB2">open</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">open</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_11_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">open</port>
							<port name="TA2">open</port>
							<port name="TAB">open</port>
							<port name="TB1">open</port>
							<port name="TB2">open</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">open</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_11_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_11_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="t_frag[0]" />
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_11" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_11" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_11" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_12_D_LUT3_O_t_frag" instance="PB-LOGIC[124]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_12_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_12_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_12_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_12_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">open</port>
						<port name="TA2">open</port>
						<port name="TAB">open</port>
						<port name="TB1">open</port>
						<port name="TB2">open</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">open</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_12_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">open</port>
							<port name="TA2">open</port>
							<port name="TAB">open</port>
							<port name="TB1">open</port>
							<port name="TB2">open</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">open</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_12_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_12_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="t_frag[0]" />
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_12" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_12" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_12" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_13_D_LUT3_O_t_frag" instance="PB-LOGIC[125]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_13_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_13_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_13_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_13_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">open</port>
						<port name="TA2">open</port>
						<port name="TAB">open</port>
						<port name="TB1">open</port>
						<port name="TB2">open</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">open</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_13_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">open</port>
							<port name="TA2">open</port>
							<port name="TAB">open</port>
							<port name="TB1">open</port>
							<port name="TB2">open</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">open</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_13_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_13_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="t_frag[0]" />
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_13" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_13" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_13" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_16_D_LUT3_O_t_frag" instance="PB-LOGIC[126]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_16_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_16_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_16_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_16_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_16_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_16_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_16_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_16" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_16" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_16" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_18_D_LUT3_O_t_frag" instance="PB-LOGIC[127]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_18_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0_LUT2_O.XSL</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_TB1">$true</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0_LUT2_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_18_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_18_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_18_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_18_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_18_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_18_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_18" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_18" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_18" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0_LUT2_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_2_D_LUT3_O_t_frag" instance="PB-LOGIC[128]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_2_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_2_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_2_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_2_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">open</port>
						<port name="TA2">open</port>
						<port name="TAB">open</port>
						<port name="TB1">open</port>
						<port name="TB2">open</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">open</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_2_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">open</port>
							<port name="TA2">open</port>
							<port name="TAB">open</port>
							<port name="TB1">open</port>
							<port name="TB2">open</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">open</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_2_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_2_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="t_frag[0]" />
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_2" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_2" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_22_D_LUT3_O_t_frag" instance="PB-LOGIC[129]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_22_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_22_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_22_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_22_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">open</port>
						<port name="TA2">open</port>
						<port name="TAB">open</port>
						<port name="TB1">open</port>
						<port name="TB2">open</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">open</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_22_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">open</port>
							<port name="TA2">open</port>
							<port name="TAB">open</port>
							<port name="TB1">open</port>
							<port name="TB2">open</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">open</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_22_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_22_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="t_frag[0]" />
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_22" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_22" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_22" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TBS</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_27_D_LUT3_O_t_frag" instance="PB-LOGIC[130]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_27_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_27_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_27_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_27_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_27_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_27_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_27_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_26_D_LUT3_O_I1_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_26_D_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_27" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_27" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_27" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_31_D_LUT3_O_t_frag" instance="PB-LOGIC[131]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_31_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_31_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_31_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_31_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">open</port>
						<port name="TA2">open</port>
						<port name="TAB">open</port>
						<port name="TB1">open</port>
						<port name="TB2">open</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">open</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_31_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">open</port>
							<port name="TA2">open</port>
							<port name="TAB">open</port>
							<port name="TB1">open</port>
							<port name="TB2">open</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">open</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_31_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_31_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="t_frag[0]" />
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_31" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_31" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_31" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_9_D_LUT3_O_t_frag" instance="PB-LOGIC[132]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_9_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_9_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_9_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_9_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">open</port>
						<port name="TA2">open</port>
						<port name="TAB">open</port>
						<port name="TB1">open</port>
						<port name="TB2">open</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">open</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_9_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">open</port>
							<port name="TA2">open</port>
							<port name="TAB">open</port>
							<port name="TB1">open</port>
							<port name="TB2">open</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">open</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_9_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_9_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="t_frag[0]" />
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="lfsr_state_dffepc_Q_9" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_9" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_9" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:124.5-139.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_30_D_LUT3_O_t_frag" instance="PB-LOGIC[133]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">rst0</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_31_D_LUT2_O.XAB</port>
			<port name="LOGIC0_BB1">rst0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">counter_dffepc_Q_30_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_30_D_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_30_D_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_30_D_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">open</port>
						<port name="TA2">open</port>
						<port name="TAB">open</port>
						<port name="TB1">open</port>
						<port name="TB2">open</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">open</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_30_D_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">open</port>
							<port name="TA2">open</port>
							<port name="TAB">open</port>
							<port name="TB1">open</port>
							<port name="TB2">open</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">open</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_30_D_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_30_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="t_frag[0]" />
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_30" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_30" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_30" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_30_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="counter_dffepc_Q_31_D_LUT2_O_t_frag" instance="PB-LOGIC[134]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$true</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">counter_dffepc_Q_31_D_LUT2_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">rst0</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk0</port>
		</clocks>
		<block name="counter_dffepc_Q_31_D_LUT2_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="counter_dffepc_Q_31_D_LUT2_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="counter_dffepc_Q_31_D_LUT2_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">open</port>
						<port name="TA2">open</port>
						<port name="TAB">open</port>
						<port name="TB1">open</port>
						<port name="TB2">open</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">open</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_31_D_LUT2_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">open</port>
							<port name="TA2">open</port>
							<port name="TAB">open</port>
							<port name="TB1">open</port>
							<port name="TB2">open</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">open</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_31_D_LUT2_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">counter_dffepc_Q_31_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="t_frag[0]" />
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="counter_dffepc_Q_31" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="counter_dffepc_Q_31" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="counter_dffepc_Q_31" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:150.5-160.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">counter_dffepc_Q_31_D_LUT2_O.XAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_D_mux4x0_Q_t_frag" instance="PB-LOGIC[135]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_25_D_LUT3_O_I1_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_25_D_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[31]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_1_D_mux4x0_Q_t_frag" instance="PB-LOGIC[136]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_1_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$true</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_1_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_1_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_1_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_1_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_1_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_1_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_1_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_1_D_LUT4_O_I3_LUT4_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_1_D_LUT4_O_I3_LUT4_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_1" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_1" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[30]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_10_D_mux4x0_Q_t_frag" instance="PB-LOGIC[137]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_10_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$true</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_10_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_10_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_10_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_10_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_10_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_10_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_10_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_10_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_I1_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_10_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_10" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_10" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_10" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[21]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_11_D_mux4x0_Q_t_frag" instance="PB-LOGIC[138]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_11_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_11_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">increment_dffepc_Q_11_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_11_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_11_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_11_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_11_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_11_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_11_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_11" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_11" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_11" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[20]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_12_D_mux4x0_Q_t_frag" instance="PB-LOGIC[139]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_12_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">increment_dffepc_Q_12_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_12_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_12_D_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_12_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">increment_dffepc_Q_12_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_12_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_12_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_12_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_12_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_12_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_12_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_12_D_LUT4_O_I3_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_12_D_LUT4_O_I3_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_12" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_12" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_12" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[19]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_13_D_mux4x0_Q_t_frag" instance="PB-LOGIC[140]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_13_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O.XSL</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O.XB2</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_13_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_13_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O.XB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_13_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_13_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_13_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_13_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_13_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_13_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_12_D_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_13" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_13" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_13" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[18]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_14_D_mux4x0_Q_t_frag" instance="PB-LOGIC[141]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_14_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB2</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$true</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_14_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_14_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_14_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_14_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_14_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_14_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_14_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_I1_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_14" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_14" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_14" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[17]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_15_D_mux4x0_Q_t_frag" instance="PB-LOGIC[142]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_15_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_15_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_15_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">increment_dffepc_Q_15_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_15_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_15_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_15_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_15_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_15_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_15_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_15_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_15" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_15" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_15" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[16]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_16_D_mux4x0_Q_t_frag" instance="PB-LOGIC[143]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_16_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">increment_dffepc_Q_16_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_16_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_16_D_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_16_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">increment_dffepc_Q_16_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_16_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_16_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_16_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_16_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_16_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_16_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_16_D_LUT4_O_I3_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_16_D_LUT4_O_I3_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_16" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_16" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_16" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[15]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_17_D_mux4x0_Q_t_frag" instance="PB-LOGIC[144]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_17_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">i_wb_wen_LUT2_I0.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">i_wb_wen_LUT2_I0.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_17_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_17_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_17_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_17_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_17_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_17_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="i_wb_wen_LUT2_I0_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_17" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_17" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_17" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[14]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_18_D_mux4x0_Q_t_frag" instance="PB-LOGIC[145]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_18_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0_LUT2_O.XSL</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$true</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_18_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_18_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_18_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_18_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_18_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_18_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_18_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_I1_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_18" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_18" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_18" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[13]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_19_D_mux4x0_Q_t_frag" instance="PB-LOGIC[146]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_19_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TSL</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TB1</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_19_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">increment_dffepc_Q_19_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TB1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_19_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_19_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_19_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_19_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_19_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_19_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_19" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_19" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_19" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[12]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_2_D_mux4x0_Q_t_frag" instance="PB-LOGIC[147]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_2_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">i_wb_adr[2]</port>
			<port name="LOGIC0_TB1">$true</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">i_wb_adr[3]</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_2_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_2_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_2_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_2_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_2_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_2_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="i_wb_adr_LUT2_I0_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_2" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_2" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[29]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_20_D_mux4x0_Q_t_frag" instance="PB-LOGIC[148]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_20_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">increment_dffepc_Q_20_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_20_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_20_D_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_20_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">increment_dffepc_Q_20_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_20_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_20_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_20_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_20_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_20_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_20_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_20_D_LUT4_O_I3_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_20_D_LUT4_O_I3_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_20" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_20" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_20" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[11]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_21_D_mux4x0_Q_t_frag" instance="PB-LOGIC[149]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_21_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_21_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_21_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_21_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">open</port>
						<port name="TA2">open</port>
						<port name="TAB">open</port>
						<port name="TB1">open</port>
						<port name="TB2">open</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">open</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_21_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">open</port>
							<port name="TA2">open</port>
							<port name="TAB">open</port>
							<port name="TB1">open</port>
							<port name="TB2">open</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">open</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_21_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_21_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="t_frag[0]" />
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_21" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_21" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_21" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[10]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_22_D_mux4x0_Q_t_frag" instance="PB-LOGIC[150]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_22_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TB2</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">increment_dffepc_Q_22_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_22_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_22_D_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_22_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">increment_dffepc_Q_22_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_22_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_22_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_22_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_22_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_22_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_22_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_22_D_LUT4_O_I3_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_22_D_LUT4_O_I3_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_22" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_22" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_22" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[9]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_23_D_mux4x0_Q_t_frag" instance="PB-LOGIC[151]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_23_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_23_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_23_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_23_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_23_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_23_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_23_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_23_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_23_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_23_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_23_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_22_D_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_23" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_23" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_23" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[8]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_24_D_mux4x0_Q_t_frag" instance="PB-LOGIC[152]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_24_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_24_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_24_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_24_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_24_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_24_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_24_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_24_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_24_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_24_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_23_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_23_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_24" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_24" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_24" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[7]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_25_D_mux4x0_Q_t_frag" instance="PB-LOGIC[153]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_25_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TA2</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TA2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_25_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_25_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_25_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_25_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_25_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_25_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_24_D_LUT3_O_I1_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_24_D_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_25" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_25" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_25" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[6]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_26_D_mux4x0_Q_t_frag" instance="PB-LOGIC[154]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_26_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_26_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_26_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_26_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">open</port>
						<port name="TA2">open</port>
						<port name="TAB">open</port>
						<port name="TB1">open</port>
						<port name="TB2">open</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">open</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_26_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">open</port>
							<port name="TA2">open</port>
							<port name="TAB">open</port>
							<port name="TB1">open</port>
							<port name="TB2">open</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">open</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_26_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_26_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="t_frag[0]" />
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_26" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_26" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_26" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[5]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_27_D_mux4x0_Q_t_frag" instance="PB-LOGIC[155]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_27_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_27_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_27_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_27_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">open</port>
						<port name="TA2">open</port>
						<port name="TAB">open</port>
						<port name="TB1">open</port>
						<port name="TB2">open</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">open</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_27_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">open</port>
							<port name="TA2">open</port>
							<port name="TAB">open</port>
							<port name="TB1">open</port>
							<port name="TB2">open</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">open</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_27_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_27_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="t_frag[0]" />
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_27" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_27" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_27" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[4]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_28_D_mux4x0_Q_t_frag" instance="PB-LOGIC[156]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_28_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_28_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_28_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_28_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">open</port>
						<port name="TA2">open</port>
						<port name="TAB">open</port>
						<port name="TB1">open</port>
						<port name="TB2">open</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">open</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_28_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">open</port>
							<port name="TA2">open</port>
							<port name="TAB">open</port>
							<port name="TB1">open</port>
							<port name="TB2">open</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">open</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_28_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_28_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="t_frag[0]" />
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_28" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_28" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_28" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[3]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_29_D_mux4x0_Q_t_frag" instance="PB-LOGIC[157]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_29_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_29_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_29_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_29_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">open</port>
						<port name="TA2">open</port>
						<port name="TAB">open</port>
						<port name="TB1">open</port>
						<port name="TB2">open</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">open</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_29_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">open</port>
							<port name="TA2">open</port>
							<port name="TAB">open</port>
							<port name="TB1">open</port>
							<port name="TB2">open</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">open</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_29_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_29_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="t_frag[0]" />
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_29" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_29" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_29" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[2]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_3_D_mux4x0_Q_t_frag" instance="PB-LOGIC[158]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_3_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.TSL</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.BB2</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_3_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_3_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_3_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">open</port>
						<port name="TA2">open</port>
						<port name="TAB">open</port>
						<port name="TB1">open</port>
						<port name="TB2">open</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">open</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_3_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">open</port>
							<port name="TA2">open</port>
							<port name="TAB">open</port>
							<port name="TB1">open</port>
							<port name="TB2">open</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">open</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_3_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_3_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="t_frag[0]" />
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_3" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_3" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[28]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_30_D_mux4x0_Q_t_frag" instance="PB-LOGIC[159]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_30_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_30_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_30_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_30_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">open</port>
						<port name="TA2">open</port>
						<port name="TAB">open</port>
						<port name="TB1">open</port>
						<port name="TB2">open</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">open</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_30_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">open</port>
							<port name="TA2">open</port>
							<port name="TAB">open</port>
							<port name="TB1">open</port>
							<port name="TB2">open</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">open</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_30_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_30_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="t_frag[0]" />
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_30" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_30" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_30" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[1]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_31_D_mux4x0_Q_t_frag" instance="PB-LOGIC[160]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_31_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_31_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_31_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_31_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_31_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_31_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_31_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_31_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_31_D_LUT3_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_31_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_31" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_31" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_31" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[0]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_4_D_mux4x0_Q_t_frag" instance="PB-LOGIC[161]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_4_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TB1</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_4_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_4_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_4_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_4_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_4_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_4_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_4_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_4" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_4" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_4" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[27]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_5_D_mux4x0_Q_t_frag" instance="PB-LOGIC[162]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_5_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_5_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_5_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_5_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">open</port>
						<port name="TA2">open</port>
						<port name="TAB">open</port>
						<port name="TB1">open</port>
						<port name="TB2">open</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">open</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_5_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">open</port>
							<port name="TA2">open</port>
							<port name="TAB">open</port>
							<port name="TB1">open</port>
							<port name="TB2">open</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">open</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_5_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_5_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="t_frag[0]" />
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_5" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_5" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_5" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[26]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_6_D_mux4x0_Q_t_frag" instance="PB-LOGIC[163]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_6_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_6_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_6_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_6_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_6_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_6_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_6_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_6_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_6_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_6_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_5_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_5_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_6" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_6" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_6" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[25]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_7_D_mux4x0_Q_t_frag" instance="PB-LOGIC[164]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_7_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O.TB2</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_7_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_7_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_7_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">open</port>
						<port name="TA2">open</port>
						<port name="TAB">open</port>
						<port name="TB1">open</port>
						<port name="TB2">open</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">open</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_7_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">open</port>
							<port name="TA2">open</port>
							<port name="TAB">open</port>
							<port name="TB1">open</port>
							<port name="TB2">open</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">open</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_7_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_7_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="t_frag[0]" />
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_7" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_7" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_7" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[24]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_8_D_mux4x0_Q_t_frag" instance="PB-LOGIC[165]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_8_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">increment_dffepc_Q_8_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_8_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_8_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">increment_dffepc_Q_8_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_8_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_8_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_8_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_8_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_8_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_8_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_8" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_8" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_8" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[23]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="o_wb_dat_dffepc_Q_9_D_mux4x0_Q_t_frag" instance="PB-LOGIC[166]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_9_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">o_wb_dat_dffepc_Q_D_mux4x0_Q_S1</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BSL">i_wb_adr[2]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_9_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_9_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="o_wb_dat_dffepc_Q_9_D_mux4x0_Q_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="o_wb_dat_dffepc_Q_9_D_mux4x0_Q_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="o_wb_dat_dffepc_Q_9_D_mux4x0_Q_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_9_D_mux4x0_Q_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_9_D_mux4x0_Q_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/cells_map.v:61.10-69.4|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_dat_dffepc_Q_9_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_dat_dffepc_Q_9" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_dat_dffepc_Q_9" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_dat_dffepc_Q_9" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:114.5-121.8|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_dat[22]</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="i_wb_cyc_LUT3_I0_t_frag" instance="PB-LOGIC[167]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">i_wb_cyc_LUT3_I0.XA2</port>
			<port name="LOGIC0_BAB">i_wb_rst</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">i_wb_wen_LUT2_I0.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_22_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_22_D_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_22_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk1</port>
		</clocks>
		<block name="i_wb_cyc_LUT3_I0_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="i_wb_cyc_LUT3_I0_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="i_wb_cyc_LUT3_I0_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="i_wb_cyc_LUT3_I0_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="i_wb_cyc_LUT3_I0_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">o_wb_ack_dffepc_Q_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_21_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_21_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="o_wb_ack_dffepc_Q" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="o_wb_ack_dffepc_Q" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="o_wb_ack_dffepc_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:111.5-111.79|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/ffs_map.v:26.10-33.4|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_map.v:38.28-38.80|/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/abc9_unmap.v:27.8-27.84|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:902.3-913.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">o_wb_ack</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="PB-LOGIC[168]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB2</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">increment_dffepc_Q_14_D_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB2</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_14_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="PB-LOGIC[169]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_18_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">increment_dffepc_Q_18_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_18_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_18_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0_LUT2_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_1_D_LUT4_O_I3_LUT4_O_c_frag" instance="PB-LOGIC[170]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_2_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_1_D_LUT4_O_I3_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">increment_dffepc_Q_2_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_2_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_1_D_LUT4_O_I3_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">increment_dffepc_Q_2_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_1_D_LUT4_O_I3_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_1_D_LUT4_O_I3_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_1_D_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_1_D_LUT4_O_I3_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_1_D_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_1_D_LUT4_O_I3_LUT3_I0.XB1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="PB-LOGIC[171]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_3_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">increment_dffepc_Q_3_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.BB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_3_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_3_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.BB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_I3</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="PB-LOGIC[172]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_5_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_5_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_5_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I3</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="PB-LOGIC[173]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">increment_dffepc_Q_10_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">increment_dffepc_Q_10_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">increment_dffepc_Q_10_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">increment_dffepc_Q_10_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[174]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[175]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[176]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.BB2</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[177]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I2_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[178]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[179]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TA2</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TA2</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TA2</port>
			<port name="LOGIC0_TA2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TA2</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TA2</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TA2</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[180]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O.XAB</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2.XAB</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[181]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB2</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB2</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[182]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[183]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I2_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[184]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[185]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_TA2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[186]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_BA2">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.BB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.TSL</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.BB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.TAB</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_I2_c_frag" instance="PB-LOGIC[187]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_I2_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_I2_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_I2_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_I2_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_I2_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2.XSL</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O_c_frag" instance="PB-LOGIC[188]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TAB</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[189]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[190]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O.XSL</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O_c_frag" instance="PB-LOGIC[191]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_BA2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_I0.XB1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[192]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_I1.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_I1.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[193]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0_LUT2_O.XSL</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TB1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0_LUT2_O.XSL</port>
			<port name="LOGIC0_TA2">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0_LUT2_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TSL</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TB1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O.TSL</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_I1_I0_LUT4_O_c_frag" instance="PB-LOGIC[194]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_BA2">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O.XB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O.XSL</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O.XB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_I1_I0_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_I1_I0_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_I1_I0_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_I1_I0_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_I1_I0_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_I1_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_c_frag" instance="PB-LOGIC[195]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TB1</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[196]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[197]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">increment_dffepc_Q_2_D_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_2_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_2_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[198]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[199]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB2</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB2</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_I1.XSL</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_4_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[200]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">increment_dffepc_Q_4_D_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_4_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_4_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_4_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_4_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_4_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_4_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_4_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_4_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT4_O_c_frag" instance="PB-LOGIC[201]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O.TB2</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O.TB2</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O.TB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[202]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_3_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[203]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TB1</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TB1</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TB1</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XAB</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O_c_frag" instance="PB-LOGIC[204]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TA2</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TA2</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O_c_frag" instance="PB-LOGIC[205]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_5_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[206]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">increment_dffepc_Q_5_D_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_5_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_5_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_5_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_5_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_5_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_5_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_5_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_5_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O_c_frag" instance="PB-LOGIC[207]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O.TAB</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O_c_frag" instance="PB-LOGIC[208]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TB1</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TB1</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TB1</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_6_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[209]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">increment_dffepc_Q_6_D_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_6_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_6_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_6_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_6_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_6_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_6_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_6_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_6_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[210]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O.TB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O_c_frag" instance="PB-LOGIC[211]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[212]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_7_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_7_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_7_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O_c_frag" instance="PB-LOGIC[213]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">i_wb_dat[23]</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">i_wb_dat[23]</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_8_D_LUT4_O_I3</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT4_O_c_frag" instance="PB-LOGIC[214]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O_c_frag" instance="PB-LOGIC[215]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_BA2">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_10_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[216]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_10_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_10_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_10_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_10_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_10_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_10_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_10_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_10_D_LUT4_O_I3_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[217]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">increment_dffepc_Q_9_D_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_9_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_9_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="PB-LOGIC[218]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">increment_dffepc_Q_12_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_12_D_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">increment_dffepc_Q_12_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$true</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_8_D_LUT4_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_15_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="PB-LOGIC[219]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">increment_dffepc_Q_16_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_16_D_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">increment_dffepc_Q_16_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_11_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_15_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_15_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_15_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_15_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_15_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_15_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
							</outputs>
							<clocks />
						</block>
						<block name="brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="PB-LOGIC[220]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">increment_dffepc_Q_20_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_20_D_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">increment_dffepc_Q_20_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">i_wb_adr[2]</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">i_wb_adr[3]</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
							</outputs>
							<clocks />
						</block>
						<block name="i_wb_adr_LUT2_I0_1_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_1_D_LUT4_O_I3_LUT3_I0_t_frag" instance="PB-LOGIC[221]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">brightness_dffepc_Q_1_D_LUT4_O_I3_LUT3_I0.XB1</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">brightness_dffepc_Q_1_D_LUT4_O_I3_LUT3_I0.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">increment_dffepc_Q_1_D_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[21]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_1_D_LUT4_O_I3_LUT3_I0_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_1_D_LUT4_O_I3_LUT3_I0_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_1_D_LUT4_O_I3_LUT3_I0_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_1_D_LUT4_O_I3_LUT3_I0_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_1_D_LUT4_O_I3_LUT3_I0_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_10_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_10_D_LUT3_O_I2_LUT4_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="PB-LOGIC[222]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">increment_dffepc_Q_8_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">increment_dffepc_Q_8_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[14]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_17_D_LUT3_O_I0_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_17_D_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad18_LUT3_O_t_frag" instance="PB-LOGIC[223]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">pad6_LUT2_I0.XSL</port>
			<port name="LOGIC0_BA2">pad6_LUT2_I0.XSL</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">pad6_LUT2_I0.XSL</port>
			<port name="LOGIC0_BB2">pad6_LUT2_I0.XSL</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad18_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="pad18_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="pad18_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="pad18_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="pad18_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">$iopadmap$pad18</port>
							</outputs>
							<clocks />
						</block>
						<block name="pad21_LUT3_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_t_frag" instance="PB-LOGIC[224]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
						<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_t_frag" instance="PB-LOGIC[225]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">pad6_LUT2_I0.XSL</port>
			<port name="LOGIC0_BA2">pad6_LUT2_I0.XSL</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">pad6_LUT2_I0.XSL</port>
			<port name="LOGIC0_BB2">pad6_LUT2_I0.XSL</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">$iopadmap$pad21</port>
							</outputs>
							<clocks />
						</block>
						<block name="pad21_LUT3_O_I1_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_t_frag" instance="PB-LOGIC[226]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2.XAB</port>
			<port name="LOGIC0_BB1">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2.XAB</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
						<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_t_frag" instance="PB-LOGIC[227]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O.TAB</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
						<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_I1_t_frag" instance="PB-LOGIC[228]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_I1_I0</port>
			<port name="LOGIC0_BA2">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_I1_I0</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_I1_I0</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_I1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_I1_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_I1_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_I1_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_I1_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_I1_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
						<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[229]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">increment_dffepc_Q_11_D_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_11_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_11_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_12_D_LUT4_O_I3_LUT4_O_c_frag" instance="PB-LOGIC[230]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">i_wb_dat[19]</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">i_wb_dat[19]</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_12_D_LUT4_O_I3_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_12_D_LUT4_O_I3_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_12_D_LUT4_O_I3_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_12_D_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_12_D_LUT4_O_I3_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_12_D_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_12_D_LUT4_O_I3</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_t_frag" instance="PB-LOGIC[231]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_I0.XB1</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_I0.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
						<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_I0_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_t_frag" instance="PB-LOGIC[232]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0</port>
			<port name="LOGIC0_BA2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TAB</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I1_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_t_frag" instance="PB-LOGIC[233]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O.TB2</port>
							</outputs>
							<clocks />
						</block>
						<block name="pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[234]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O.XB2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">increment_dffepc_Q_13_D_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O.XB2</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_13_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_13_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[235]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_15_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[236]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">increment_dffepc_Q_15_D_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_15_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_15_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_15_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_15_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_15_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_15_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_15_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_15_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_16_D_LUT4_O_I3_LUT4_O_c_frag" instance="PB-LOGIC[237]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">i_wb_dat[15]</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">i_wb_dat[15]</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_16_D_LUT4_O_I3_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_16_D_LUT4_O_I3_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_16_D_LUT4_O_I3_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_16_D_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_16_D_LUT4_O_I3_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_16_D_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_16_D_LUT4_O_I3</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_t_frag" instance="PB-LOGIC[238]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_BA2">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I0_LUT2_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">pad21_LUT3_O_I2_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_17_D_LUT3_O_I1_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_17_D_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[239]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">increment_dffepc_Q_17_D_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_17_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_17_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[240]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_10_D_LUT4_O_I3_LUT3_O_t_frag" instance="PB-LOGIC[241]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">i_wb_dat[21]</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_10_D_LUT4_O_I3_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[10]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_10_D_LUT4_O_I3_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_10_D_LUT4_O_I3_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_10_D_LUT4_O_I3_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_10_D_LUT4_O_I3_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_10_D_LUT4_O_I3_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_10_D_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_21_D_LUT3_O_I0_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_21_D_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[242]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TB1</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">increment_dffepc_Q_19_D_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TB1</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_19_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_19_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_20_D_LUT4_O_I3_LUT4_O_c_frag" instance="PB-LOGIC[243]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">i_wb_dat[11]</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">i_wb_dat[11]</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_20_D_LUT4_O_I3_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_20_D_LUT4_O_I3_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_20_D_LUT4_O_I3_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_20_D_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_20_D_LUT4_O_I3_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_20_D_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_20_D_LUT4_O_I3</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_21_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[244]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_21_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_21_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_21_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_21_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_21_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_21_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_21_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_21_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_21_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_22_D_LUT4_O_I3_LUT4_O_c_frag" instance="PB-LOGIC[245]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">i_wb_dat[9]</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">i_wb_dat[9]</port>
			<port name="LOGIC0_TAB">brightness_dffepc_Q_8_D_LUT4_O_I3_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_22_D_LUT4_O_I3_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_22_D_LUT4_O_I3_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_22_D_LUT4_O_I3_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_22_D_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_22_D_LUT4_O_I3_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_22_D_LUT4_O_I3_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_22_D_LUT4_O_I3</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_t_frag" instance="PB-LOGIC[246]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">i_wb_dat[17]</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[8]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_14_D_LUT4_O_I3_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_14_D_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_23_D_LUT3_O_I0_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_23_D_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_t_frag" instance="PB-LOGIC[247]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TB1</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">increment_dffepc_Q_19_D_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[9]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_17_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_22_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_22_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_23_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[248]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">increment_dffepc_Q_23_D_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_23_D_LUT3_O_I2_LUT4_O_I3_LUT3_I2.XAB</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_23_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_23_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_23_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_23_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_23_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_23_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_23_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_24_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[249]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">increment_dffepc_Q_24_D_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_24_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_24_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_24_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_24_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_24_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_24_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_24_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_24_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_25_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[250]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">increment_dffepc_Q_25_D_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_25_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_25_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_25_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_25_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_25_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_25_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_25_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_25_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_t_frag" instance="PB-LOGIC[251]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">i_wb_dat[13]</port>
			<port name="LOGIC0_BAB">brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[13]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_18_D_LUT4_O_I3_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_18_D_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_18_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_18_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_26_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[252]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">increment_dffepc_Q_26_D_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_26_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_26_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_26_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_26_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_26_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_26_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_26_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_26_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_27_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[253]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">increment_dffepc_Q_27_D_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_27_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_27_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_27_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_27_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_27_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_27_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_27_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_27_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_28_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[254]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">increment_dffepc_Q_28_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">increment_dffepc_Q_28_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_28_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_28_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_28_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_28_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_28_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_28_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_28_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[255]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">increment_dffepc_Q_29_D_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_29_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_29_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[256]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">increment_dffepc_Q_30_D_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">brightness_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">increment_dffepc_Q_30_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_30_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_10_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[257]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">rst1</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_10_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_10_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O.TBS</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_10_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_10_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_10_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_10_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_10_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_10_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[258]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">rst1</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_19_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_20_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[259]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">rst1</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_20_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_20_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_20_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_20_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_20_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_20_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_20_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_20_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[260]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">rst1</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_29_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[261]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">rst1</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_30_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[262]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">rst1</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_3_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_4_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[263]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">rst1</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_4_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TB1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_4_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TB1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_4_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_4_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_4_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_4_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_4_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_4_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_5_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[264]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">rst1</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_5_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_5_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TBS</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_5_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_5_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_5_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_5_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_5_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_5_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_6_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[265]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">rst1</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_6_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_6_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_6_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_6_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_6_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_6_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_6_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_6_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[266]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">rst1</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O.TBS</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_7_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[267]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">rst1</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[268]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst1</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_11_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_11_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_12_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[269]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst1</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_12_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_12_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_12_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_12_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_12_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_12_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_12_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[270]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst1</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_13_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_13_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_16_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[271]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst1</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_16_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_16_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_16_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_16_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_16_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_16_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_16_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_18_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[272]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst1</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_18_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_18_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_18_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_18_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_18_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_18_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_18_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_1_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[273]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst1</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_1_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_1_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_1_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_1_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_1_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_1_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_1_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_22_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[274]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst1</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_22_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_22_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_22_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_22_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_22_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_22_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_22_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_27_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[275]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst1</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_27_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_27_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_27_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_27_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_27_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_27_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_27_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[276]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst1</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_2_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_31_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[277]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst1</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_31_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_31_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_31_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_31_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_31_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_31_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_31_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[278]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">rst1</port>
			<port name="LOGIC0_TA2">rst1</port>
			<port name="LOGIC0_TAB">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">rst1</port>
			<port name="LOGIC0_TBS">lfsr_state_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">lfsr_state_dffepc_Q_9_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_11_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[279]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[20]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[20]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_11_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_11_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_11_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_11_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_11_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_11_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_13_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[280]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[18]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[18]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O.XB2</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_13_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_13_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_13_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_13_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_13_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_13_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_15_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[281]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[16]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[16]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_15_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_15_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_15_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_15_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_15_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_15_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_17_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[282]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[14]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[14]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_17_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_17_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_17_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_17_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_17_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_17_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_19_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[283]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[12]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[12]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O.TB1</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_19_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_19_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_19_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_19_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_19_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_19_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_21_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[284]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[10]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[10]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_21_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_21_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_21_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_21_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_21_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_21_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_23_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[285]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[8]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[8]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_23_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_23_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_23_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_23_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_23_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_23_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_24_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[286]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[7]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[7]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_24_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_24_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_24_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_24_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_24_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_24_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_25_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[287]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[6]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[6]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_25_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_25_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_25_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_25_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_25_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_25_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_26_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[288]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[5]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[5]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_26_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_26_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_26_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_26_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_26_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_26_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_27_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[289]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[4]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[4]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT4_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_27_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_27_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_27_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_27_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_27_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_27_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_28_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[290]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[3]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[3]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TB2</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_28_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_28_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_28_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_28_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_28_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_28_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_29_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[291]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[2]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[2]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_I2_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_29_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_29_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_29_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_29_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_29_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_29_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_2_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[292]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[29]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[29]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_2_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_2_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_2_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_2_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_2_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_2_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_30_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[293]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[1]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[1]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_30_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_30_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_30_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_30_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_30_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_30_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_31_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[294]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[0]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[0]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_31_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_31_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_31_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_31_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_31_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_31_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_3_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[295]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[28]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[28]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT4_O.BB2</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_3_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_3_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_3_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_3_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_3_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_3_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_4_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[296]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[27]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[27]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_4_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_4_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_4_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_4_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_4_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_4_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_5_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[297]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[26]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[26]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_5_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_5_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_5_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_5_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_5_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_5_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_6_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[298]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[25]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[25]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_6_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_6_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_6_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_6_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_6_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_6_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_7_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[299]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[24]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[24]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I2_LUT3_O_I1_LUT4_O.TB2</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_7_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_7_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_7_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_7_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_7_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_7_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_9_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[300]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[22]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[22]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_9_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_9_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_9_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_9_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_9_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_9_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_c_frag" instance="PB-LOGIC[301]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[31]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[31]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_1_D_LUT4_O_I2_LUT4_O_c_frag" instance="PB-LOGIC[302]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[30]</port>
			<port name="LOGIC0_BSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[30]</port>
			<port name="LOGIC0_TBS">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TSL">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_1_D_LUT4_O_I2_LUT4_O_c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_1_D_LUT4_O_I2_LUT4_O_c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_1_D_LUT4_O_I2_LUT4_O_c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_1_D_LUT4_O_I2_LUT4_O_c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_1_D_LUT4_O_I2_LUT4_O_c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:59.9-65.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">brightness_dffepc_Q_1_D_LUT4_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_23_D_LUT3_O_I1_LUT3_O_t_frag" instance="PB-LOGIC[303]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BAB">pad21_LUT3_O_I1_LUT3_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">pad21_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[4]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_23_D_LUT3_O_I1_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_23_D_LUT3_O_I1_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_23_D_LUT3_O_I1_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_23_D_LUT3_O_I1_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_23_D_LUT3_O_I1_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_23_D_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_27_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_27_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1_LUT2_O_t_frag" instance="PB-LOGIC[304]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">i_wb_adr[2]</port>
			<port name="LOGIC0_BB1">$true</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">i_wb_adr[3]</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">i_wb_adr[3]</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">i_wb_adr[2]</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1_LUT2_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1_LUT2_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1_LUT2_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1_LUT2_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1_LUT2_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:40.9-44.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">brightness_dffepc_Q_D_LUT3_O_I1_LUT4_O_I1</port>
							</outputs>
							<clocks />
						</block>
						<block name="i_wb_adr_LUT3_I0_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">increment_dffepc_Q_D_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_16_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="PB-LOGIC[305]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[15]</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[29]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_16_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_16_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_16_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_16_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_16_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_16_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_2_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="PB-LOGIC[306]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[12]</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[0]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_19_D_LUT3_O_I2_LUT4_O_I2</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_31_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_31_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_1_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="PB-LOGIC[307]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[30]</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[27]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_1_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_1_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_1_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_1_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_1_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_1_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_4_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_4_D_LUT3_O_I2_LUT4_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_20_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="PB-LOGIC[308]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[11]</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[25]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_20_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_20_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_20_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_20_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_20_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_20_D_LUT3_O_I2_LUT4_O_I2</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_6_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_6_D_LUT3_O_I2_LUT4_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_24_D_LUT3_O_I0_LUT3_O_t_frag" instance="PB-LOGIC[309]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[7]</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[23]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_24_D_LUT3_O_I0_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_24_D_LUT3_O_I0_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_24_D_LUT3_O_I0_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_24_D_LUT3_O_I0_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_24_D_LUT3_O_I0_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_24_D_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_8_D_LUT3_O_I0_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_8_D_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_25_D_LUT3_O_I0_LUT3_O_t_frag" instance="PB-LOGIC[310]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[6]</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[31]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_25_D_LUT3_O_I0_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_25_D_LUT3_O_I0_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_25_D_LUT3_O_I0_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_25_D_LUT3_O_I0_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_25_D_LUT3_O_I0_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_25_D_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_26_D_LUT3_O_I0_LUT3_O_t_frag" instance="PB-LOGIC[311]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[5]</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[22]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_26_D_LUT3_O_I0_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_26_D_LUT3_O_I0_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_26_D_LUT3_O_I0_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_26_D_LUT3_O_I0_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_26_D_LUT3_O_I0_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_26_D_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_9_D_LUT3_O_I2_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_28_D_LUT3_O_I0_LUT3_O_t_frag" instance="PB-LOGIC[312]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[3]</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[24]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_28_D_LUT3_O_I0_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_28_D_LUT3_O_I0_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_28_D_LUT3_O_I0_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_28_D_LUT3_O_I0_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_28_D_LUT3_O_I0_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_28_D_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_7_D_LUT3_O_I2_LUT4_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="PB-LOGIC[313]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[2]</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[26]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_29_D_LUT3_O_I2_LUT4_O_I2</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_5_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_5_D_LUT3_O_I2_LUT4_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="lfsr_state_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="PB-LOGIC[314]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">i_wb_dat[1]</port>
			<port name="LOGIC0_BSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">i_wb_dat[28]</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">lfsr_state_dffepc_Q_D_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="lfsr_state_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="lfsr_state_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="lfsr_state_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="lfsr_state_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="lfsr_state_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_30_D_LUT3_O_I2_LUT4_O_I2</port>
							</outputs>
							<clocks />
						</block>
						<block name="lfsr_state_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I2_LUT3_O_t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/merny/opt/f4pga/eos-s3/conda/envs/eos-s3/bin/../share/yosys/quicklogic/pp3/lut_map.v:49.9-54.8|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">lfsr_state_dffepc_Q_3_D_LUT3_O_I2_LUT4_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="clk0_buff" instance="PB-GMUX[315]" mode="default">
		<inputs>
			<port name="GMUX0_IS0">$true</port>
		</inputs>
		<outputs>
			<port name="GMUX0_IZ">GMUX[0].IZ[0]-&gt;GMUX[0].IZ_to_PB-GMUX.GMUX0_IZ</port>
		</outputs>
		<clocks>
			<port name="GMUX0_IC">sys_clk0</port>
			<port name="GMUX0_IP">open</port>
		</clocks>
		<block name="clk0_buff" instance="GMUX[0]" mode="IC">
			<inputs>
				<port name="IC">PB-GMUX.GMUX0_IC[0]-&gt;PB-GMUX.GMUX0_IC_to_GMUX[0].IC</port>
				<port name="IP">open</port>
				<port name="IS0">PB-GMUX.GMUX0_IS0[0]-&gt;PB-GMUX.GMUX0_IS0_to_GMUX[0].IS0</port>
			</inputs>
			<outputs>
				<port name="IZ">IC[0].IZ[0]-&gt;GMUX-IZ</port>
			</outputs>
			<clocks />
			<block name="clk0_buff" instance="IC[0]" mode="default">
				<inputs>
					<port name="IC">GMUX.IC[0]-&gt;IC-IC</port>
					<port name="IP">open</port>
					<port name="IS0">GMUX.IS0[0]-&gt;IC-IS0</port>
				</inputs>
				<outputs>
					<port name="IZ">gmux[0].IZ[0]-&gt;IC-IZ</port>
				</outputs>
				<clocks />
				<block name="clk0_buff" instance="gmux[0]">
					<attributes>
						<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:101.14-101.49|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:214.11-218.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="IS0">IC.IS0[0]-&gt;gmux-IS0</port>
					</inputs>
					<outputs>
						<port name="IZ">clk0</port>
					</outputs>
					<clocks>
						<port name="IC">IC.IC[0]-&gt;gmux-IC</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="clk1_buff" instance="PB-GMUX[316]" mode="default">
		<inputs>
			<port name="GMUX0_IS0">$true</port>
		</inputs>
		<outputs>
			<port name="GMUX0_IZ">GMUX[0].IZ[0]-&gt;GMUX[0].IZ_to_PB-GMUX.GMUX0_IZ</port>
		</outputs>
		<clocks>
			<port name="GMUX0_IC">sys_clk1</port>
			<port name="GMUX0_IP">open</port>
		</clocks>
		<block name="clk1_buff" instance="GMUX[0]" mode="IC">
			<inputs>
				<port name="IC">PB-GMUX.GMUX0_IC[0]-&gt;PB-GMUX.GMUX0_IC_to_GMUX[0].IC</port>
				<port name="IP">open</port>
				<port name="IS0">PB-GMUX.GMUX0_IS0[0]-&gt;PB-GMUX.GMUX0_IS0_to_GMUX[0].IS0</port>
			</inputs>
			<outputs>
				<port name="IZ">IC[0].IZ[0]-&gt;GMUX-IZ</port>
			</outputs>
			<clocks />
			<block name="clk1_buff" instance="IC[0]" mode="default">
				<inputs>
					<port name="IC">GMUX.IC[0]-&gt;IC-IC</port>
					<port name="IP">open</port>
					<port name="IS0">GMUX.IS0[0]-&gt;IC-IS0</port>
				</inputs>
				<outputs>
					<port name="IZ">gmux[0].IZ[0]-&gt;IC-IZ</port>
				</outputs>
				<clocks />
				<block name="clk1_buff" instance="gmux[0]">
					<attributes>
						<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:103.14-103.49|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:214.11-218.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="IS0">IC.IS0[0]-&gt;gmux-IS0</port>
					</inputs>
					<outputs>
						<port name="IZ">clk1</port>
					</outputs>
					<clocks>
						<port name="IC">IC.IC[0]-&gt;gmux-IC</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="rst0_buff" instance="PB-GMUX[317]" mode="default">
		<inputs>
			<port name="GMUX0_IS0">$true</port>
		</inputs>
		<outputs>
			<port name="GMUX0_IZ">GMUX[0].IZ[0]-&gt;GMUX[0].IZ_to_PB-GMUX.GMUX0_IZ</port>
		</outputs>
		<clocks>
			<port name="GMUX0_IC">sys_rst0</port>
			<port name="GMUX0_IP">open</port>
		</clocks>
		<block name="rst0_buff" instance="GMUX[0]" mode="IC">
			<inputs>
				<port name="IC">PB-GMUX.GMUX0_IC[0]-&gt;PB-GMUX.GMUX0_IC_to_GMUX[0].IC</port>
				<port name="IP">open</port>
				<port name="IS0">PB-GMUX.GMUX0_IS0[0]-&gt;PB-GMUX.GMUX0_IS0_to_GMUX[0].IS0</port>
			</inputs>
			<outputs>
				<port name="IZ">IC[0].IZ[0]-&gt;GMUX-IZ</port>
			</outputs>
			<clocks />
			<block name="rst0_buff" instance="IC[0]" mode="default">
				<inputs>
					<port name="IC">GMUX.IC[0]-&gt;IC-IC</port>
					<port name="IP">open</port>
					<port name="IS0">GMUX.IS0[0]-&gt;IC-IS0</port>
				</inputs>
				<outputs>
					<port name="IZ">gmux[0].IZ[0]-&gt;IC-IZ</port>
				</outputs>
				<clocks />
				<block name="rst0_buff" instance="gmux[0]">
					<attributes>
						<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:102.14-102.49|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:214.11-218.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="IS0">IC.IS0[0]-&gt;gmux-IS0</port>
					</inputs>
					<outputs>
						<port name="IZ">rst0</port>
					</outputs>
					<clocks>
						<port name="IC">IC.IC[0]-&gt;gmux-IC</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="rst1_buff" instance="PB-GMUX[318]" mode="default">
		<inputs>
			<port name="GMUX0_IS0">$true</port>
		</inputs>
		<outputs>
			<port name="GMUX0_IZ">GMUX[0].IZ[0]-&gt;GMUX[0].IZ_to_PB-GMUX.GMUX0_IZ</port>
		</outputs>
		<clocks>
			<port name="GMUX0_IC">sys_rst1</port>
			<port name="GMUX0_IP">open</port>
		</clocks>
		<block name="rst1_buff" instance="GMUX[0]" mode="IC">
			<inputs>
				<port name="IC">PB-GMUX.GMUX0_IC[0]-&gt;PB-GMUX.GMUX0_IC_to_GMUX[0].IC</port>
				<port name="IP">open</port>
				<port name="IS0">PB-GMUX.GMUX0_IS0[0]-&gt;PB-GMUX.GMUX0_IS0_to_GMUX[0].IS0</port>
			</inputs>
			<outputs>
				<port name="IZ">IC[0].IZ[0]-&gt;GMUX-IZ</port>
			</outputs>
			<clocks />
			<block name="rst1_buff" instance="IC[0]" mode="default">
				<inputs>
					<port name="IC">GMUX.IC[0]-&gt;IC-IC</port>
					<port name="IP">open</port>
					<port name="IS0">GMUX.IS0[0]-&gt;IC-IS0</port>
				</inputs>
				<outputs>
					<port name="IZ">gmux[0].IZ[0]-&gt;IC-IZ</port>
				</outputs>
				<clocks />
				<block name="rst1_buff" instance="gmux[0]">
					<attributes>
						<attribute name="src">"/home/merny/Deve/EOS-S3-QTplus/hw/template/top.v:104.14-104.49|/home/merny/opt/f4pga/eos-s3/share/f4pga/techmaps/pp3/cells_map.v:214.11-218.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="IS0">IC.IS0[0]-&gt;gmux-IS0</port>
					</inputs>
					<outputs>
						<port name="IZ">rst1</port>
					</outputs>
					<clocks>
						<port name="IC">IC.IC[0]-&gt;gmux-IC</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$false" instance="PB-SYN_GND[319]" mode="default">
		<inputs />
		<outputs>
			<port name="GND0_GND">GND[0].GND[0]-&gt;GND[0].GND_to_PB-SYN_GND.GND0_GND</port>
		</outputs>
		<clocks />
		<block name="$false" instance="GND[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="GND">$false</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="$true" instance="PB-SYN_VCC[320]" mode="default">
		<inputs />
		<outputs>
			<port name="VCC0_VCC">VCC[0].VCC[0]-&gt;VCC[0].VCC_to_PB-SYN_VCC.VCC0_VCC</port>
		</outputs>
		<clocks />
		<block name="$true" instance="VCC[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="VCC">$true</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
