Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 10:43:13 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_float_div10_timing_summary_routed.rpt -pb operator_float_div10_timing_summary_routed.pb -rpx operator_float_div10_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_float_div10
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.350        0.000                      0                   77        0.158        0.000                      0                   77        4.600        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.350        0.000                      0                   77        0.158        0.000                      0                   77        4.600        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 tmp_1_reg_594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_106_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 1.207ns (18.088%)  route 5.466ns (81.912%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.672     0.672    ap_clk
    SLICE_X20Y131        FDRE                                         r  tmp_1_reg_594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  tmp_1_reg_594_reg[0]/Q
                         net (fo=62, routed)          0.678     1.658    tmp_1_reg_594
    SLICE_X20Y125        LUT2 (Prop_lut2_I1_O)        0.053     1.711 r  ap_return[17]_INST_0_i_1/O
                         net (fo=42, routed)          0.469     2.180    ap_return[17]_INST_0_i_1_n_0
    SLICE_X18Y130        LUT6 (Prop_lut6_I1_O)        0.053     2.233 r  ap_return[12]_INST_0_i_12/O
                         net (fo=1, routed)           0.429     2.662    ap_return[12]_INST_0_i_12_n_0
    SLICE_X18Y130        LUT6 (Prop_lut6_I3_O)        0.053     2.715 r  ap_return[12]_INST_0_i_5/O
                         net (fo=5, routed)           0.688     3.403    ap_return[12]_INST_0_i_5_n_0
    SLICE_X18Y127        LUT5 (Prop_lut5_I4_O)        0.066     3.469 r  ap_return[14]_INST_0_i_5/O
                         net (fo=5, routed)           0.460     3.929    ap_return[14]_INST_0_i_5_n_0
    SLICE_X19Y127        LUT6 (Prop_lut6_I0_O)        0.168     4.097 r  ap_return[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.097    ap_return[11]_INST_0_i_10_n_0
    SLICE_X19Y127        MUXF7 (Prop_muxf7_I1_O)      0.129     4.226 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.560     4.785    ap_return[11]_INST_0_i_2_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I4_O)        0.153     4.938 r  ap_return[8]_INST_0_i_2/O
                         net (fo=6, routed)           0.585     5.524    ap_return[8]_INST_0_i_2_n_0
    SLICE_X19Y125        LUT6 (Prop_lut6_I4_O)        0.053     5.577 r  ap_return[5]_INST_0_i_3/O
                         net (fo=7, routed)           0.493     6.069    grp_lut_div5_chunk_fu_134_ap_return_1[1]
    SLICE_X19Y124        LUT6 (Prop_lut6_I1_O)        0.053     6.122 r  ap_return[2]_INST_0_i_2/O
                         net (fo=5, routed)           0.525     6.647    ap_return[2]_INST_0_i_2_n_0
    SLICE_X15Y124        LUT6 (Prop_lut6_I1_O)        0.053     6.700 r  ap_return[2]_INST_0/O
                         net (fo=1, routed)           0.580     7.280    ap_return[2]
    SLICE_X14Y124        LUT3 (Prop_lut3_I2_O)        0.065     7.345 r  p_Repl2_s_reg_106[2]_i_1/O
                         net (fo=1, routed)           0.000     7.345    p_Repl2_s_reg_106[2]_i_1_n_0
    SLICE_X14Y124        FDRE                                         r  p_Repl2_s_reg_106_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.638    10.638    ap_clk
    SLICE_X14Y124        FDRE                                         r  p_Repl2_s_reg_106_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X14Y124        FDRE (Setup_fdre_C_D)        0.092    10.695    p_Repl2_s_reg_106_reg[2]
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 tmp_1_reg_594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_106_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 1.323ns (20.248%)  route 5.211ns (79.752%))
  Logic Levels:           11  (LUT2=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.672     0.672    ap_clk
    SLICE_X20Y131        FDRE                                         r  tmp_1_reg_594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  tmp_1_reg_594_reg[0]/Q
                         net (fo=62, routed)          0.678     1.658    tmp_1_reg_594
    SLICE_X20Y125        LUT2 (Prop_lut2_I1_O)        0.053     1.711 r  ap_return[17]_INST_0_i_1/O
                         net (fo=42, routed)          0.469     2.180    ap_return[17]_INST_0_i_1_n_0
    SLICE_X18Y130        LUT6 (Prop_lut6_I1_O)        0.053     2.233 r  ap_return[12]_INST_0_i_12/O
                         net (fo=1, routed)           0.429     2.662    ap_return[12]_INST_0_i_12_n_0
    SLICE_X18Y130        LUT6 (Prop_lut6_I3_O)        0.053     2.715 r  ap_return[12]_INST_0_i_5/O
                         net (fo=5, routed)           0.688     3.403    ap_return[12]_INST_0_i_5_n_0
    SLICE_X18Y127        LUT5 (Prop_lut5_I4_O)        0.066     3.469 r  ap_return[14]_INST_0_i_5/O
                         net (fo=5, routed)           0.460     3.929    ap_return[14]_INST_0_i_5_n_0
    SLICE_X19Y127        LUT6 (Prop_lut6_I0_O)        0.168     4.097 r  ap_return[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.097    ap_return[11]_INST_0_i_10_n_0
    SLICE_X19Y127        MUXF7 (Prop_muxf7_I1_O)      0.129     4.226 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.560     4.785    ap_return[11]_INST_0_i_2_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I4_O)        0.153     4.938 r  ap_return[8]_INST_0_i_2/O
                         net (fo=6, routed)           0.585     5.524    ap_return[8]_INST_0_i_2_n_0
    SLICE_X19Y125        LUT6 (Prop_lut6_I4_O)        0.053     5.577 r  ap_return[5]_INST_0_i_3/O
                         net (fo=7, routed)           0.493     6.069    grp_lut_div5_chunk_fu_134_ap_return_1[1]
    SLICE_X19Y124        LUT6 (Prop_lut6_I1_O)        0.053     6.122 r  ap_return[2]_INST_0_i_2/O
                         net (fo=5, routed)           0.585     6.707    ap_return[2]_INST_0_i_2_n_0
    SLICE_X17Y123        LUT5 (Prop_lut5_I3_O)        0.064     6.771 f  ap_return[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.265     7.036    ap_return[0]_INST_0_i_1_n_0
    SLICE_X17Y125        LUT6 (Prop_lut6_I2_O)        0.170     7.206 r  p_Repl2_s_reg_106[0]_i_1/O
                         net (fo=1, routed)           0.000     7.206    p_Repl2_s_reg_106[0]_i_1_n_0
    SLICE_X17Y125        FDRE                                         r  p_Repl2_s_reg_106_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.638    10.638    ap_clk
    SLICE_X17Y125        FDRE                                         r  p_Repl2_s_reg_106_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X17Y125        FDRE (Setup_fdre_C_D)        0.035    10.638    p_Repl2_s_reg_106_reg[0]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.582ns  (required time - arrival time)
  Source:                 tmp_1_reg_594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_106_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 1.195ns (18.611%)  route 5.226ns (81.389%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.672     0.672    ap_clk
    SLICE_X20Y131        FDRE                                         r  tmp_1_reg_594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  tmp_1_reg_594_reg[0]/Q
                         net (fo=62, routed)          0.678     1.658    tmp_1_reg_594
    SLICE_X20Y125        LUT2 (Prop_lut2_I1_O)        0.053     1.711 r  ap_return[17]_INST_0_i_1/O
                         net (fo=42, routed)          0.469     2.180    ap_return[17]_INST_0_i_1_n_0
    SLICE_X18Y130        LUT6 (Prop_lut6_I1_O)        0.053     2.233 r  ap_return[12]_INST_0_i_12/O
                         net (fo=1, routed)           0.429     2.662    ap_return[12]_INST_0_i_12_n_0
    SLICE_X18Y130        LUT6 (Prop_lut6_I3_O)        0.053     2.715 r  ap_return[12]_INST_0_i_5/O
                         net (fo=5, routed)           0.688     3.403    ap_return[12]_INST_0_i_5_n_0
    SLICE_X18Y127        LUT5 (Prop_lut5_I4_O)        0.066     3.469 r  ap_return[14]_INST_0_i_5/O
                         net (fo=5, routed)           0.460     3.929    ap_return[14]_INST_0_i_5_n_0
    SLICE_X19Y127        LUT6 (Prop_lut6_I0_O)        0.168     4.097 r  ap_return[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.097    ap_return[11]_INST_0_i_10_n_0
    SLICE_X19Y127        MUXF7 (Prop_muxf7_I1_O)      0.129     4.226 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.560     4.785    ap_return[11]_INST_0_i_2_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I4_O)        0.153     4.938 r  ap_return[8]_INST_0_i_2/O
                         net (fo=6, routed)           0.585     5.524    ap_return[8]_INST_0_i_2_n_0
    SLICE_X19Y125        LUT6 (Prop_lut6_I4_O)        0.053     5.577 r  ap_return[5]_INST_0_i_3/O
                         net (fo=7, routed)           0.493     6.069    grp_lut_div5_chunk_fu_134_ap_return_1[1]
    SLICE_X19Y124        LUT6 (Prop_lut6_I1_O)        0.053     6.122 r  ap_return[2]_INST_0_i_2/O
                         net (fo=5, routed)           0.443     6.565    ap_return[2]_INST_0_i_2_n_0
    SLICE_X17Y123        LUT4 (Prop_lut4_I2_O)        0.053     6.618 r  ap_return[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.422     7.040    ap_return[1]_INST_0_i_1_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I2_O)        0.053     7.093 r  p_Repl2_s_reg_106[1]_i_1/O
                         net (fo=1, routed)           0.000     7.093    p_Repl2_s_reg_106[1]_i_1_n_0
    SLICE_X14Y124        FDRE                                         r  p_Repl2_s_reg_106_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.638    10.638    ap_clk
    SLICE_X14Y124        FDRE                                         r  p_Repl2_s_reg_106_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X14Y124        FDRE (Setup_fdre_C_D)        0.072    10.675    p_Repl2_s_reg_106_reg[1]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  3.582    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 tmp_1_reg_594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_106_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 1.142ns (19.759%)  route 4.638ns (80.241%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.672     0.672    ap_clk
    SLICE_X20Y131        FDRE                                         r  tmp_1_reg_594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  tmp_1_reg_594_reg[0]/Q
                         net (fo=62, routed)          0.678     1.658    tmp_1_reg_594
    SLICE_X20Y125        LUT2 (Prop_lut2_I1_O)        0.053     1.711 r  ap_return[17]_INST_0_i_1/O
                         net (fo=42, routed)          0.469     2.180    ap_return[17]_INST_0_i_1_n_0
    SLICE_X18Y130        LUT6 (Prop_lut6_I1_O)        0.053     2.233 r  ap_return[12]_INST_0_i_12/O
                         net (fo=1, routed)           0.429     2.662    ap_return[12]_INST_0_i_12_n_0
    SLICE_X18Y130        LUT6 (Prop_lut6_I3_O)        0.053     2.715 r  ap_return[12]_INST_0_i_5/O
                         net (fo=5, routed)           0.688     3.403    ap_return[12]_INST_0_i_5_n_0
    SLICE_X18Y127        LUT5 (Prop_lut5_I4_O)        0.066     3.469 r  ap_return[14]_INST_0_i_5/O
                         net (fo=5, routed)           0.460     3.929    ap_return[14]_INST_0_i_5_n_0
    SLICE_X19Y127        LUT6 (Prop_lut6_I0_O)        0.168     4.097 r  ap_return[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.097    ap_return[11]_INST_0_i_10_n_0
    SLICE_X19Y127        MUXF7 (Prop_muxf7_I1_O)      0.129     4.226 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.560     4.785    ap_return[11]_INST_0_i_2_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I4_O)        0.153     4.938 r  ap_return[8]_INST_0_i_2/O
                         net (fo=6, routed)           0.585     5.524    ap_return[8]_INST_0_i_2_n_0
    SLICE_X19Y125        LUT6 (Prop_lut6_I4_O)        0.053     5.577 r  ap_return[5]_INST_0_i_3/O
                         net (fo=7, routed)           0.473     6.050    grp_lut_div5_chunk_fu_134_ap_return_1[1]
    SLICE_X19Y124        LUT6 (Prop_lut6_I3_O)        0.053     6.103 r  ap_return[5]_INST_0/O
                         net (fo=1, routed)           0.296     6.399    ap_return[5]
    SLICE_X19Y124        LUT3 (Prop_lut3_I2_O)        0.053     6.452 r  p_Repl2_s_reg_106[5]_i_1/O
                         net (fo=1, routed)           0.000     6.452    p_Repl2_s_reg_106[5]_i_1_n_0
    SLICE_X19Y124        FDRE                                         r  p_Repl2_s_reg_106_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.638    10.638    ap_clk
    SLICE_X19Y124        FDRE                                         r  p_Repl2_s_reg_106_reg[5]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X19Y124        FDRE (Setup_fdre_C_D)        0.035    10.638    p_Repl2_s_reg_106_reg[5]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 tmp_1_reg_594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_106_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.142ns (19.792%)  route 4.628ns (80.208%))
  Logic Levels:           10  (LUT2=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.672     0.672    ap_clk
    SLICE_X20Y131        FDRE                                         r  tmp_1_reg_594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  tmp_1_reg_594_reg[0]/Q
                         net (fo=62, routed)          0.678     1.658    tmp_1_reg_594
    SLICE_X20Y125        LUT2 (Prop_lut2_I1_O)        0.053     1.711 r  ap_return[17]_INST_0_i_1/O
                         net (fo=42, routed)          0.469     2.180    ap_return[17]_INST_0_i_1_n_0
    SLICE_X18Y130        LUT6 (Prop_lut6_I1_O)        0.053     2.233 r  ap_return[12]_INST_0_i_12/O
                         net (fo=1, routed)           0.429     2.662    ap_return[12]_INST_0_i_12_n_0
    SLICE_X18Y130        LUT6 (Prop_lut6_I3_O)        0.053     2.715 r  ap_return[12]_INST_0_i_5/O
                         net (fo=5, routed)           0.688     3.403    ap_return[12]_INST_0_i_5_n_0
    SLICE_X18Y127        LUT5 (Prop_lut5_I4_O)        0.066     3.469 r  ap_return[14]_INST_0_i_5/O
                         net (fo=5, routed)           0.460     3.929    ap_return[14]_INST_0_i_5_n_0
    SLICE_X19Y127        LUT6 (Prop_lut6_I0_O)        0.168     4.097 r  ap_return[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.097    ap_return[11]_INST_0_i_10_n_0
    SLICE_X19Y127        MUXF7 (Prop_muxf7_I1_O)      0.129     4.226 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.558     4.783    ap_return[11]_INST_0_i_2_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.153     4.936 r  ap_return[8]_INST_0_i_3/O
                         net (fo=6, routed)           0.504     5.440    ap_return[8]_INST_0_i_3_n_0
    SLICE_X19Y125        LUT6 (Prop_lut6_I1_O)        0.053     5.493 r  ap_return[5]_INST_0_i_1/O
                         net (fo=7, routed)           0.470     5.963    grp_lut_div5_chunk_fu_134_ap_return_1[2]
    SLICE_X18Y124        LUT5 (Prop_lut5_I0_O)        0.053     6.016 r  ap_return[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.373     6.389    ap_return[4]_INST_0_i_1_n_0
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.053     6.442 r  p_Repl2_s_reg_106[4]_i_1/O
                         net (fo=1, routed)           0.000     6.442    p_Repl2_s_reg_106[4]_i_1_n_0
    SLICE_X21Y125        FDRE                                         r  p_Repl2_s_reg_106_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.638    10.638    ap_clk
    SLICE_X21Y125        FDRE                                         r  p_Repl2_s_reg_106_reg[4]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X21Y125        FDRE (Setup_fdre_C_D)        0.034    10.637    p_Repl2_s_reg_106_reg[4]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 tmp_1_reg_594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_106_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 1.142ns (19.890%)  route 4.600ns (80.110%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.672     0.672    ap_clk
    SLICE_X20Y131        FDRE                                         r  tmp_1_reg_594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  tmp_1_reg_594_reg[0]/Q
                         net (fo=62, routed)          0.678     1.658    tmp_1_reg_594
    SLICE_X20Y125        LUT2 (Prop_lut2_I1_O)        0.053     1.711 r  ap_return[17]_INST_0_i_1/O
                         net (fo=42, routed)          0.469     2.180    ap_return[17]_INST_0_i_1_n_0
    SLICE_X18Y130        LUT6 (Prop_lut6_I1_O)        0.053     2.233 r  ap_return[12]_INST_0_i_12/O
                         net (fo=1, routed)           0.429     2.662    ap_return[12]_INST_0_i_12_n_0
    SLICE_X18Y130        LUT6 (Prop_lut6_I3_O)        0.053     2.715 r  ap_return[12]_INST_0_i_5/O
                         net (fo=5, routed)           0.688     3.403    ap_return[12]_INST_0_i_5_n_0
    SLICE_X18Y127        LUT5 (Prop_lut5_I4_O)        0.066     3.469 r  ap_return[14]_INST_0_i_5/O
                         net (fo=5, routed)           0.460     3.929    ap_return[14]_INST_0_i_5_n_0
    SLICE_X19Y127        LUT6 (Prop_lut6_I0_O)        0.168     4.097 r  ap_return[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.097    ap_return[11]_INST_0_i_10_n_0
    SLICE_X19Y127        MUXF7 (Prop_muxf7_I1_O)      0.129     4.226 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.560     4.785    ap_return[11]_INST_0_i_2_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I4_O)        0.153     4.938 r  ap_return[8]_INST_0_i_2/O
                         net (fo=6, routed)           0.585     5.524    ap_return[8]_INST_0_i_2_n_0
    SLICE_X19Y125        LUT6 (Prop_lut6_I4_O)        0.053     5.577 r  ap_return[5]_INST_0_i_3/O
                         net (fo=7, routed)           0.470     6.047    grp_lut_div5_chunk_fu_134_ap_return_1[1]
    SLICE_X19Y124        LUT6 (Prop_lut6_I1_O)        0.053     6.100 r  ap_return[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.261     6.361    ap_return[3]_INST_0_i_1_n_0
    SLICE_X20Y124        LUT6 (Prop_lut6_I0_O)        0.053     6.414 r  p_Repl2_s_reg_106[3]_i_1/O
                         net (fo=1, routed)           0.000     6.414    p_Repl2_s_reg_106[3]_i_1_n_0
    SLICE_X20Y124        FDRE                                         r  p_Repl2_s_reg_106_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.638    10.638    ap_clk
    SLICE_X20Y124        FDRE                                         r  p_Repl2_s_reg_106_reg[3]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X20Y124        FDRE (Setup_fdre_C_D)        0.072    10.675    p_Repl2_s_reg_106_reg[3]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 tmp_1_reg_594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_106_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 1.089ns (19.408%)  route 4.522ns (80.592%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.672     0.672    ap_clk
    SLICE_X20Y131        FDRE                                         r  tmp_1_reg_594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  tmp_1_reg_594_reg[0]/Q
                         net (fo=62, routed)          0.678     1.658    tmp_1_reg_594
    SLICE_X20Y125        LUT2 (Prop_lut2_I1_O)        0.053     1.711 r  ap_return[17]_INST_0_i_1/O
                         net (fo=42, routed)          0.469     2.180    ap_return[17]_INST_0_i_1_n_0
    SLICE_X18Y130        LUT6 (Prop_lut6_I1_O)        0.053     2.233 r  ap_return[12]_INST_0_i_12/O
                         net (fo=1, routed)           0.429     2.662    ap_return[12]_INST_0_i_12_n_0
    SLICE_X18Y130        LUT6 (Prop_lut6_I3_O)        0.053     2.715 r  ap_return[12]_INST_0_i_5/O
                         net (fo=5, routed)           0.688     3.403    ap_return[12]_INST_0_i_5_n_0
    SLICE_X18Y127        LUT5 (Prop_lut5_I4_O)        0.066     3.469 r  ap_return[14]_INST_0_i_5/O
                         net (fo=5, routed)           0.460     3.929    ap_return[14]_INST_0_i_5_n_0
    SLICE_X19Y127        LUT6 (Prop_lut6_I0_O)        0.168     4.097 r  ap_return[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.097    ap_return[11]_INST_0_i_10_n_0
    SLICE_X19Y127        MUXF7 (Prop_muxf7_I1_O)      0.129     4.226 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.558     4.783    ap_return[11]_INST_0_i_2_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.153     4.936 f  ap_return[8]_INST_0_i_3/O
                         net (fo=6, routed)           0.802     5.738    ap_return[8]_INST_0_i_3_n_0
    SLICE_X20Y125        LUT6 (Prop_lut6_I1_O)        0.053     5.791 r  ap_return[8]_INST_0_i_1/O
                         net (fo=3, routed)           0.439     6.230    grp_lut_div5_chunk_fu_134_ap_return_0[2]
    SLICE_X20Y126        LUT6 (Prop_lut6_I0_O)        0.053     6.283 r  p_Repl2_s_reg_106[8]_i_1/O
                         net (fo=1, routed)           0.000     6.283    p_Repl2_s_reg_106[8]_i_1_n_0
    SLICE_X20Y126        FDRE                                         r  p_Repl2_s_reg_106_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.638    10.638    ap_clk
    SLICE_X20Y126        FDRE                                         r  p_Repl2_s_reg_106_reg[8]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X20Y126        FDRE (Setup_fdre_C_D)        0.072    10.675    p_Repl2_s_reg_106_reg[8]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.407ns  (required time - arrival time)
  Source:                 tmp_1_reg_594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret2_2_i_i_reg_603_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 1.036ns (18.777%)  route 4.481ns (81.223%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.672     0.672    ap_clk
    SLICE_X20Y131        FDRE                                         r  tmp_1_reg_594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  tmp_1_reg_594_reg[0]/Q
                         net (fo=62, routed)          0.678     1.658    tmp_1_reg_594
    SLICE_X20Y125        LUT2 (Prop_lut2_I1_O)        0.053     1.711 r  ap_return[17]_INST_0_i_1/O
                         net (fo=42, routed)          0.469     2.180    ap_return[17]_INST_0_i_1_n_0
    SLICE_X18Y130        LUT6 (Prop_lut6_I1_O)        0.053     2.233 r  ap_return[12]_INST_0_i_12/O
                         net (fo=1, routed)           0.429     2.662    ap_return[12]_INST_0_i_12_n_0
    SLICE_X18Y130        LUT6 (Prop_lut6_I3_O)        0.053     2.715 r  ap_return[12]_INST_0_i_5/O
                         net (fo=5, routed)           0.688     3.403    ap_return[12]_INST_0_i_5_n_0
    SLICE_X18Y127        LUT5 (Prop_lut5_I4_O)        0.066     3.469 r  ap_return[14]_INST_0_i_5/O
                         net (fo=5, routed)           0.460     3.929    ap_return[14]_INST_0_i_5_n_0
    SLICE_X19Y127        LUT6 (Prop_lut6_I0_O)        0.168     4.097 r  ap_return[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.097    ap_return[11]_INST_0_i_10_n_0
    SLICE_X19Y127        MUXF7 (Prop_muxf7_I1_O)      0.129     4.226 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.558     4.783    ap_return[11]_INST_0_i_2_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.153     4.936 f  ap_return[8]_INST_0_i_3/O
                         net (fo=6, routed)           0.802     5.738    ap_return[8]_INST_0_i_3_n_0
    SLICE_X20Y125        LUT6 (Prop_lut6_I1_O)        0.053     5.791 r  ap_return[8]_INST_0_i_1/O
                         net (fo=3, routed)           0.398     6.189    grp_lut_div5_chunk_fu_134_ap_return_0[2]
    SLICE_X20Y125        FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_603_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.638    10.638    ap_clk
    SLICE_X20Y125        FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_603_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X20Y125        FDRE (Setup_fdre_C_D)       -0.007    10.596    q_chunk_V_ret2_2_i_i_reg_603_reg[2]
  -------------------------------------------------------------------
                         required time                         10.596    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  4.407    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 tmp_1_reg_594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret2_2_i_i_reg_603_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 1.036ns (18.928%)  route 4.438ns (81.073%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.672     0.672    ap_clk
    SLICE_X20Y131        FDRE                                         r  tmp_1_reg_594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  tmp_1_reg_594_reg[0]/Q
                         net (fo=62, routed)          0.678     1.658    tmp_1_reg_594
    SLICE_X20Y125        LUT2 (Prop_lut2_I1_O)        0.053     1.711 r  ap_return[17]_INST_0_i_1/O
                         net (fo=42, routed)          0.469     2.180    ap_return[17]_INST_0_i_1_n_0
    SLICE_X18Y130        LUT6 (Prop_lut6_I1_O)        0.053     2.233 r  ap_return[12]_INST_0_i_12/O
                         net (fo=1, routed)           0.429     2.662    ap_return[12]_INST_0_i_12_n_0
    SLICE_X18Y130        LUT6 (Prop_lut6_I3_O)        0.053     2.715 r  ap_return[12]_INST_0_i_5/O
                         net (fo=5, routed)           0.688     3.403    ap_return[12]_INST_0_i_5_n_0
    SLICE_X18Y127        LUT5 (Prop_lut5_I4_O)        0.066     3.469 r  ap_return[14]_INST_0_i_5/O
                         net (fo=5, routed)           0.460     3.929    ap_return[14]_INST_0_i_5_n_0
    SLICE_X19Y127        LUT6 (Prop_lut6_I0_O)        0.168     4.097 r  ap_return[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.097    ap_return[11]_INST_0_i_10_n_0
    SLICE_X19Y127        MUXF7 (Prop_muxf7_I1_O)      0.129     4.226 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.560     4.785    ap_return[11]_INST_0_i_2_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I4_O)        0.153     4.938 r  ap_return[8]_INST_0_i_2/O
                         net (fo=6, routed)           0.713     5.651    ap_return[8]_INST_0_i_2_n_0
    SLICE_X20Y125        LUT5 (Prop_lut5_I4_O)        0.053     5.704 r  ap_return[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.441     6.146    grp_lut_div5_chunk_fu_134_ap_return_0[1]
    SLICE_X20Y125        FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_603_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.638    10.638    ap_clk
    SLICE_X20Y125        FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_603_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X20Y125        FDRE (Setup_fdre_C_D)       -0.018    10.585    q_chunk_V_ret2_2_i_i_reg_603_reg[1]
  -------------------------------------------------------------------
                         required time                         10.585    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 tmp_1_reg_594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_106_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.089ns (19.834%)  route 4.402ns (80.166%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.672     0.672    ap_clk
    SLICE_X20Y131        FDRE                                         r  tmp_1_reg_594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  tmp_1_reg_594_reg[0]/Q
                         net (fo=62, routed)          0.678     1.658    tmp_1_reg_594
    SLICE_X20Y125        LUT2 (Prop_lut2_I1_O)        0.053     1.711 r  ap_return[17]_INST_0_i_1/O
                         net (fo=42, routed)          0.469     2.180    ap_return[17]_INST_0_i_1_n_0
    SLICE_X18Y130        LUT6 (Prop_lut6_I1_O)        0.053     2.233 r  ap_return[12]_INST_0_i_12/O
                         net (fo=1, routed)           0.429     2.662    ap_return[12]_INST_0_i_12_n_0
    SLICE_X18Y130        LUT6 (Prop_lut6_I3_O)        0.053     2.715 r  ap_return[12]_INST_0_i_5/O
                         net (fo=5, routed)           0.688     3.403    ap_return[12]_INST_0_i_5_n_0
    SLICE_X18Y127        LUT5 (Prop_lut5_I4_O)        0.066     3.469 r  ap_return[14]_INST_0_i_5/O
                         net (fo=5, routed)           0.460     3.929    ap_return[14]_INST_0_i_5_n_0
    SLICE_X19Y127        LUT6 (Prop_lut6_I0_O)        0.168     4.097 r  ap_return[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.097    ap_return[11]_INST_0_i_10_n_0
    SLICE_X19Y127        MUXF7 (Prop_muxf7_I1_O)      0.129     4.226 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.560     4.785    ap_return[11]_INST_0_i_2_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I4_O)        0.153     4.938 r  ap_return[8]_INST_0_i_2/O
                         net (fo=6, routed)           0.713     5.651    ap_return[8]_INST_0_i_2_n_0
    SLICE_X20Y125        LUT5 (Prop_lut5_I4_O)        0.053     5.704 r  ap_return[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.405     6.110    grp_lut_div5_chunk_fu_134_ap_return_0[1]
    SLICE_X15Y127        LUT6 (Prop_lut6_I0_O)        0.053     6.163 r  p_Repl2_s_reg_106[7]_i_1/O
                         net (fo=1, routed)           0.000     6.163    p_Repl2_s_reg_106[7]_i_1_n_0
    SLICE_X15Y127        FDRE                                         r  p_Repl2_s_reg_106_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.638    10.638    ap_clk
    SLICE_X15Y127        FDRE                                         r  p_Repl2_s_reg_106_reg[7]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X15Y127        FDRE (Setup_fdre_C_D)        0.035    10.638    p_Repl2_s_reg_106_reg[7]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -6.163    
  -------------------------------------------------------------------
                         slack                                  4.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_106_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_106_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.893%)  route 0.105ns (45.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.283     0.283    ap_clk
    SLICE_X13Y125        FDRE                                         r  p_Repl2_s_reg_106_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_106_reg[22]/Q
                         net (fo=2, routed)           0.105     0.488    p_Repl2_s_reg_106[22]
    SLICE_X13Y125        LUT6 (Prop_lut6_I5_O)        0.028     0.516 r  p_Repl2_s_reg_106[22]_i_1/O
                         net (fo=1, routed)           0.000     0.516    p_Repl2_s_reg_106[22]_i_1_n_0
    SLICE_X13Y125        FDRE                                         r  p_Repl2_s_reg_106_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.298     0.298    ap_clk
    SLICE_X13Y125        FDRE                                         r  p_Repl2_s_reg_106_reg[22]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y125        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_106_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 q_chunk_V_ret2_2_i_i_reg_603_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_106_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.146ns (54.762%)  route 0.121ns (45.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.283     0.283    ap_clk
    SLICE_X20Y125        FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_603_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y125        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  q_chunk_V_ret2_2_i_i_reg_603_reg[2]/Q
                         net (fo=2, routed)           0.121     0.522    q_chunk_V_ret2_2_i_i_reg_603[2]
    SLICE_X20Y124        LUT6 (Prop_lut6_I2_O)        0.028     0.550 r  p_Repl2_s_reg_106[20]_i_1/O
                         net (fo=1, routed)           0.000     0.550    p_Repl2_s_reg_106[20]_i_1_n_0
    SLICE_X20Y124        FDRE                                         r  p_Repl2_s_reg_106_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.298     0.298    ap_clk
    SLICE_X20Y124        FDRE                                         r  p_Repl2_s_reg_106_reg[20]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y124        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_106_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.550    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 tmp_16_reg_643_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_106_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.146ns (52.296%)  route 0.133ns (47.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.283     0.283    ap_clk
    SLICE_X14Y127        FDRE                                         r  tmp_16_reg_643_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  tmp_16_reg_643_reg[0]/Q
                         net (fo=2, routed)           0.133     0.534    tmp_16_reg_643[0]
    SLICE_X14Y128        LUT6 (Prop_lut6_I2_O)        0.028     0.562 r  p_Repl2_s_reg_106[21]_i_1/O
                         net (fo=1, routed)           0.000     0.562    p_Repl2_s_reg_106[21]_i_1_n_0
    SLICE_X14Y128        FDRE                                         r  p_Repl2_s_reg_106_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.298     0.298    ap_clk
    SLICE_X14Y128        FDRE                                         r  p_Repl2_s_reg_106_reg[21]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y128        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_106_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.562    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_2_reg_584_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.146ns (51.071%)  route 0.140ns (48.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.283     0.283    ap_clk
    SLICE_X20Y129        FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y129        FDSE (Prop_fdse_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[0]/Q
                         net (fo=9, routed)           0.140     0.541    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y128        LUT4 (Prop_lut4_I2_O)        0.028     0.569 r  p_Repl2_2_reg_584[0]_i_1/O
                         net (fo=1, routed)           0.000     0.569    p_Repl2_2_reg_584[0]_i_1_n_0
    SLICE_X20Y128        FDRE                                         r  p_Repl2_2_reg_584_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.298     0.298    ap_clk
    SLICE_X20Y128        FDRE                                         r  p_Repl2_2_reg_584_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y128        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_2_reg_584_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_106_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_106_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.623%)  route 0.141ns (52.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.283     0.283    ap_clk
    SLICE_X21Y125        FDRE                                         r  p_Repl2_s_reg_106_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_106_reg[19]/Q
                         net (fo=2, routed)           0.141     0.524    p_Repl2_s_reg_106[19]
    SLICE_X21Y125        LUT6 (Prop_lut6_I5_O)        0.028     0.552 r  p_Repl2_s_reg_106[19]_i_1/O
                         net (fo=1, routed)           0.000     0.552    p_Repl2_s_reg_106[19]_i_1_n_0
    SLICE_X21Y125        FDRE                                         r  p_Repl2_s_reg_106_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.298     0.298    ap_clk
    SLICE_X21Y125        FDRE                                         r  p_Repl2_s_reg_106_reg[19]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y125        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_106_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_106_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_106_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.283     0.283    ap_clk
    SLICE_X22Y125        FDRE                                         r  p_Repl2_s_reg_106_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_106_reg[18]/Q
                         net (fo=2, routed)           0.151     0.552    p_Repl2_s_reg_106[18]
    SLICE_X22Y125        LUT6 (Prop_lut6_I5_O)        0.028     0.580 r  p_Repl2_s_reg_106[18]_i_1/O
                         net (fo=1, routed)           0.000     0.580    p_Repl2_s_reg_106[18]_i_1_n_0
    SLICE_X22Y125        FDRE                                         r  p_Repl2_s_reg_106_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.298     0.298    ap_clk
    SLICE_X22Y125        FDRE                                         r  p_Repl2_s_reg_106_reg[18]/C
                         clock pessimism              0.000     0.298    
    SLICE_X22Y125        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_106_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.146ns (47.942%)  route 0.159ns (52.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.283     0.283    ap_clk
    SLICE_X20Y129        FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y129        FDSE (Prop_fdse_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[0]/Q
                         net (fo=9, routed)           0.159     0.560    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y128        LUT4 (Prop_lut4_I2_O)        0.028     0.588 r  ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.588    ap_CS_fsm[1]_i_1_n_0
    SLICE_X20Y128        FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.298     0.298    ap_clk
    SLICE_X20Y128        FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y128        FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_1_reg_594_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.146ns (44.159%)  route 0.185ns (55.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.283     0.283    ap_clk
    SLICE_X20Y129        FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y129        FDSE (Prop_fdse_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[0]/Q
                         net (fo=9, routed)           0.185     0.586    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y131        LUT4 (Prop_lut4_I2_O)        0.028     0.614 r  tmp_1_reg_594[0]_i_1/O
                         net (fo=1, routed)           0.000     0.614    tmp_1_reg_594[0]_i_1_n_0
    SLICE_X20Y131        FDRE                                         r  tmp_1_reg_594_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.298     0.298    ap_clk
    SLICE_X20Y131        FDRE                                         r  tmp_1_reg_594_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y131        FDRE (Hold_fdre_C_D)         0.087     0.385    tmp_1_reg_594_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_106_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_106_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.146ns (44.021%)  route 0.186ns (55.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.283     0.283    ap_clk
    SLICE_X14Y131        FDRE                                         r  p_Repl2_s_reg_106_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y131        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_106_reg[16]/Q
                         net (fo=2, routed)           0.186     0.587    p_Repl2_s_reg_106[16]
    SLICE_X14Y131        LUT6 (Prop_lut6_I2_O)        0.028     0.615 r  p_Repl2_s_reg_106[16]_i_1/O
                         net (fo=1, routed)           0.000     0.615    p_Repl2_s_reg_106[16]_i_1_n_0
    SLICE_X14Y131        FDRE                                         r  p_Repl2_s_reg_106_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.298     0.298    ap_clk
    SLICE_X14Y131        FDRE                                         r  p_Repl2_s_reg_106_reg[16]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y131        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_106_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_106_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_106_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.506%)  route 0.197ns (57.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.283     0.283    ap_clk
    SLICE_X14Y124        FDRE                                         r  p_Repl2_s_reg_106_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_106_reg[1]/Q
                         net (fo=2, routed)           0.197     0.599    p_Repl2_s_reg_106[1]
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.028     0.627 r  p_Repl2_s_reg_106[1]_i_1/O
                         net (fo=1, routed)           0.000     0.627    p_Repl2_s_reg_106[1]_i_1_n_0
    SLICE_X14Y124        FDRE                                         r  p_Repl2_s_reg_106_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.298     0.298    ap_clk
    SLICE_X14Y124        FDRE                                         r  p_Repl2_s_reg_106_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y124        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_106_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X14Y124  p_Repl2_s_reg_106_reg[2]/C
Min Period        n/a     FDSE/C   n/a            0.700         10.000      9.300      SLICE_X20Y129  ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X20Y128  ap_CS_fsm_reg[1]/C
Min Period        n/a     FDSE/C   n/a            0.700         10.000      9.300      SLICE_X20Y132  p_Repl2_1_reg_598_reg[0]/C
Min Period        n/a     FDSE/C   n/a            0.700         10.000      9.300      SLICE_X20Y132  p_Repl2_1_reg_598_reg[1]/C
Min Period        n/a     FDSE/C   n/a            0.700         10.000      9.300      SLICE_X20Y133  p_Repl2_1_reg_598_reg[4]/C
Min Period        n/a     FDSE/C   n/a            0.700         10.000      9.300      SLICE_X20Y133  p_Repl2_1_reg_598_reg[5]/C
Min Period        n/a     FDSE/C   n/a            0.700         10.000      9.300      SLICE_X20Y133  p_Repl2_1_reg_598_reg[6]/C
Min Period        n/a     FDSE/C   n/a            0.700         10.000      9.300      SLICE_X20Y133  p_Repl2_1_reg_598_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X20Y128  p_Repl2_2_reg_584_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X14Y124  p_Repl2_s_reg_106_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X14Y124  p_Repl2_s_reg_106_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X20Y129  ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X20Y128  ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X20Y132  p_Repl2_1_reg_598_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X20Y132  p_Repl2_1_reg_598_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X20Y133  p_Repl2_1_reg_598_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X20Y133  p_Repl2_1_reg_598_reg[5]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X20Y133  p_Repl2_1_reg_598_reg[6]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X20Y133  p_Repl2_1_reg_598_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X20Y129  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X20Y128  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X20Y132  p_Repl2_1_reg_598_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X20Y132  p_Repl2_1_reg_598_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X20Y133  p_Repl2_1_reg_598_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X20Y133  p_Repl2_1_reg_598_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X20Y133  p_Repl2_1_reg_598_reg[6]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X20Y133  p_Repl2_1_reg_598_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X20Y128  p_Repl2_2_reg_584_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y129  p_Repl2_s_reg_106_reg[15]/C



