Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Sep  9 02:51:25 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_rgb_controller_timing_summary_routed.rpt -rpx test_rgb_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : test_rgb_controller
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.761        0.000                      0                  339        0.150        0.000                      0                  339        4.500        0.000                       0                   189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.761        0.000                      0                  339        0.150        0.000                      0                  339        4.500        0.000                       0                   189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 U_RGB_CONTROLLER/shifter_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/B_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 2.763ns (44.489%)  route 3.447ns (55.511%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.716     5.319    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  U_RGB_CONTROLLER/shifter_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  U_RGB_CONTROLLER/shifter_in_reg[10]/Q
                         net (fo=8, routed)           1.146     6.921    U_RGB_CONTROLLER/shifter_in_reg_n_0_[10]
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.045 r  U_RGB_CONTROLLER/aux2__6_carry_i_1/O
                         net (fo=1, routed)           0.686     7.732    U_RGB_CONTROLLER/A[2]
    SLICE_X5Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.117 r  U_RGB_CONTROLLER/aux2__6_carry/CO[3]
                         net (fo=1, routed)           0.000     8.117    U_RGB_CONTROLLER/aux2__6_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.339 r  U_RGB_CONTROLLER/aux2__6_carry__0/O[0]
                         net (fo=2, routed)           0.618     8.956    U_RGB_CONTROLLER/aux2__6_carry__0_n_7
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.299     9.255 r  U_RGB_CONTROLLER/aux0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.255    U_RGB_CONTROLLER/aux0_carry__0_i_2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.679 r  U_RGB_CONTROLLER/aux0_carry__0/O[1]
                         net (fo=1, routed)           0.488    10.167    U_RGB_CONTROLLER/PCIN[7]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    10.718 r  U_RGB_CONTROLLER/aux0__14_carry__0/O[2]
                         net (fo=2, routed)           0.509    11.227    U_RGB_CONTROLLER/aux0[7]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.302    11.529 r  U_RGB_CONTROLLER/B[7]_i_1/O
                         net (fo=1, routed)           0.000    11.529    U_RGB_CONTROLLER/B[7]_i_1_n_0
    SLICE_X4Y85          FDCE                                         r  U_RGB_CONTROLLER/B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.598    15.021    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  U_RGB_CONTROLLER/B_reg[7]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y85          FDCE (Setup_fdce_C_D)        0.029    15.290    U_RGB_CONTROLLER/B_reg[7]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 U_RGB_CONTROLLER/shifter_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/B_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 2.562ns (43.734%)  route 3.296ns (56.266%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.716     5.319    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  U_RGB_CONTROLLER/shifter_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  U_RGB_CONTROLLER/shifter_in_reg[10]/Q
                         net (fo=8, routed)           1.146     6.921    U_RGB_CONTROLLER/shifter_in_reg_n_0_[10]
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.045 r  U_RGB_CONTROLLER/aux2__6_carry_i_1/O
                         net (fo=1, routed)           0.686     7.732    U_RGB_CONTROLLER/A[2]
    SLICE_X5Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.117 r  U_RGB_CONTROLLER/aux2__6_carry/CO[3]
                         net (fo=1, routed)           0.000     8.117    U_RGB_CONTROLLER/aux2__6_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.339 r  U_RGB_CONTROLLER/aux2__6_carry__0/O[0]
                         net (fo=2, routed)           0.618     8.956    U_RGB_CONTROLLER/aux2__6_carry__0_n_7
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.299     9.255 r  U_RGB_CONTROLLER/aux0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.255    U_RGB_CONTROLLER/aux0_carry__0_i_2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.502 r  U_RGB_CONTROLLER/aux0_carry__0/O[0]
                         net (fo=1, routed)           0.296     9.798    U_RGB_CONTROLLER/PCIN[6]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.526    10.324 r  U_RGB_CONTROLLER/aux0__14_carry__0/O[1]
                         net (fo=2, routed)           0.550    10.874    U_RGB_CONTROLLER/aux0[6]
    SLICE_X5Y87          LUT4 (Prop_lut4_I3_O)        0.303    11.177 r  U_RGB_CONTROLLER/B[6]_i_1/O
                         net (fo=1, routed)           0.000    11.177    U_RGB_CONTROLLER/B[6]_i_1_n_0
    SLICE_X5Y87          FDCE                                         r  U_RGB_CONTROLLER/B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.599    15.022    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  U_RGB_CONTROLLER/B_reg[6]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X5Y87          FDCE (Setup_fdce_C_D)        0.031    15.293    U_RGB_CONTROLLER/B_reg[6]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 U_RGB_CONTROLLER/shifter_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/B_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 2.957ns (52.023%)  route 2.727ns (47.977%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.715     5.318    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  U_RGB_CONTROLLER/shifter_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.456     5.774 r  U_RGB_CONTROLLER/shifter_in_reg[9]/Q
                         net (fo=8, routed)           1.161     6.935    U_RGB_CONTROLLER/shifter_in_reg_n_0_[9]
    SLICE_X5Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.059 r  U_RGB_CONTROLLER/aux2__6_carry_i_7/O
                         net (fo=1, routed)           0.000     7.059    U_RGB_CONTROLLER/aux2__6_carry_i_7_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.483 r  U_RGB_CONTROLLER/aux2__6_carry/O[1]
                         net (fo=2, routed)           0.533     8.016    U_RGB_CONTROLLER/aux2__6_carry_n_6
    SLICE_X4Y83          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.716     8.732 r  U_RGB_CONTROLLER/aux0_carry/O[2]
                         net (fo=1, routed)           0.436     9.167    U_RGB_CONTROLLER/PCIN[4]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     9.870 r  U_RGB_CONTROLLER/aux0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     9.870    U_RGB_CONTROLLER/aux0__14_carry_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.105 r  U_RGB_CONTROLLER/aux0__14_carry__0/O[0]
                         net (fo=2, routed)           0.597    10.703    U_RGB_CONTROLLER/aux0[5]
    SLICE_X5Y87          LUT4 (Prop_lut4_I3_O)        0.299    11.002 r  U_RGB_CONTROLLER/B[5]_i_1/O
                         net (fo=1, routed)           0.000    11.002    U_RGB_CONTROLLER/B[5]_i_1_n_0
    SLICE_X5Y87          FDCE                                         r  U_RGB_CONTROLLER/B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.599    15.022    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  U_RGB_CONTROLLER/B_reg[5]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X5Y87          FDCE (Setup_fdce_C_D)        0.029    15.291    U_RGB_CONTROLLER/B_reg[5]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 U_RGB_CONTROLLER/shifter_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/aux_reg[7]__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 2.461ns (45.580%)  route 2.938ns (54.420%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.716     5.319    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  U_RGB_CONTROLLER/shifter_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  U_RGB_CONTROLLER/shifter_in_reg[10]/Q
                         net (fo=8, routed)           1.146     6.921    U_RGB_CONTROLLER/shifter_in_reg_n_0_[10]
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.045 r  U_RGB_CONTROLLER/aux2__6_carry_i_1/O
                         net (fo=1, routed)           0.686     7.732    U_RGB_CONTROLLER/A[2]
    SLICE_X5Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.117 r  U_RGB_CONTROLLER/aux2__6_carry/CO[3]
                         net (fo=1, routed)           0.000     8.117    U_RGB_CONTROLLER/aux2__6_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.339 r  U_RGB_CONTROLLER/aux2__6_carry__0/O[0]
                         net (fo=2, routed)           0.618     8.956    U_RGB_CONTROLLER/aux2__6_carry__0_n_7
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.299     9.255 r  U_RGB_CONTROLLER/aux0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.255    U_RGB_CONTROLLER/aux0_carry__0_i_2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.679 r  U_RGB_CONTROLLER/aux0_carry__0/O[1]
                         net (fo=1, routed)           0.488    10.167    U_RGB_CONTROLLER/PCIN[7]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    10.718 r  U_RGB_CONTROLLER/aux0__14_carry__0/O[2]
                         net (fo=2, routed)           0.000    10.718    U_RGB_CONTROLLER/aux0[7]
    SLICE_X5Y85          FDCE                                         r  U_RGB_CONTROLLER/aux_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.598    15.021    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  U_RGB_CONTROLLER/aux_reg[7]__0/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y85          FDCE (Setup_fdce_C_D)        0.051    15.312    U_RGB_CONTROLLER/aux_reg[7]__0
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 U_RGB_CONTROLLER/shifter_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/B_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.576ns (50.347%)  route 2.541ns (49.653%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.715     5.318    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  U_RGB_CONTROLLER/shifter_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.456     5.774 r  U_RGB_CONTROLLER/shifter_in_reg[9]/Q
                         net (fo=8, routed)           1.161     6.935    U_RGB_CONTROLLER/shifter_in_reg_n_0_[9]
    SLICE_X5Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.059 r  U_RGB_CONTROLLER/aux2__6_carry_i_7/O
                         net (fo=1, routed)           0.000     7.059    U_RGB_CONTROLLER/aux2__6_carry_i_7_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.483 r  U_RGB_CONTROLLER/aux2__6_carry/O[1]
                         net (fo=2, routed)           0.533     8.016    U_RGB_CONTROLLER/aux2__6_carry_n_6
    SLICE_X4Y83          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.716     8.732 r  U_RGB_CONTROLLER/aux0_carry/O[2]
                         net (fo=1, routed)           0.436     9.167    U_RGB_CONTROLLER/PCIN[4]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     9.717 r  U_RGB_CONTROLLER/aux0__14_carry/O[3]
                         net (fo=2, routed)           0.411    10.128    U_RGB_CONTROLLER/aux0[4]
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.306    10.434 r  U_RGB_CONTROLLER/B[4]_i_1/O
                         net (fo=1, routed)           0.000    10.434    U_RGB_CONTROLLER/B[4]_i_1_n_0
    SLICE_X5Y86          FDCE                                         r  U_RGB_CONTROLLER/B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.598    15.021    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  U_RGB_CONTROLLER/B_reg[4]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y86          FDCE (Setup_fdce_C_D)        0.031    15.292    U_RGB_CONTROLLER/B_reg[4]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  4.858    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 U_RGB_CONTROLLER/shifter_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/aux_reg[6]__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 2.259ns (45.132%)  route 2.746ns (54.868%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.716     5.319    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  U_RGB_CONTROLLER/shifter_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  U_RGB_CONTROLLER/shifter_in_reg[10]/Q
                         net (fo=8, routed)           1.146     6.921    U_RGB_CONTROLLER/shifter_in_reg_n_0_[10]
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.045 r  U_RGB_CONTROLLER/aux2__6_carry_i_1/O
                         net (fo=1, routed)           0.686     7.732    U_RGB_CONTROLLER/A[2]
    SLICE_X5Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.117 r  U_RGB_CONTROLLER/aux2__6_carry/CO[3]
                         net (fo=1, routed)           0.000     8.117    U_RGB_CONTROLLER/aux2__6_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.339 r  U_RGB_CONTROLLER/aux2__6_carry__0/O[0]
                         net (fo=2, routed)           0.618     8.956    U_RGB_CONTROLLER/aux2__6_carry__0_n_7
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.299     9.255 r  U_RGB_CONTROLLER/aux0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.255    U_RGB_CONTROLLER/aux0_carry__0_i_2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.502 r  U_RGB_CONTROLLER/aux0_carry__0/O[0]
                         net (fo=1, routed)           0.296     9.798    U_RGB_CONTROLLER/PCIN[6]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.526    10.324 r  U_RGB_CONTROLLER/aux0__14_carry__0/O[1]
                         net (fo=2, routed)           0.000    10.324    U_RGB_CONTROLLER/aux0[6]
    SLICE_X5Y85          FDCE                                         r  U_RGB_CONTROLLER/aux_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.598    15.021    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  U_RGB_CONTROLLER/aux_reg[6]__0/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y85          FDCE (Setup_fdce_C_D)        0.051    15.312    U_RGB_CONTROLLER/aux_reg[6]__0
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             5.082ns  (required time - arrival time)
  Source:                 U_RGB_CONTROLLER/shifter_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/B_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 2.403ns (49.270%)  route 2.474ns (50.730%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.715     5.318    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  U_RGB_CONTROLLER/shifter_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.456     5.774 r  U_RGB_CONTROLLER/shifter_in_reg[9]/Q
                         net (fo=8, routed)           1.161     6.935    U_RGB_CONTROLLER/shifter_in_reg_n_0_[9]
    SLICE_X5Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.059 r  U_RGB_CONTROLLER/aux2__6_carry_i_7/O
                         net (fo=1, routed)           0.000     7.059    U_RGB_CONTROLLER/aux2__6_carry_i_7_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.306 r  U_RGB_CONTROLLER/aux2__6_carry/O[0]
                         net (fo=3, routed)           0.332     7.637    U_RGB_CONTROLLER/aux2__6_carry_n_7
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.299     7.936 r  U_RGB_CONTROLLER/aux0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.936    U_RGB_CONTROLLER/PCIN[2]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.360 r  U_RGB_CONTROLLER/aux0_carry/O[1]
                         net (fo=2, routed)           0.421     8.782    U_RGB_CONTROLLER/PCIN[3]
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.303     9.085 r  U_RGB_CONTROLLER/aux0__14_carry_i_3/O
                         net (fo=1, routed)           0.000     9.085    U_RGB_CONTROLLER/aux0__14_carry_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.333 r  U_RGB_CONTROLLER/aux0__14_carry/O[2]
                         net (fo=2, routed)           0.560     9.893    U_RGB_CONTROLLER/aux0[3]
    SLICE_X3Y86          LUT4 (Prop_lut4_I3_O)        0.302    10.195 r  U_RGB_CONTROLLER/B[3]_i_1/O
                         net (fo=1, routed)           0.000    10.195    U_RGB_CONTROLLER/B[3]_i_1_n_0
    SLICE_X3Y86          FDCE                                         r  U_RGB_CONTROLLER/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.600    15.023    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  U_RGB_CONTROLLER/B_reg[3]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)        0.031    15.277    U_RGB_CONTROLLER/B_reg[3]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -10.195    
  -------------------------------------------------------------------
                         slack                                  5.082    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 U_RGB_CONTROLLER/shifter_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/aux_reg[5]__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 2.658ns (55.517%)  route 2.130ns (44.483%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.715     5.318    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  U_RGB_CONTROLLER/shifter_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.456     5.774 r  U_RGB_CONTROLLER/shifter_in_reg[9]/Q
                         net (fo=8, routed)           1.161     6.935    U_RGB_CONTROLLER/shifter_in_reg_n_0_[9]
    SLICE_X5Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.059 r  U_RGB_CONTROLLER/aux2__6_carry_i_7/O
                         net (fo=1, routed)           0.000     7.059    U_RGB_CONTROLLER/aux2__6_carry_i_7_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.483 r  U_RGB_CONTROLLER/aux2__6_carry/O[1]
                         net (fo=2, routed)           0.533     8.016    U_RGB_CONTROLLER/aux2__6_carry_n_6
    SLICE_X4Y83          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.716     8.732 r  U_RGB_CONTROLLER/aux0_carry/O[2]
                         net (fo=1, routed)           0.436     9.167    U_RGB_CONTROLLER/PCIN[4]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     9.870 r  U_RGB_CONTROLLER/aux0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     9.870    U_RGB_CONTROLLER/aux0__14_carry_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.105 r  U_RGB_CONTROLLER/aux0__14_carry__0/O[0]
                         net (fo=2, routed)           0.000    10.105    U_RGB_CONTROLLER/aux0[5]
    SLICE_X5Y85          FDCE                                         r  U_RGB_CONTROLLER/aux_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.598    15.021    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  U_RGB_CONTROLLER/aux_reg[5]__0/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y85          FDCE (Setup_fdce_C_D)        0.051    15.312    U_RGB_CONTROLLER/aux_reg[5]__0
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 U_RGB_CONTROLLER/shifter_in_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/B_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.557ns (35.273%)  route 2.857ns (64.727%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.716     5.319    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X6Y83          FDCE                                         r  U_RGB_CONTROLLER/shifter_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.478     5.797 r  U_RGB_CONTROLLER/shifter_in_reg[21]/Q
                         net (fo=2, routed)           0.699     6.495    U_RGB_CONTROLLER/shifter_in_reg_n_0_[21]
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.301     6.796 f  U_RGB_CONTROLLER/aux2__0_carry_i_5/O
                         net (fo=7, routed)           0.714     7.511    U_RGB_CONTROLLER/aux2__0_carry_i_5_n_0
    SLICE_X6Y83          LUT5 (Prop_lut5_I3_O)        0.124     7.635 r  U_RGB_CONTROLLER/aux0__14_carry_i_6/O
                         net (fo=1, routed)           0.632     8.267    U_RGB_CONTROLLER/aux0__14_carry_i_6_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.391 r  U_RGB_CONTROLLER/aux0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     8.391    U_RGB_CONTROLLER/aux0__14_carry_i_4_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.618 r  U_RGB_CONTROLLER/aux0__14_carry/O[1]
                         net (fo=2, routed)           0.812     9.430    U_RGB_CONTROLLER/aux0[2]
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.303     9.733 r  U_RGB_CONTROLLER/B[2]_i_1/O
                         net (fo=1, routed)           0.000     9.733    U_RGB_CONTROLLER/B[2]_i_1_n_0
    SLICE_X5Y86          FDCE                                         r  U_RGB_CONTROLLER/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.598    15.021    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  U_RGB_CONTROLLER/B_reg[2]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y86          FDCE (Setup_fdce_C_D)        0.029    15.290    U_RGB_CONTROLLER/B_reg[2]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 U_RGB_CONTROLLER/shifter_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/aux_reg[4]__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 2.270ns (51.594%)  route 2.130ns (48.406%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.715     5.318    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  U_RGB_CONTROLLER/shifter_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.456     5.774 r  U_RGB_CONTROLLER/shifter_in_reg[9]/Q
                         net (fo=8, routed)           1.161     6.935    U_RGB_CONTROLLER/shifter_in_reg_n_0_[9]
    SLICE_X5Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.059 r  U_RGB_CONTROLLER/aux2__6_carry_i_7/O
                         net (fo=1, routed)           0.000     7.059    U_RGB_CONTROLLER/aux2__6_carry_i_7_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.483 r  U_RGB_CONTROLLER/aux2__6_carry/O[1]
                         net (fo=2, routed)           0.533     8.016    U_RGB_CONTROLLER/aux2__6_carry_n_6
    SLICE_X4Y83          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.716     8.732 r  U_RGB_CONTROLLER/aux0_carry/O[2]
                         net (fo=1, routed)           0.436     9.167    U_RGB_CONTROLLER/PCIN[4]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     9.717 r  U_RGB_CONTROLLER/aux0__14_carry/O[3]
                         net (fo=2, routed)           0.000     9.717    U_RGB_CONTROLLER/aux0[4]
    SLICE_X5Y84          FDCE                                         r  U_RGB_CONTROLLER/aux_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.597    15.020    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y84          FDCE                                         r  U_RGB_CONTROLLER/aux_reg[4]__0/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y84          FDCE (Setup_fdce_C_D)        0.051    15.311    U_RGB_CONTROLLER/aux_reg[4]__0
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  5.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U_RECEIVER/PR_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/PR_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.595     1.514    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X7Y80          FDCE                                         r  U_RECEIVER/PR_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  U_RECEIVER/PR_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.098     1.754    U_RECEIVER/PR_Cnt_reg_n_0_[1]
    SLICE_X6Y80          LUT6 (Prop_lut6_I1_O)        0.045     1.799 r  U_RECEIVER/PR_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    U_RECEIVER/PR_Cnt[3]_i_1_n_0
    SLICE_X6Y80          FDCE                                         r  U_RECEIVER/PR_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.864     2.029    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  U_RECEIVER/PR_Cnt_reg[3]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X6Y80          FDCE (Hold_fdce_C_D)         0.121     1.648    U_RECEIVER/PR_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U_RECEIVER/PR_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/PR_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.595     1.514    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X7Y80          FDCE                                         r  U_RECEIVER/PR_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  U_RECEIVER/PR_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.100     1.756    U_RECEIVER/PR_Cnt_reg_n_0_[1]
    SLICE_X6Y80          LUT6 (Prop_lut6_I1_O)        0.045     1.801 r  U_RECEIVER/PR_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    U_RECEIVER/PR_Cnt[2]_i_1_n_0
    SLICE_X6Y80          FDCE                                         r  U_RECEIVER/PR_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.864     2.029    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  U_RECEIVER/PR_Cnt_reg[2]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X6Y80          FDCE (Hold_fdce_C_D)         0.120     1.647    U_RECEIVER/PR_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_RGB_CONTROLLER/aux_reg[17]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/R_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.600     1.519    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  U_RGB_CONTROLLER/aux_reg[17]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  U_RGB_CONTROLLER/aux_reg[17]__0/Q
                         net (fo=1, routed)           0.052     1.735    U_RGB_CONTROLLER/aux_reg[17]__0_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.045     1.780 r  U_RGB_CONTROLLER/R[1]_i_1/O
                         net (fo=1, routed)           0.000     1.780    U_RGB_CONTROLLER/R[1]_i_1_n_0
    SLICE_X3Y86          FDCE                                         r  U_RGB_CONTROLLER/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.872     2.037    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  U_RGB_CONTROLLER/R_reg[1]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X3Y86          FDCE (Hold_fdce_C_D)         0.092     1.624    U_RGB_CONTROLLER/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_RGB_CONTROLLER/aux_reg[20]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/R_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.599     1.518    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  U_RGB_CONTROLLER/aux_reg[20]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_RGB_CONTROLLER/aux_reg[20]__0/Q
                         net (fo=1, routed)           0.085     1.744    U_RGB_CONTROLLER/aux_reg[20]__0_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.045     1.789 r  U_RGB_CONTROLLER/R[4]_i_1/O
                         net (fo=1, routed)           0.000     1.789    U_RGB_CONTROLLER/R[4]_i_1_n_0
    SLICE_X5Y86          FDCE                                         r  U_RGB_CONTROLLER/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.869     2.034    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  U_RGB_CONTROLLER/R_reg[4]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X5Y86          FDCE (Hold_fdce_C_D)         0.092     1.623    U_RGB_CONTROLLER/R_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_RGB_CONTROLLER/aux_reg[10]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/G_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.599     1.518    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  U_RGB_CONTROLLER/aux_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_RGB_CONTROLLER/aux_reg[10]__0/Q
                         net (fo=3, routed)           0.098     1.757    U_RGB_CONTROLLER/aux_reg[10]__0_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.048     1.805 r  U_RGB_CONTROLLER/G[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    U_RGB_CONTROLLER/G[2]_i_1_n_0
    SLICE_X5Y86          FDCE                                         r  U_RGB_CONTROLLER/G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.869     2.034    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  U_RGB_CONTROLLER/G_reg[2]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X5Y86          FDCE (Hold_fdce_C_D)         0.107     1.638    U_RGB_CONTROLLER/G_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_RECEIVER/RDM_Out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/RDM_Out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.000%)  route 0.125ns (47.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.594     1.513    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  U_RECEIVER/RDM_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  U_RECEIVER/RDM_Out_reg[8]/Q
                         net (fo=4, routed)           0.125     1.779    U_RECEIVER/RDM_Out[8]
    SLICE_X4Y77          FDCE                                         r  U_RECEIVER/RDM_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.861     2.026    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  U_RECEIVER/RDM_Out_reg[7]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X4Y77          FDCE (Hold_fdce_C_D)         0.066     1.612    U_RECEIVER/RDM_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_RGB_CONTROLLER/aux_reg[13]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/R_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.208%)  route 0.118ns (38.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.600     1.519    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  U_RGB_CONTROLLER/aux_reg[13]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  U_RGB_CONTROLLER/aux_reg[13]__0/Q
                         net (fo=3, routed)           0.118     1.778    U_RGB_CONTROLLER/aux_reg[13]__0_n_0
    SLICE_X6Y87          LUT4 (Prop_lut4_I3_O)        0.045     1.823 r  U_RGB_CONTROLLER/R[5]_i_1/O
                         net (fo=1, routed)           0.000     1.823    U_RGB_CONTROLLER/R[5]_i_1_n_0
    SLICE_X6Y87          FDCE                                         r  U_RGB_CONTROLLER/R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.870     2.035    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X6Y87          FDCE                                         r  U_RGB_CONTROLLER/R_reg[5]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X6Y87          FDCE (Hold_fdce_C_D)         0.120     1.654    U_RGB_CONTROLLER/R_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_RGB_CONTROLLER/aux_reg[8]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/R_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.192ns (66.421%)  route 0.097ns (33.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.600     1.519    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  U_RGB_CONTROLLER/aux_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  U_RGB_CONTROLLER/aux_reg[8]__0/Q
                         net (fo=3, routed)           0.097     1.757    U_RGB_CONTROLLER/aux_reg[8]__0_n_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I3_O)        0.051     1.808 r  U_RGB_CONTROLLER/R[0]_i_1/O
                         net (fo=1, routed)           0.000     1.808    U_RGB_CONTROLLER/R[0]_i_1_n_0
    SLICE_X5Y87          FDCE                                         r  U_RGB_CONTROLLER/R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.870     2.035    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  U_RGB_CONTROLLER/R_reg[0]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X5Y87          FDCE (Hold_fdce_C_D)         0.107     1.639    U_RGB_CONTROLLER/R_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U_RECEIVER/dato_rx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COMPARATOR_ENTER/register_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.597     1.516    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X3Y81          FDCE                                         r  U_RECEIVER/dato_rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  U_RECEIVER/dato_rx_reg[4]/Q
                         net (fo=2, routed)           0.110     1.767    U_COMPARATOR_ENTER/Q[4]
    SLICE_X1Y81          FDRE                                         r  U_COMPARATOR_ENTER/register_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.868     2.033    U_COMPARATOR_ENTER/CLK_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  U_COMPARATOR_ENTER/register_in_reg[4]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.066     1.596    U_COMPARATOR_ENTER/register_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_RGB_CONTROLLER/aux_reg[8]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/G_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.709%)  route 0.097ns (34.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.600     1.519    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  U_RGB_CONTROLLER/aux_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  U_RGB_CONTROLLER/aux_reg[8]__0/Q
                         net (fo=3, routed)           0.097     1.757    U_RGB_CONTROLLER/aux_reg[8]__0_n_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I0_O)        0.045     1.802 r  U_RGB_CONTROLLER/G[0]_i_1/O
                         net (fo=1, routed)           0.000     1.802    U_RGB_CONTROLLER/G[0]_i_1_n_0
    SLICE_X5Y87          FDCE                                         r  U_RGB_CONTROLLER/G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.870     2.035    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  U_RGB_CONTROLLER/G_reg[0]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X5Y87          FDCE (Hold_fdce_C_D)         0.092     1.624    U_RGB_CONTROLLER/G_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y81     U_COMPARATOR_ENTER/register_in_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y81     U_COMPARATOR_ENTER/register_in_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81     U_COMPARATOR_ENTER/register_in_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y81     U_COMPARATOR_ENTER/register_in_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81     U_COMPARATOR_ENTER/register_in_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y81     U_COMPARATOR_ENTER/register_in_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y81     U_COMPARATOR_ENTER/register_in_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81     U_COMPARATOR_ENTER/register_in_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y85     U_DEBOUNCER_ENTER/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     U_DEBOUNCER_ENTER/sigTmp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     U_DEBOUNCER_ENTER/stbleTmp_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     U_RECEIVER/RDB_Out_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     U_RECEIVER/RDB_Out_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     U_RECEIVER/RDM_Out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     U_RECEIVER/RDM_Out_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     U_RECEIVER/RDM_Out_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     U_RECEIVER/RDM_Out_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     U_RECEIVER/RDM_Out_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     U_RECEIVER/RDM_Out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     U_DEBOUNCER_ENTER/sigTmp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     U_DEBOUNCER_ENTER/stbleTmp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     U_RGB_CONTROLLER/aux_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     U_RGB_CONTROLLER/aux_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     U_RGB_CONTROLLER/aux_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     U_RGB_CONTROLLER/aux_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     U_RGB_CONTROLLER/aux_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     U_RGB_CONTROLLER/aux_reg[2]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     U_RGB_CONTROLLER/aux_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     U_RGB_CONTROLLER/aux_reg[3]__0/C



