Design of 4 bit binary subtractor in verilog
