{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442413084716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442413084720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 16 16:18:04 2015 " "Processing started: Wed Sep 16 16:18:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442413084720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442413084720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerialFCS -c SerialFCS " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerialFCS -c SerialFCS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442413084720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1442413085160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fcs_check_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fcs_check_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fcs_check_serial-fcs_check_serial_arch " "Found design unit 1: fcs_check_serial-fcs_check_serial_arch" {  } { { "fcs_check_serial.vhd" "" { Text "C:/FPGA_projects/SerialFCS/fcs_check_serial.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442413101009 ""} { "Info" "ISGN_ENTITY_NAME" "1 fcs_check_serial " "Found entity 1: fcs_check_serial" {  } { { "fcs_check_serial.vhd" "" { Text "C:/FPGA_projects/SerialFCS/fcs_check_serial.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442413101009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442413101009 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fcs_check_serial_tb.vhd 2 1 " "Using design file fcs_check_serial_tb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fcs_check_serial_tb-fcs_check_serial_tb_arch " "Found design unit 1: fcs_check_serial_tb-fcs_check_serial_tb_arch" {  } { { "fcs_check_serial_tb.vhd" "" { Text "C:/FPGA_projects/SerialFCS/fcs_check_serial_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442413101050 ""} { "Info" "ISGN_ENTITY_NAME" "1 fcs_check_serial_tb " "Found entity 1: fcs_check_serial_tb" {  } { { "fcs_check_serial_tb.vhd" "" { Text "C:/FPGA_projects/SerialFCS/fcs_check_serial_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442413101050 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1442413101050 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fcs_check_serial_tb " "Elaborating entity \"fcs_check_serial_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442413101051 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fcs_error fcs_check_serial_tb.vhd(24) " "Verilog HDL or VHDL warning at fcs_check_serial_tb.vhd(24): object \"fcs_error\" assigned a value but never read" {  } { { "fcs_check_serial_tb.vhd" "" { Text "C:/FPGA_projects/SerialFCS/fcs_check_serial_tb.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1442413101053 "|fcs_check_serial_tb"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "fcs_check_serial_tb.vhd(57) " "VHDL Wait Statement error at fcs_check_serial_tb.vhd(57): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "fcs_check_serial_tb.vhd" "" { Text "C:/FPGA_projects/SerialFCS/fcs_check_serial_tb.vhd" 57 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Quartus II" 0 -1 1442413101054 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1442413101054 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442413101223 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 16 16:18:21 2015 " "Processing ended: Wed Sep 16 16:18:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442413101223 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442413101223 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442413101223 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442413101223 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442413101869 ""}
