<stg><name>get_oracle_activatio</name>


<trans_list>

<trans id="421" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="2" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="23" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %v3_63_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v3_63_read)

]]></Node>
<StgValue><ssdm name="v3_63_read_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %v3_62_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_62_read)

]]></Node>
<StgValue><ssdm name="v3_62_read_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v3_61_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_61_read)

]]></Node>
<StgValue><ssdm name="v3_61_read_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v3_60_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_60_read)

]]></Node>
<StgValue><ssdm name="v3_60_read_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v3_59_read81 = call double @_ssdm_op_Read.ap_auto.double(double %v3_59_read)

]]></Node>
<StgValue><ssdm name="v3_59_read81"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %v3_58_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_58_read)

]]></Node>
<StgValue><ssdm name="v3_58_read_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %v3_57_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_57_read)

]]></Node>
<StgValue><ssdm name="v3_57_read_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %v3_56_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_56_read)

]]></Node>
<StgValue><ssdm name="v3_56_read_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v3_55_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v3_55_read)

]]></Node>
<StgValue><ssdm name="v3_55_read_4"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v3_54_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_54_read)

]]></Node>
<StgValue><ssdm name="v3_54_read_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v3_53_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_53_read)

]]></Node>
<StgValue><ssdm name="v3_53_read_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %v3_52_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_52_read)

]]></Node>
<StgValue><ssdm name="v3_52_read_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %v3_51_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_51_read)

]]></Node>
<StgValue><ssdm name="v3_51_read_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %v3_50_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_50_read)

]]></Node>
<StgValue><ssdm name="v3_50_read_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %v3_49_read71 = call double @_ssdm_op_Read.ap_auto.double(double %v3_49_read)

]]></Node>
<StgValue><ssdm name="v3_49_read71"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %v3_48_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_48_read)

]]></Node>
<StgValue><ssdm name="v3_48_read_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %v3_47_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v3_47_read)

]]></Node>
<StgValue><ssdm name="v3_47_read_4"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %v3_46_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_46_read)

]]></Node>
<StgValue><ssdm name="v3_46_read_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %v3_45_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_45_read)

]]></Node>
<StgValue><ssdm name="v3_45_read_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %v3_44_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_44_read)

]]></Node>
<StgValue><ssdm name="v3_44_read_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %v3_43_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_43_read)

]]></Node>
<StgValue><ssdm name="v3_43_read_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %v3_42_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_42_read)

]]></Node>
<StgValue><ssdm name="v3_42_read_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %v3_41_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_41_read)

]]></Node>
<StgValue><ssdm name="v3_41_read_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %v3_40_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_40_read)

]]></Node>
<StgValue><ssdm name="v3_40_read_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %v3_39_read61 = call double @_ssdm_op_Read.ap_auto.double(double %v3_39_read)

]]></Node>
<StgValue><ssdm name="v3_39_read61"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %v3_38_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_38_read)

]]></Node>
<StgValue><ssdm name="v3_38_read_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %v3_37_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_37_read)

]]></Node>
<StgValue><ssdm name="v3_37_read_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %v3_36_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_36_read)

]]></Node>
<StgValue><ssdm name="v3_36_read_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %v3_35_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_35_read)

]]></Node>
<StgValue><ssdm name="v3_35_read_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29  %v3_34_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_34_read)

]]></Node>
<StgValue><ssdm name="v3_34_read_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30  %v3_33_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_33_read)

]]></Node>
<StgValue><ssdm name="v3_33_read_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:31  %v3_32_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_32_read)

]]></Node>
<StgValue><ssdm name="v3_32_read_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32  %v3_31_read53 = call double @_ssdm_op_Read.ap_auto.double(double %v3_31_read)

]]></Node>
<StgValue><ssdm name="v3_31_read53"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:33  %v3_30_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_30_read)

]]></Node>
<StgValue><ssdm name="v3_30_read_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %v3_29_read51 = call double @_ssdm_op_Read.ap_auto.double(double %v3_29_read)

]]></Node>
<StgValue><ssdm name="v3_29_read51"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %v3_28_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_28_read)

]]></Node>
<StgValue><ssdm name="v3_28_read_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %v3_27_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_27_read)

]]></Node>
<StgValue><ssdm name="v3_27_read_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %v3_26_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_26_read)

]]></Node>
<StgValue><ssdm name="v3_26_read_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %v3_25_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_25_read)

]]></Node>
<StgValue><ssdm name="v3_25_read_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39  %v3_24_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_24_read)

]]></Node>
<StgValue><ssdm name="v3_24_read_2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %v3_23_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v3_23_read)

]]></Node>
<StgValue><ssdm name="v3_23_read_3"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %v3_22_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_22_read)

]]></Node>
<StgValue><ssdm name="v3_22_read_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42  %v3_21_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_21_read)

]]></Node>
<StgValue><ssdm name="v3_21_read_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:43  %v3_20_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_20_read)

]]></Node>
<StgValue><ssdm name="v3_20_read_2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %v3_19_read41 = call double @_ssdm_op_Read.ap_auto.double(double %v3_19_read)

]]></Node>
<StgValue><ssdm name="v3_19_read41"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45  %v3_18_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_18_read)

]]></Node>
<StgValue><ssdm name="v3_18_read_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %v3_17_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_17_read)

]]></Node>
<StgValue><ssdm name="v3_17_read_2"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:47  %v3_16_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_16_read)

]]></Node>
<StgValue><ssdm name="v3_16_read_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48  %v3_15_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v3_15_read)

]]></Node>
<StgValue><ssdm name="v3_15_read_4"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49  %v3_14_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_14_read)

]]></Node>
<StgValue><ssdm name="v3_14_read_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:50  %v3_13_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_13_read)

]]></Node>
<StgValue><ssdm name="v3_13_read_2"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:51  %v3_12_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_12_read)

]]></Node>
<StgValue><ssdm name="v3_12_read_2"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:52  %v3_11_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_11_read)

]]></Node>
<StgValue><ssdm name="v3_11_read_2"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:53  %v3_10_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_10_read)

]]></Node>
<StgValue><ssdm name="v3_10_read_2"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:54  %v3_9_read31 = call double @_ssdm_op_Read.ap_auto.double(double %v3_9_read)

]]></Node>
<StgValue><ssdm name="v3_9_read31"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:55  %v3_8_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_8_read)

]]></Node>
<StgValue><ssdm name="v3_8_read_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:56  %v3_7_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v3_7_read)

]]></Node>
<StgValue><ssdm name="v3_7_read_4"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:57  %v3_6_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_6_read)

]]></Node>
<StgValue><ssdm name="v3_6_read_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:58  %v3_5_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_5_read)

]]></Node>
<StgValue><ssdm name="v3_5_read_2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:59  %v3_4_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_4_read)

]]></Node>
<StgValue><ssdm name="v3_4_read_2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:60  %v3_3_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_3_read)

]]></Node>
<StgValue><ssdm name="v3_3_read_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:61  %v3_2_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_2_read)

]]></Node>
<StgValue><ssdm name="v3_2_read_2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:62  %v3_1_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_1_read)

]]></Node>
<StgValue><ssdm name="v3_1_read_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:63  %v3_0_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v3_0_read)

]]></Node>
<StgValue><ssdm name="v3_0_read_2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:64  %v1_2_read21 = call double @_ssdm_op_Read.ap_auto.double(double %v1_2_read)

]]></Node>
<StgValue><ssdm name="v1_2_read21"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
:65  br label %1

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %v4_0 = phi i4 [ 0, %0 ], [ %v4, %hls_label_7_end ]

]]></Node>
<StgValue><ssdm name="v4_0"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln196 = icmp eq i4 %v4_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln196"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %v4 = add i4 %v4_0, 1

]]></Node>
<StgValue><ssdm name="v4"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln196, label %2, label %hls_label_7_begin

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="4">
<![CDATA[
hls_label_7_begin:2  %trunc_ln200 = trunc i4 %v4_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln200"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_7_begin:3  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln200, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="6">
<![CDATA[
hls_label_7_begin:4  %zext_ln200 = zext i6 %shl_ln to i9

]]></Node>
<StgValue><ssdm name="zext_ln200"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
hls_label_7_begin:7  %shl_ln9 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %trunc_ln200, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln9"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="8">
<![CDATA[
hls_label_7_begin:8  %zext_ln203_8 = zext i8 %shl_ln9 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_8"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_7_begin:9  %sub_ln203 = sub i9 %zext_ln203_8, %zext_ln200

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7_begin:10  %or_ln200 = or i6 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln200"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="6">
<![CDATA[
hls_label_7_begin:11  %zext_ln200_1 = zext i6 %or_ln200 to i9

]]></Node>
<StgValue><ssdm name="zext_ln200_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
hls_label_7_begin:14  %shl_ln203_1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %or_ln200, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln203_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="8">
<![CDATA[
hls_label_7_begin:15  %zext_ln203_9 = zext i8 %shl_ln203_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_9"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_7_begin:16  %sub_ln203_1 = sub i9 %zext_ln203_9, %zext_ln200_1

]]></Node>
<StgValue><ssdm name="sub_ln203_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="9">
<![CDATA[
hls_label_7_begin:17  %sext_ln200 = sext i9 %sub_ln203_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln200"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_7_begin:65  %or_ln203 = or i9 %sub_ln203, 2

]]></Node>
<StgValue><ssdm name="or_ln203"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="20" op_0_bw="9">
<![CDATA[
hls_label_7_begin:66  %zext_ln203_16 = zext i9 %or_ln203 to i20

]]></Node>
<StgValue><ssdm name="zext_ln203_16"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_7_begin:67  %mul_ln203 = mul i20 683, %zext_ln203_16

]]></Node>
<StgValue><ssdm name="mul_ln203"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="9" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7_begin:68  %udiv_ln = call i9 @_ssdm_op_PartSelect.i9.i20.i32.i32(i20 %mul_ln203, i32 11, i32 19)

]]></Node>
<StgValue><ssdm name="udiv_ln"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
hls_label_7_begin:74  switch i3 %trunc_ln200, label %branch1400 [
    i3 0, label %hls_label_7_end
    i3 1, label %branch1352
    i3 2, label %branch1360
    i3 3, label %branch1368
    i3 -4, label %branch1376
    i3 -3, label %branch1384
    i3 -2, label %branch1392
  ]

]]></Node>
<StgValue><ssdm name="switch_ln209"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="trunc_ln200" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch1392:0  br label %hls_label_7_end

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="trunc_ln200" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch1384:0  br label %hls_label_7_end

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="trunc_ln200" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
branch1376:0  br label %hls_label_7_end

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="trunc_ln200" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
branch1368:0  br label %hls_label_7_end

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="trunc_ln200" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch1360:0  br label %hls_label_7_end

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="trunc_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch1352:0  br label %hls_label_7_end

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="trunc_ln200" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
branch1400:0  br label %hls_label_7_end

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_7_end:3  %add_ln203 = add i10 %sext_ln200, 2

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="22" op_0_bw="10">
<![CDATA[
hls_label_7_end:4  %zext_ln203_17 = zext i10 %add_ln203 to i22

]]></Node>
<StgValue><ssdm name="zext_ln203_17"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7_end:5  %mul_ln203_1 = mul i22 %zext_ln203_17, 1366

]]></Node>
<StgValue><ssdm name="mul_ln203_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="10" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7_end:6  %udiv_ln203_1 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %mul_ln203_1, i32 12, i32 21)

]]></Node>
<StgValue><ssdm name="udiv_ln203_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_7_end:12  %icmp_ln209 = icmp eq i3 %trunc_ln200, 0

]]></Node>
<StgValue><ssdm name="icmp_ln209"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:13  %select_ln209 = select i1 %icmp_ln209, double %v3_1_read_2, double %v3_57_read_2

]]></Node>
<StgValue><ssdm name="select_ln209"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_7_end:14  %icmp_ln209_1 = icmp eq i3 %trunc_ln200, 1

]]></Node>
<StgValue><ssdm name="icmp_ln209_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:15  %select_ln209_1 = select i1 %icmp_ln209_1, double %v3_9_read31, double %select_ln209

]]></Node>
<StgValue><ssdm name="select_ln209_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_7_end:16  %icmp_ln209_2 = icmp eq i3 %trunc_ln200, 2

]]></Node>
<StgValue><ssdm name="icmp_ln209_2"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:17  %select_ln209_2 = select i1 %icmp_ln209_2, double %v3_17_read_2, double %select_ln209_1

]]></Node>
<StgValue><ssdm name="select_ln209_2"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_7_end:18  %icmp_ln209_3 = icmp eq i3 %trunc_ln200, 3

]]></Node>
<StgValue><ssdm name="icmp_ln209_3"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:19  %select_ln209_3 = select i1 %icmp_ln209_3, double %v3_25_read_2, double %select_ln209_2

]]></Node>
<StgValue><ssdm name="select_ln209_3"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_7_end:20  %icmp_ln209_4 = icmp eq i3 %trunc_ln200, -4

]]></Node>
<StgValue><ssdm name="icmp_ln209_4"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:21  %select_ln209_4 = select i1 %icmp_ln209_4, double %v3_33_read_2, double %select_ln209_3

]]></Node>
<StgValue><ssdm name="select_ln209_4"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_7_end:22  %icmp_ln209_5 = icmp eq i3 %trunc_ln200, -3

]]></Node>
<StgValue><ssdm name="icmp_ln209_5"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:23  %select_ln209_5 = select i1 %icmp_ln209_5, double %v3_41_read_2, double %select_ln209_4

]]></Node>
<StgValue><ssdm name="select_ln209_5"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_7_end:24  %icmp_ln209_6 = icmp eq i3 %trunc_ln200, -2

]]></Node>
<StgValue><ssdm name="icmp_ln209_6"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:25  %select_ln209_6 = select i1 %icmp_ln209_6, double %v3_49_read71, double %select_ln209_5

]]></Node>
<StgValue><ssdm name="select_ln209_6"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:37  %select_ln209_7 = select i1 %icmp_ln209, double %v3_2_read_2, double %v3_58_read_2

]]></Node>
<StgValue><ssdm name="select_ln209_7"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:38  %select_ln209_8 = select i1 %icmp_ln209_1, double %v3_10_read_2, double %select_ln209_7

]]></Node>
<StgValue><ssdm name="select_ln209_8"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:39  %select_ln209_9 = select i1 %icmp_ln209_2, double %v3_18_read_2, double %select_ln209_8

]]></Node>
<StgValue><ssdm name="select_ln209_9"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:40  %select_ln209_10 = select i1 %icmp_ln209_3, double %v3_26_read_2, double %select_ln209_9

]]></Node>
<StgValue><ssdm name="select_ln209_10"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:41  %select_ln209_11 = select i1 %icmp_ln209_4, double %v3_34_read_2, double %select_ln209_10

]]></Node>
<StgValue><ssdm name="select_ln209_11"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:42  %select_ln209_12 = select i1 %icmp_ln209_5, double %v3_42_read_2, double %select_ln209_11

]]></Node>
<StgValue><ssdm name="select_ln209_12"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:43  %select_ln209_13 = select i1 %icmp_ln209_6, double %v3_50_read_2, double %select_ln209_12

]]></Node>
<StgValue><ssdm name="select_ln209_13"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:55  %select_ln209_14 = select i1 %icmp_ln209, double %v3_3_read_2, double %v3_59_read81

]]></Node>
<StgValue><ssdm name="select_ln209_14"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:56  %select_ln209_15 = select i1 %icmp_ln209_1, double %v3_11_read_2, double %select_ln209_14

]]></Node>
<StgValue><ssdm name="select_ln209_15"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:57  %select_ln209_16 = select i1 %icmp_ln209_2, double %v3_19_read41, double %select_ln209_15

]]></Node>
<StgValue><ssdm name="select_ln209_16"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:58  %select_ln209_17 = select i1 %icmp_ln209_3, double %v3_27_read_2, double %select_ln209_16

]]></Node>
<StgValue><ssdm name="select_ln209_17"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:59  %select_ln209_18 = select i1 %icmp_ln209_4, double %v3_35_read_2, double %select_ln209_17

]]></Node>
<StgValue><ssdm name="select_ln209_18"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:60  %select_ln209_19 = select i1 %icmp_ln209_5, double %v3_43_read_2, double %select_ln209_18

]]></Node>
<StgValue><ssdm name="select_ln209_19"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:61  %select_ln209_20 = select i1 %icmp_ln209_6, double %v3_51_read_2, double %select_ln209_19

]]></Node>
<StgValue><ssdm name="select_ln209_20"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:73  %select_ln209_21 = select i1 %icmp_ln209, double %v3_4_read_2, double %v3_60_read_2

]]></Node>
<StgValue><ssdm name="select_ln209_21"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:74  %select_ln209_22 = select i1 %icmp_ln209_1, double %v3_12_read_2, double %select_ln209_21

]]></Node>
<StgValue><ssdm name="select_ln209_22"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:75  %select_ln209_23 = select i1 %icmp_ln209_2, double %v3_20_read_2, double %select_ln209_22

]]></Node>
<StgValue><ssdm name="select_ln209_23"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:76  %select_ln209_24 = select i1 %icmp_ln209_3, double %v3_28_read_2, double %select_ln209_23

]]></Node>
<StgValue><ssdm name="select_ln209_24"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:77  %select_ln209_25 = select i1 %icmp_ln209_4, double %v3_36_read_2, double %select_ln209_24

]]></Node>
<StgValue><ssdm name="select_ln209_25"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:78  %select_ln209_26 = select i1 %icmp_ln209_5, double %v3_44_read_2, double %select_ln209_25

]]></Node>
<StgValue><ssdm name="select_ln209_26"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:79  %select_ln209_27 = select i1 %icmp_ln209_6, double %v3_52_read_2, double %select_ln209_26

]]></Node>
<StgValue><ssdm name="select_ln209_27"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:91  %select_ln209_28 = select i1 %icmp_ln209, double %v3_5_read_2, double %v3_61_read_2

]]></Node>
<StgValue><ssdm name="select_ln209_28"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:92  %select_ln209_29 = select i1 %icmp_ln209_1, double %v3_13_read_2, double %select_ln209_28

]]></Node>
<StgValue><ssdm name="select_ln209_29"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:93  %select_ln209_30 = select i1 %icmp_ln209_2, double %v3_21_read_2, double %select_ln209_29

]]></Node>
<StgValue><ssdm name="select_ln209_30"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:94  %select_ln209_31 = select i1 %icmp_ln209_3, double %v3_29_read51, double %select_ln209_30

]]></Node>
<StgValue><ssdm name="select_ln209_31"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:95  %select_ln209_32 = select i1 %icmp_ln209_4, double %v3_37_read_2, double %select_ln209_31

]]></Node>
<StgValue><ssdm name="select_ln209_32"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:96  %select_ln209_33 = select i1 %icmp_ln209_5, double %v3_45_read_2, double %select_ln209_32

]]></Node>
<StgValue><ssdm name="select_ln209_33"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:97  %select_ln209_34 = select i1 %icmp_ln209_6, double %v3_53_read_2, double %select_ln209_33

]]></Node>
<StgValue><ssdm name="select_ln209_34"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:109  %select_ln209_35 = select i1 %icmp_ln209, double %v3_6_read_2, double %v3_62_read_2

]]></Node>
<StgValue><ssdm name="select_ln209_35"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:110  %select_ln209_36 = select i1 %icmp_ln209_1, double %v3_14_read_2, double %select_ln209_35

]]></Node>
<StgValue><ssdm name="select_ln209_36"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:111  %select_ln209_37 = select i1 %icmp_ln209_2, double %v3_22_read_2, double %select_ln209_36

]]></Node>
<StgValue><ssdm name="select_ln209_37"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:112  %select_ln209_38 = select i1 %icmp_ln209_3, double %v3_30_read_2, double %select_ln209_37

]]></Node>
<StgValue><ssdm name="select_ln209_38"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:113  %select_ln209_39 = select i1 %icmp_ln209_4, double %v3_38_read_2, double %select_ln209_38

]]></Node>
<StgValue><ssdm name="select_ln209_39"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:114  %select_ln209_40 = select i1 %icmp_ln209_5, double %v3_46_read_2, double %select_ln209_39

]]></Node>
<StgValue><ssdm name="select_ln209_40"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:115  %select_ln209_41 = select i1 %icmp_ln209_6, double %v3_54_read_2, double %select_ln209_40

]]></Node>
<StgValue><ssdm name="select_ln209_41"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:127  %select_ln209_42 = select i1 %icmp_ln209, double %v3_7_read_4, double %v3_63_read_4

]]></Node>
<StgValue><ssdm name="select_ln209_42"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:128  %select_ln209_43 = select i1 %icmp_ln209_1, double %v3_15_read_4, double %select_ln209_42

]]></Node>
<StgValue><ssdm name="select_ln209_43"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:129  %select_ln209_44 = select i1 %icmp_ln209_2, double %v3_23_read_3, double %select_ln209_43

]]></Node>
<StgValue><ssdm name="select_ln209_44"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:130  %select_ln209_45 = select i1 %icmp_ln209_3, double %v3_31_read53, double %select_ln209_44

]]></Node>
<StgValue><ssdm name="select_ln209_45"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:131  %select_ln209_46 = select i1 %icmp_ln209_4, double %v3_39_read61, double %select_ln209_45

]]></Node>
<StgValue><ssdm name="select_ln209_46"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:132  %select_ln209_47 = select i1 %icmp_ln209_5, double %v3_47_read_4, double %select_ln209_46

]]></Node>
<StgValue><ssdm name="select_ln209_47"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:133  %select_ln209_48 = select i1 %icmp_ln209_6, double %v3_55_read_4, double %select_ln209_47

]]></Node>
<StgValue><ssdm name="select_ln209_48"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7_begin:18  %or_ln200_1 = or i6 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln200_1"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="6">
<![CDATA[
hls_label_7_begin:19  %zext_ln200_2 = zext i6 %or_ln200_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln200_2"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
hls_label_7_begin:22  %shl_ln203_2 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %or_ln200_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln203_2"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="8">
<![CDATA[
hls_label_7_begin:23  %zext_ln203_10 = zext i8 %shl_ln203_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_10"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_7_begin:24  %sub_ln203_2 = sub i9 %zext_ln203_10, %zext_ln200_2

]]></Node>
<StgValue><ssdm name="sub_ln203_2"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="9">
<![CDATA[
hls_label_7_begin:25  %sext_ln200_1 = sext i9 %sub_ln203_2 to i10

]]></Node>
<StgValue><ssdm name="sext_ln200_1"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7_begin:26  %or_ln200_2 = or i6 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln200_2"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="6">
<![CDATA[
hls_label_7_begin:27  %zext_ln200_3 = zext i6 %or_ln200_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln200_3"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
hls_label_7_begin:30  %shl_ln203_3 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %or_ln200_2, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln203_3"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="8">
<![CDATA[
hls_label_7_begin:31  %zext_ln203_11 = zext i8 %shl_ln203_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_11"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_7_begin:32  %sub_ln203_3 = sub i9 %zext_ln203_11, %zext_ln200_3

]]></Node>
<StgValue><ssdm name="sub_ln203_3"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="9">
<![CDATA[
hls_label_7_begin:33  %sext_ln200_2 = sext i9 %sub_ln203_3 to i10

]]></Node>
<StgValue><ssdm name="sext_ln200_2"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="9">
<![CDATA[
hls_label_7_begin:69  %zext_ln203 = zext i9 %udiv_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_begin:70  %v0_2_addr = getelementptr [64 x double]* %v0_2, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="v0_2_addr"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_begin:71  %v0_2_load = load double* %v0_2_addr, align 8

]]></Node>
<StgValue><ssdm name="v0_2_load"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0">
<![CDATA[
hls_label_7_end:0  %phi_ln209 = phi double [ %v3_8_read_2, %branch1352 ], [ %v3_16_read_2, %branch1360 ], [ %v3_24_read_2, %branch1368 ], [ %v3_32_read_2, %branch1376 ], [ %v3_40_read_2, %branch1384 ], [ %v3_48_read_2, %branch1392 ], [ %v3_56_read_2, %branch1400 ], [ %v3_0_read_2, %hls_label_7_begin ]

]]></Node>
<StgValue><ssdm name="phi_ln209"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="10">
<![CDATA[
hls_label_7_end:7  %zext_ln203_1 = zext i10 %udiv_ln203_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:8  %v0_2_addr_32 = getelementptr [64 x double]* %v0_2, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="v0_2_addr_32"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_end:9  %v0_2_load_1 = load double* %v0_2_addr_32, align 8

]]></Node>
<StgValue><ssdm name="v0_2_load_1"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_7_end:28  %add_ln203_1 = add i10 %sext_ln200_1, 2

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="22" op_0_bw="10">
<![CDATA[
hls_label_7_end:29  %zext_ln203_18 = zext i10 %add_ln203_1 to i22

]]></Node>
<StgValue><ssdm name="zext_ln203_18"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7_end:30  %mul_ln203_2 = mul i22 %zext_ln203_18, 1366

]]></Node>
<StgValue><ssdm name="mul_ln203_2"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="10" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7_end:31  %udiv_ln203_2 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %mul_ln203_2, i32 12, i32 21)

]]></Node>
<StgValue><ssdm name="udiv_ln203_2"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_7_end:46  %add_ln203_2 = add i10 %sext_ln200_2, 2

]]></Node>
<StgValue><ssdm name="add_ln203_2"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="22" op_0_bw="10">
<![CDATA[
hls_label_7_end:47  %zext_ln203_19 = zext i10 %add_ln203_2 to i22

]]></Node>
<StgValue><ssdm name="zext_ln203_19"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7_end:48  %mul_ln203_3 = mul i22 %zext_ln203_19, 1366

]]></Node>
<StgValue><ssdm name="mul_ln203_3"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="10" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7_end:49  %udiv_ln203_3 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %mul_ln203_3, i32 12, i32 21)

]]></Node>
<StgValue><ssdm name="udiv_ln203_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7_begin:34  %or_ln200_3 = or i6 %shl_ln, 4

]]></Node>
<StgValue><ssdm name="or_ln200_3"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="6">
<![CDATA[
hls_label_7_begin:35  %zext_ln200_4 = zext i6 %or_ln200_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln200_4"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
hls_label_7_begin:38  %shl_ln203_4 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %or_ln200_3, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln203_4"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="8">
<![CDATA[
hls_label_7_begin:39  %zext_ln203_12 = zext i8 %shl_ln203_4 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_12"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_7_begin:40  %sub_ln203_4 = sub i9 %zext_ln203_12, %zext_ln200_4

]]></Node>
<StgValue><ssdm name="sub_ln203_4"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7_begin:41  %or_ln200_4 = or i6 %shl_ln, 5

]]></Node>
<StgValue><ssdm name="or_ln200_4"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="6">
<![CDATA[
hls_label_7_begin:42  %zext_ln200_5 = zext i6 %or_ln200_4 to i9

]]></Node>
<StgValue><ssdm name="zext_ln200_5"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
hls_label_7_begin:45  %shl_ln203_5 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %or_ln200_4, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln203_5"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="8">
<![CDATA[
hls_label_7_begin:46  %zext_ln203_13 = zext i8 %shl_ln203_5 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_13"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_7_begin:47  %sub_ln203_5 = sub i9 %zext_ln203_13, %zext_ln200_5

]]></Node>
<StgValue><ssdm name="sub_ln203_5"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="9">
<![CDATA[
hls_label_7_begin:48  %sext_ln200_3 = sext i9 %sub_ln203_5 to i10

]]></Node>
<StgValue><ssdm name="sext_ln200_3"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_begin:71  %v0_2_load = load double* %v0_2_addr, align 8

]]></Node>
<StgValue><ssdm name="v0_2_load"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_end:9  %v0_2_load_1 = load double* %v0_2_addr_32, align 8

]]></Node>
<StgValue><ssdm name="v0_2_load_1"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="10">
<![CDATA[
hls_label_7_end:32  %zext_ln203_2 = zext i10 %udiv_ln203_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:33  %v0_2_addr_33 = getelementptr [64 x double]* %v0_2, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="v0_2_addr_33"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_end:34  %v0_2_load_2 = load double* %v0_2_addr_33, align 8

]]></Node>
<StgValue><ssdm name="v0_2_load_2"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="10">
<![CDATA[
hls_label_7_end:50  %zext_ln203_3 = zext i10 %udiv_ln203_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:51  %v0_2_addr_34 = getelementptr [64 x double]* %v0_2, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="v0_2_addr_34"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_end:52  %v0_2_load_3 = load double* %v0_2_addr_34, align 8

]]></Node>
<StgValue><ssdm name="v0_2_load_3"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_7_end:64  %or_ln203_1 = or i9 %sub_ln203_4, 2

]]></Node>
<StgValue><ssdm name="or_ln203_1"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="20" op_0_bw="9">
<![CDATA[
hls_label_7_end:65  %zext_ln203_20 = zext i9 %or_ln203_1 to i20

]]></Node>
<StgValue><ssdm name="zext_ln203_20"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_7_end:66  %mul_ln203_4 = mul i20 %zext_ln203_20, 683

]]></Node>
<StgValue><ssdm name="mul_ln203_4"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="9" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7_end:67  %udiv_ln203_4 = call i9 @_ssdm_op_PartSelect.i9.i20.i32.i32(i20 %mul_ln203_4, i32 11, i32 19)

]]></Node>
<StgValue><ssdm name="udiv_ln203_4"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_7_end:82  %add_ln203_3 = add i10 %sext_ln200_3, 2

]]></Node>
<StgValue><ssdm name="add_ln203_3"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="22" op_0_bw="10">
<![CDATA[
hls_label_7_end:83  %zext_ln203_21 = zext i10 %add_ln203_3 to i22

]]></Node>
<StgValue><ssdm name="zext_ln203_21"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7_end:84  %mul_ln203_5 = mul i22 %zext_ln203_21, 1366

]]></Node>
<StgValue><ssdm name="mul_ln203_5"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="10" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7_end:85  %udiv_ln203_5 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %mul_ln203_5, i32 12, i32 21)

]]></Node>
<StgValue><ssdm name="udiv_ln203_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7_begin:49  %or_ln200_5 = or i6 %shl_ln, 6

]]></Node>
<StgValue><ssdm name="or_ln200_5"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="6">
<![CDATA[
hls_label_7_begin:50  %zext_ln200_6 = zext i6 %or_ln200_5 to i9

]]></Node>
<StgValue><ssdm name="zext_ln200_6"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
hls_label_7_begin:53  %shl_ln203_6 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %or_ln200_5, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln203_6"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="8">
<![CDATA[
hls_label_7_begin:54  %zext_ln203_14 = zext i8 %shl_ln203_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_14"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_7_begin:55  %sub_ln203_6 = sub i9 %zext_ln203_14, %zext_ln200_6

]]></Node>
<StgValue><ssdm name="sub_ln203_6"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="9">
<![CDATA[
hls_label_7_begin:56  %sext_ln200_4 = sext i9 %sub_ln203_6 to i10

]]></Node>
<StgValue><ssdm name="sext_ln200_4"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7_begin:57  %or_ln200_6 = or i6 %shl_ln, 7

]]></Node>
<StgValue><ssdm name="or_ln200_6"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="6">
<![CDATA[
hls_label_7_begin:58  %zext_ln200_7 = zext i6 %or_ln200_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln200_7"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
hls_label_7_begin:61  %shl_ln203_7 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %or_ln200_6, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln203_7"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="8">
<![CDATA[
hls_label_7_begin:62  %zext_ln203_15 = zext i8 %shl_ln203_7 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_15"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_7_begin:63  %sub_ln203_7 = sub i9 %zext_ln203_15, %zext_ln200_7

]]></Node>
<StgValue><ssdm name="sub_ln203_7"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="9">
<![CDATA[
hls_label_7_begin:64  %sext_ln203 = sext i9 %sub_ln203_7 to i10

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_begin:72  %v10_2 = fmul double %v0_2_load, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:10  %v10_2_1 = fmul double %v0_2_load_1, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_1"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_end:34  %v0_2_load_2 = load double* %v0_2_addr_33, align 8

]]></Node>
<StgValue><ssdm name="v0_2_load_2"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_end:52  %v0_2_load_3 = load double* %v0_2_addr_34, align 8

]]></Node>
<StgValue><ssdm name="v0_2_load_3"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="9">
<![CDATA[
hls_label_7_end:68  %zext_ln203_4 = zext i9 %udiv_ln203_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_4"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:69  %v0_2_addr_35 = getelementptr [64 x double]* %v0_2, i64 0, i64 %zext_ln203_4

]]></Node>
<StgValue><ssdm name="v0_2_addr_35"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_end:70  %v0_2_load_4 = load double* %v0_2_addr_35, align 8

]]></Node>
<StgValue><ssdm name="v0_2_load_4"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="10">
<![CDATA[
hls_label_7_end:86  %zext_ln203_5 = zext i10 %udiv_ln203_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_5"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:87  %v0_2_addr_36 = getelementptr [64 x double]* %v0_2, i64 0, i64 %zext_ln203_5

]]></Node>
<StgValue><ssdm name="v0_2_addr_36"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_end:88  %v0_2_load_5 = load double* %v0_2_addr_36, align 8

]]></Node>
<StgValue><ssdm name="v0_2_load_5"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_7_end:100  %add_ln203_4 = add i10 %sext_ln200_4, 2

]]></Node>
<StgValue><ssdm name="add_ln203_4"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="22" op_0_bw="10">
<![CDATA[
hls_label_7_end:101  %zext_ln203_22 = zext i10 %add_ln203_4 to i22

]]></Node>
<StgValue><ssdm name="zext_ln203_22"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7_end:102  %mul_ln203_6 = mul i22 %zext_ln203_22, 1366

]]></Node>
<StgValue><ssdm name="mul_ln203_6"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="10" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7_end:103  %udiv_ln203_6 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %mul_ln203_6, i32 12, i32 21)

]]></Node>
<StgValue><ssdm name="udiv_ln203_6"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_7_end:118  %add_ln203_5 = add i10 %sext_ln203, 2

]]></Node>
<StgValue><ssdm name="add_ln203_5"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="22" op_0_bw="10">
<![CDATA[
hls_label_7_end:119  %zext_ln203_23 = zext i10 %add_ln203_5 to i22

]]></Node>
<StgValue><ssdm name="zext_ln203_23"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7_end:120  %mul_ln203_7 = mul i22 %zext_ln203_23, 1366

]]></Node>
<StgValue><ssdm name="mul_ln203_7"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="10" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7_end:121  %udiv_ln203_7 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %mul_ln203_7, i32 12, i32 21)

]]></Node>
<StgValue><ssdm name="udiv_ln203_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="264" st_id="6" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_begin:72  %v10_2 = fmul double %v0_2_load, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:10  %v10_2_1 = fmul double %v0_2_load_1, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_1"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:35  %v10_2_2 = fmul double %v0_2_load_2, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_2"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:53  %v10_2_3 = fmul double %v0_2_load_3, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_3"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_end:70  %v0_2_load_4 = load double* %v0_2_addr_35, align 8

]]></Node>
<StgValue><ssdm name="v0_2_load_4"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_end:88  %v0_2_load_5 = load double* %v0_2_addr_36, align 8

]]></Node>
<StgValue><ssdm name="v0_2_load_5"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="10">
<![CDATA[
hls_label_7_end:104  %zext_ln203_6 = zext i10 %udiv_ln203_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_6"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:105  %v0_2_addr_37 = getelementptr [64 x double]* %v0_2, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="v0_2_addr_37"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_end:106  %v0_2_load_6 = load double* %v0_2_addr_37, align 8

]]></Node>
<StgValue><ssdm name="v0_2_load_6"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="10">
<![CDATA[
hls_label_7_end:122  %zext_ln203_7 = zext i10 %udiv_ln203_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_7"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_end:123  %v0_2_addr_38 = getelementptr [64 x double]* %v0_2, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="v0_2_addr_38"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_end:124  %v0_2_load_7 = load double* %v0_2_addr_38, align 8

]]></Node>
<StgValue><ssdm name="v0_2_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="276" st_id="7" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_begin:72  %v10_2 = fmul double %v0_2_load, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:10  %v10_2_1 = fmul double %v0_2_load_1, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_1"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:35  %v10_2_2 = fmul double %v0_2_load_2, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_2"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:53  %v10_2_3 = fmul double %v0_2_load_3, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_3"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:71  %v10_2_4 = fmul double %v0_2_load_4, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_4"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:89  %v10_2_5 = fmul double %v0_2_load_5, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_5"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_end:106  %v0_2_load_6 = load double* %v0_2_addr_37, align 8

]]></Node>
<StgValue><ssdm name="v0_2_load_6"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_end:124  %v0_2_load_7 = load double* %v0_2_addr_38, align 8

]]></Node>
<StgValue><ssdm name="v0_2_load_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="284" st_id="8" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_begin:72  %v10_2 = fmul double %v0_2_load, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:10  %v10_2_1 = fmul double %v0_2_load_1, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_1"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:35  %v10_2_2 = fmul double %v0_2_load_2, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_2"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:53  %v10_2_3 = fmul double %v0_2_load_3, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_3"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:71  %v10_2_4 = fmul double %v0_2_load_4, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_4"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:89  %v10_2_5 = fmul double %v0_2_load_5, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_5"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:107  %v10_2_6 = fmul double %v0_2_load_6, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_6"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:125  %v10_2_7 = fmul double %v0_2_load_7, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="292" st_id="9" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_begin:72  %v10_2 = fmul double %v0_2_load, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:10  %v10_2_1 = fmul double %v0_2_load_1, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_1"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:35  %v10_2_2 = fmul double %v0_2_load_2, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_2"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:53  %v10_2_3 = fmul double %v0_2_load_3, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_3"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:71  %v10_2_4 = fmul double %v0_2_load_4, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_4"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:89  %v10_2_5 = fmul double %v0_2_load_5, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_5"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:107  %v10_2_6 = fmul double %v0_2_load_6, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_6"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:125  %v10_2_7 = fmul double %v0_2_load_7, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="300" st_id="10" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_begin:73  %v12_2 = fadd double %v10_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:11  %v12_2_1 = fadd double %v10_2_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_1"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:35  %v10_2_2 = fmul double %v0_2_load_2, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_2"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:53  %v10_2_3 = fmul double %v0_2_load_3, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_3"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:71  %v10_2_4 = fmul double %v0_2_load_4, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_4"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:89  %v10_2_5 = fmul double %v0_2_load_5, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_5"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:107  %v10_2_6 = fmul double %v0_2_load_6, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_6"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:125  %v10_2_7 = fmul double %v0_2_load_7, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="308" st_id="11" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_begin:73  %v12_2 = fadd double %v10_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:11  %v12_2_1 = fadd double %v10_2_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_1"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:36  %v12_2_2 = fadd double %v10_2_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_2"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:54  %v12_2_3 = fadd double %v10_2_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_3"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:71  %v10_2_4 = fmul double %v0_2_load_4, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_4"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:89  %v10_2_5 = fmul double %v0_2_load_5, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_5"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:107  %v10_2_6 = fmul double %v0_2_load_6, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_6"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:125  %v10_2_7 = fmul double %v0_2_load_7, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="316" st_id="12" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_begin:73  %v12_2 = fadd double %v10_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:11  %v12_2_1 = fadd double %v10_2_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_1"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:36  %v12_2_2 = fadd double %v10_2_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_2"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:54  %v12_2_3 = fadd double %v10_2_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_3"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:72  %v12_2_4 = fadd double %v10_2_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_4"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:90  %v12_2_5 = fadd double %v10_2_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_5"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:107  %v10_2_6 = fmul double %v0_2_load_6, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_6"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:125  %v10_2_7 = fmul double %v0_2_load_7, %v1_2_read21

]]></Node>
<StgValue><ssdm name="v10_2_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="324" st_id="13" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_begin:73  %v12_2 = fadd double %v10_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:11  %v12_2_1 = fadd double %v10_2_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_1"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:36  %v12_2_2 = fadd double %v10_2_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_2"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:54  %v12_2_3 = fadd double %v10_2_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_3"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:72  %v12_2_4 = fadd double %v10_2_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_4"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:90  %v12_2_5 = fadd double %v10_2_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_5"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:108  %v12_2_6 = fadd double %v10_2_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_6"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:126  %v12_2_7 = fadd double %v10_2_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="332" st_id="14" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_begin:73  %v12_2 = fadd double %v10_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:11  %v12_2_1 = fadd double %v10_2_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_1"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:36  %v12_2_2 = fadd double %v10_2_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_2"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:54  %v12_2_3 = fadd double %v10_2_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_3"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:72  %v12_2_4 = fadd double %v10_2_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_4"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:90  %v12_2_5 = fadd double %v10_2_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_5"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:108  %v12_2_6 = fadd double %v10_2_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_6"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:126  %v12_2_7 = fadd double %v10_2_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="340" st_id="15" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:1  %v15_2 = fmul double %v12_2, %phi_ln209

]]></Node>
<StgValue><ssdm name="v15_2"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:26  %v15_2_1 = fmul double %v12_2_1, %select_ln209_6

]]></Node>
<StgValue><ssdm name="v15_2_1"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:36  %v12_2_2 = fadd double %v10_2_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_2"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:54  %v12_2_3 = fadd double %v10_2_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_3"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:72  %v12_2_4 = fadd double %v10_2_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_4"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:90  %v12_2_5 = fadd double %v10_2_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_5"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:108  %v12_2_6 = fadd double %v10_2_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_6"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:126  %v12_2_7 = fadd double %v10_2_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="348" st_id="16" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:1  %v15_2 = fmul double %v12_2, %phi_ln209

]]></Node>
<StgValue><ssdm name="v15_2"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:26  %v15_2_1 = fmul double %v12_2_1, %select_ln209_6

]]></Node>
<StgValue><ssdm name="v15_2_1"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:44  %v15_2_2 = fmul double %v12_2_2, %select_ln209_13

]]></Node>
<StgValue><ssdm name="v15_2_2"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:62  %v15_2_3 = fmul double %v12_2_3, %select_ln209_20

]]></Node>
<StgValue><ssdm name="v15_2_3"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:72  %v12_2_4 = fadd double %v10_2_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_4"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:90  %v12_2_5 = fadd double %v10_2_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_5"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:108  %v12_2_6 = fadd double %v10_2_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_6"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:126  %v12_2_7 = fadd double %v10_2_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="356" st_id="17" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:1  %v15_2 = fmul double %v12_2, %phi_ln209

]]></Node>
<StgValue><ssdm name="v15_2"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:26  %v15_2_1 = fmul double %v12_2_1, %select_ln209_6

]]></Node>
<StgValue><ssdm name="v15_2_1"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:44  %v15_2_2 = fmul double %v12_2_2, %select_ln209_13

]]></Node>
<StgValue><ssdm name="v15_2_2"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:62  %v15_2_3 = fmul double %v12_2_3, %select_ln209_20

]]></Node>
<StgValue><ssdm name="v15_2_3"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:80  %v15_2_4 = fmul double %v12_2_4, %select_ln209_27

]]></Node>
<StgValue><ssdm name="v15_2_4"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:98  %v15_2_5 = fmul double %v12_2_5, %select_ln209_34

]]></Node>
<StgValue><ssdm name="v15_2_5"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:108  %v12_2_6 = fadd double %v10_2_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_6"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:126  %v12_2_7 = fadd double %v10_2_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v12_2_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="364" st_id="18" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:1  %v15_2 = fmul double %v12_2, %phi_ln209

]]></Node>
<StgValue><ssdm name="v15_2"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:26  %v15_2_1 = fmul double %v12_2_1, %select_ln209_6

]]></Node>
<StgValue><ssdm name="v15_2_1"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:44  %v15_2_2 = fmul double %v12_2_2, %select_ln209_13

]]></Node>
<StgValue><ssdm name="v15_2_2"/></StgValue>
</operation>

<operation id="367" st_id="18" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:62  %v15_2_3 = fmul double %v12_2_3, %select_ln209_20

]]></Node>
<StgValue><ssdm name="v15_2_3"/></StgValue>
</operation>

<operation id="368" st_id="18" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:80  %v15_2_4 = fmul double %v12_2_4, %select_ln209_27

]]></Node>
<StgValue><ssdm name="v15_2_4"/></StgValue>
</operation>

<operation id="369" st_id="18" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:98  %v15_2_5 = fmul double %v12_2_5, %select_ln209_34

]]></Node>
<StgValue><ssdm name="v15_2_5"/></StgValue>
</operation>

<operation id="370" st_id="18" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:116  %v15_2_6 = fmul double %v12_2_6, %select_ln209_41

]]></Node>
<StgValue><ssdm name="v15_2_6"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:134  %v15_2_7 = fmul double %v12_2_7, %select_ln209_48

]]></Node>
<StgValue><ssdm name="v15_2_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="372" st_id="19" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:1  %v15_2 = fmul double %v12_2, %phi_ln209

]]></Node>
<StgValue><ssdm name="v15_2"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:26  %v15_2_1 = fmul double %v12_2_1, %select_ln209_6

]]></Node>
<StgValue><ssdm name="v15_2_1"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:44  %v15_2_2 = fmul double %v12_2_2, %select_ln209_13

]]></Node>
<StgValue><ssdm name="v15_2_2"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:62  %v15_2_3 = fmul double %v12_2_3, %select_ln209_20

]]></Node>
<StgValue><ssdm name="v15_2_3"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:80  %v15_2_4 = fmul double %v12_2_4, %select_ln209_27

]]></Node>
<StgValue><ssdm name="v15_2_4"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:98  %v15_2_5 = fmul double %v12_2_5, %select_ln209_34

]]></Node>
<StgValue><ssdm name="v15_2_5"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:116  %v15_2_6 = fmul double %v12_2_6, %select_ln209_41

]]></Node>
<StgValue><ssdm name="v15_2_6"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:134  %v15_2_7 = fmul double %v12_2_7, %select_ln209_48

]]></Node>
<StgValue><ssdm name="v15_2_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="380" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_begin:5  %zext_ln201 = zext i6 %shl_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln201"/></StgValue>
</operation>

<operation id="381" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_begin:6  %v2_addr = getelementptr [64 x double]* %v2, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="v2_addr"/></StgValue>
</operation>

<operation id="382" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_begin:12  %zext_ln201_1 = zext i6 %or_ln200 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201_1"/></StgValue>
</operation>

<operation id="383" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_begin:13  %v2_addr_1 = getelementptr [64 x double]* %v2, i64 0, i64 %zext_ln201_1

]]></Node>
<StgValue><ssdm name="v2_addr_1"/></StgValue>
</operation>

<operation id="384" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
hls_label_7_end:2  store double %v15_2, double* %v2_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="385" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
hls_label_7_end:27  store double %v15_2_1, double* %v2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="386" st_id="20" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:44  %v15_2_2 = fmul double %v12_2_2, %select_ln209_13

]]></Node>
<StgValue><ssdm name="v15_2_2"/></StgValue>
</operation>

<operation id="387" st_id="20" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:62  %v15_2_3 = fmul double %v12_2_3, %select_ln209_20

]]></Node>
<StgValue><ssdm name="v15_2_3"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:80  %v15_2_4 = fmul double %v12_2_4, %select_ln209_27

]]></Node>
<StgValue><ssdm name="v15_2_4"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:98  %v15_2_5 = fmul double %v12_2_5, %select_ln209_34

]]></Node>
<StgValue><ssdm name="v15_2_5"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:116  %v15_2_6 = fmul double %v12_2_6, %select_ln209_41

]]></Node>
<StgValue><ssdm name="v15_2_6"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:134  %v15_2_7 = fmul double %v12_2_7, %select_ln209_48

]]></Node>
<StgValue><ssdm name="v15_2_7"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="392" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_begin:20  %zext_ln201_2 = zext i6 %or_ln200_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201_2"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_begin:21  %v2_addr_2 = getelementptr [64 x double]* %v2, i64 0, i64 %zext_ln201_2

]]></Node>
<StgValue><ssdm name="v2_addr_2"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_begin:28  %zext_ln201_3 = zext i6 %or_ln200_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201_3"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_begin:29  %v2_addr_3 = getelementptr [64 x double]* %v2, i64 0, i64 %zext_ln201_3

]]></Node>
<StgValue><ssdm name="v2_addr_3"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
hls_label_7_end:45  store double %v15_2_2, double* %v2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
hls_label_7_end:63  store double %v15_2_3, double* %v2_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:80  %v15_2_4 = fmul double %v12_2_4, %select_ln209_27

]]></Node>
<StgValue><ssdm name="v15_2_4"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:98  %v15_2_5 = fmul double %v12_2_5, %select_ln209_34

]]></Node>
<StgValue><ssdm name="v15_2_5"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:116  %v15_2_6 = fmul double %v12_2_6, %select_ln209_41

]]></Node>
<StgValue><ssdm name="v15_2_6"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:134  %v15_2_7 = fmul double %v12_2_7, %select_ln209_48

]]></Node>
<StgValue><ssdm name="v15_2_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="402" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_7_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="403" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_7_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln197"/></StgValue>
</operation>

<operation id="404" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_begin:36  %zext_ln201_4 = zext i6 %or_ln200_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201_4"/></StgValue>
</operation>

<operation id="405" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_begin:37  %v2_addr_4 = getelementptr [64 x double]* %v2, i64 0, i64 %zext_ln201_4

]]></Node>
<StgValue><ssdm name="v2_addr_4"/></StgValue>
</operation>

<operation id="406" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_begin:43  %zext_ln201_5 = zext i6 %or_ln200_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201_5"/></StgValue>
</operation>

<operation id="407" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_begin:44  %v2_addr_5 = getelementptr [64 x double]* %v2, i64 0, i64 %zext_ln201_5

]]></Node>
<StgValue><ssdm name="v2_addr_5"/></StgValue>
</operation>

<operation id="408" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_begin:51  %zext_ln201_6 = zext i6 %or_ln200_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201_6"/></StgValue>
</operation>

<operation id="409" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_begin:52  %v2_addr_6 = getelementptr [64 x double]* %v2, i64 0, i64 %zext_ln201_6

]]></Node>
<StgValue><ssdm name="v2_addr_6"/></StgValue>
</operation>

<operation id="410" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="6">
<![CDATA[
hls_label_7_begin:59  %zext_ln201_7 = zext i6 %or_ln200_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201_7"/></StgValue>
</operation>

<operation id="411" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_begin:60  %v2_addr_7 = getelementptr [64 x double]* %v2, i64 0, i64 %zext_ln201_7

]]></Node>
<StgValue><ssdm name="v2_addr_7"/></StgValue>
</operation>

<operation id="412" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
hls_label_7_end:81  store double %v15_2_4, double* %v2_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="413" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
hls_label_7_end:99  store double %v15_2_5, double* %v2_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:116  %v15_2_6 = fmul double %v12_2_6, %select_ln209_41

]]></Node>
<StgValue><ssdm name="v15_2_6"/></StgValue>
</operation>

<operation id="415" st_id="22" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_7_end:134  %v15_2_7 = fmul double %v12_2_7, %select_ln209_48

]]></Node>
<StgValue><ssdm name="v15_2_7"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="416" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
hls_label_7_end:117  store double %v15_2_6, double* %v2_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="417" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
hls_label_7_end:135  store double %v15_2_7, double* %v2_addr_7, align 8

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="418" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_7_end:136  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="419" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
hls_label_7_end:137  br label %1

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="420" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln215"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
