# compile vhdl design source files
vhdl xil_defaultlib  "../../../synch_ckt.srcs/sources_1/new/synch_ckt.vhd"
vhdl xil_defaultlib  "../../../synch_ckt.srcs/sources_1/new/synch_ckt_test.vhd"

# Do not sort compile order
nosort
