# 4-tap-16-bit-unsigned-averaging-FIR-filter
SV files in Verilog folder	
Read comparison report 
