#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Sep 10 13:28:25 2020
# Process ID: 16736
# Current directory: E:/Academic/HDL/HDL_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18168 E:\Academic\HDL\HDL_Project\HDL_Averaging_Filter.xpr
# Log file: E:/Academic/HDL/HDL_Project/vivado.log
# Journal file: E:/Academic/HDL/HDL_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Load_Init_File {false} CONFIG.Coe_File {no_coe_file_loaded} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips input_output_ram]
generate_target all [get_files  E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.srcs/sources_1/ip/input_output_ram/input_output_ram.xci]
export_ip_user_files -of_objects [get_files E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.srcs/sources_1/ip/input_output_ram/input_output_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.srcs/sources_1/ip/input_output_ram/input_output_ram.xci] -directory E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.ip_user_files/sim_scripts -ip_user_files_dir E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.ip_user_files -ipstatic_source_dir E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.cache/compile_simlib/modelsim} {questa=E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.cache/compile_simlib/questa} {riviera=E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.cache/compile_simlib/riviera} {activehdl=E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Load_Init_File {false} CONFIG.Coe_File {no_coe_file_loaded} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips padded_image_ram]
generate_target all [get_files  E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.srcs/sources_1/ip/padded_image_ram/padded_image_ram.xci]
export_ip_user_files -of_objects [get_files E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.srcs/sources_1/ip/padded_image_ram/padded_image_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.srcs/sources_1/ip/padded_image_ram/padded_image_ram.xci] -directory E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.ip_user_files/sim_scripts -ip_user_files_dir E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.ip_user_files -ipstatic_source_dir E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.cache/compile_simlib/modelsim} {questa=E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.cache/compile_simlib/questa} {riviera=E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.cache/compile_simlib/riviera} {activehdl=E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -fileset constrs_1 -norecurse E:/Academic/HDL/HDL_Averaging_Filter_BoardTested.xpr/HDL_Averaging_Filter/HDL_Averaging_Filter.srcs/constrs_1/new/Basys3.xdc
import_files -fileset constrs_1 E:/Academic/HDL/HDL_Averaging_Filter_BoardTested.xpr/HDL_Averaging_Filter/HDL_Averaging_Filter.srcs/constrs_1/new/Basys3.xdc
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top control_unit_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source control_unit_test.tcl
close_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
close_project
