#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: C:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: JobsCai
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat Nov  9 13:09:33 2024
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_50H.I_GTP_CLKDIV/CLKDIVOUT
Executing : get_pins u_DDR3_50H.I_GTP_CLKDIV/CLKDIVOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ddrphy_clkin -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_CLKDIV/CLKDIVOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8
Executing : create_generated_clock -name ddrphy_clkin -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_CLKDIV/CLKDIVOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_50H.I_GTP_IOCLKBUF_0/CLKOUT
Executing : get_pins u_DDR3_50H.I_GTP_IOCLKBUF_0/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk0 -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_IOCLKBUF_0/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk0 -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_IOCLKBUF_0/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_50H.I_GTP_IOCLKBUF_1/CLKOUT
Executing : get_pins u_DDR3_50H.I_GTP_IOCLKBUF_1/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk1 -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_IOCLKBUF_1/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk1 -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_IOCLKBUF_1/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_50H.I_GTP_IOCLKBUF_2/CLKOUT
Executing : get_pins u_DDR3_50H.I_GTP_IOCLKBUF_2/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk2 -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_IOCLKBUF_2/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk2 -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_IOCLKBUF_2/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_50H.u_clkbufg_gate/CLKOUT
Executing : get_pins u_DDR3_50H.u_clkbufg_gate/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk_gate_clk -source [get_ports sys_clk] [get_pins u_DDR3_50H.u_clkbufg_gate/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8
Executing : create_generated_clock -name ioclk_gate_clk -source [get_ports sys_clk] [get_pins u_DDR3_50H.u_clkbufg_gate/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8 successfully.
Executing : get_clocks ddrphy_clkin
Executing : get_clocks ddrphy_clkin successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks ddrphy_clkin] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks ddrphy_clkin] -setup -hold successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks sys_clk]
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks sys_clk] successfully.
Executing : get_clocks ioclk0
Executing : get_clocks ioclk0 successfully.
Executing : set_clock_groups -name ioclk0 -asynchronous -group [get_clocks ioclk0]
Executing : set_clock_groups -name ioclk0 -asynchronous -group [get_clocks ioclk0] successfully.
Executing : get_clocks ioclk1
Executing : get_clocks ioclk1 successfully.
Executing : set_clock_groups -name ioclk1 -asynchronous -group [get_clocks ioclk1]
Executing : set_clock_groups -name ioclk1 -asynchronous -group [get_clocks ioclk1] successfully.
Executing : get_clocks ioclk2
Executing : get_clocks ioclk2 successfully.
Executing : set_clock_groups -name ioclk2 -asynchronous -group [get_clocks ioclk2]
Executing : set_clock_groups -name ioclk2 -asynchronous -group [get_clocks ioclk2] successfully.
Executing : get_clocks ioclk_gate_clk
Executing : get_clocks ioclk_gate_clk successfully.
Executing : set_clock_groups -name ioclk_gate_clk -asynchronous -group [get_clocks ioclk_gate_clk]
Executing : set_clock_groups -name ioclk_gate_clk -asynchronous -group [get_clocks ioclk_gate_clk] successfully.
Executing : get_ports cmos1_pclk
Executing : get_ports cmos1_pclk successfully.
Executing : create_clock -name cmos1_pclk [get_ports cmos1_pclk] -period 11.900 -waveform {0.000 5.950}
Executing : create_clock -name cmos1_pclk [get_ports cmos1_pclk] -period 11.900 -waveform {0.000 5.950} successfully.
Executing : get_ports cmos2_pclk
Executing : get_ports cmos2_pclk successfully.
Executing : create_clock -name cmos2_pclk [get_ports cmos2_pclk] -period 11.900 -waveform {0.000 5.950}
Executing : create_clock -name cmos2_pclk [get_ports cmos2_pclk] -period 11.900 -waveform {0.000 5.950} successfully.
Executing : get_ports cmos1_pclk
Executing : get_ports cmos1_pclk successfully.
Executing : get_pins cmos1_8_16bit/pixel_clk
Executing : get_pins cmos1_8_16bit/pixel_clk successfully.
Executing : get_clocks cmos1_pclk
Executing : get_clocks cmos1_pclk successfully.
Executing : create_generated_clock -name cmos1_pclk_16bit -source [get_ports cmos1_pclk] [get_pins cmos1_8_16bit/pixel_clk] -master_clock [get_clocks cmos1_pclk] -multiply_by 1 -divide_by 2
Executing : create_generated_clock -name cmos1_pclk_16bit -source [get_ports cmos1_pclk] [get_pins cmos1_8_16bit/pixel_clk] -master_clock [get_clocks cmos1_pclk] -multiply_by 1 -divide_by 2 successfully.
Executing : get_ports cmos2_pclk
Executing : get_ports cmos2_pclk successfully.
Executing : get_pins cmos2_8_16bit/pixel_clk
Executing : get_pins cmos2_8_16bit/pixel_clk successfully.
Executing : get_clocks cmos2_pclk
Executing : get_clocks cmos2_pclk successfully.
Executing : create_generated_clock -name cmos2_pclk_16bit -source [get_ports cmos2_pclk] [get_pins cmos2_8_16bit/pixel_clk] -master_clock [get_clocks cmos2_pclk] -multiply_by 1 -divide_by 2
Executing : create_generated_clock -name cmos2_pclk_16bit -source [get_ports cmos2_pclk] [get_pins cmos2_8_16bit/pixel_clk] -master_clock [get_clocks cmos2_pclk] -multiply_by 1 -divide_by 2 successfully.
Executing : get_clocks cmos1_pclk_16bit
Executing : get_clocks cmos1_pclk_16bit successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks cmos1_pclk_16bit] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks cmos1_pclk_16bit] -setup -hold successfully.
Executing : get_clocks cmos2_pclk_16bit
Executing : get_clocks cmos2_pclk_16bit successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks cmos2_pclk_16bit] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks cmos2_pclk_16bit] -setup -hold successfully.
Executing : get_clocks cmos1_pclk
Executing : get_clocks cmos1_pclk successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks cmos1_pclk] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks cmos1_pclk] -setup -hold successfully.
Executing : get_clocks cmos2_pclk
Executing : get_clocks cmos2_pclk successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks cmos2_pclk] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks cmos2_pclk] -setup -hold successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_nets u_pll.clkout0
Executing : get_nets u_pll.clkout0 successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name pix_clk -source [get_ports sys_clk] [get_nets u_pll.clkout0] -master_clock [get_clocks sys_clk] -multiply_by 27 -divide_by 20
Executing : create_generated_clock -name pix_clk -source [get_ports sys_clk] [get_nets u_pll.clkout0] -master_clock [get_clocks sys_clk] -multiply_by 27 -divide_by 20 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_nets u_pll.clkout1
Executing : get_nets u_pll.clkout1 successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name cfg_clk -source [get_ports sys_clk] [get_nets u_pll.clkout1] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 5
Executing : create_generated_clock -name cfg_clk -source [get_ports sys_clk] [get_nets u_pll.clkout1] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 5 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_nets u_pll.clkout3
Executing : get_nets u_pll.clkout3 successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name clk_25M -source [get_ports sys_clk] [get_nets u_pll.clkout3] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 2
Executing : create_generated_clock -name clk_25M -source [get_ports sys_clk] [get_nets u_pll.clkout3] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 2 successfully.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1073)] PAP_IO_DIRECTION is already defined in p:b_in[5], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1074)] PAP_IO_LOC is already defined in p:b_in[5], new value AB16 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1075)] PAP_IO_VCCIO is already defined in p:b_in[5], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1076)] PAP_IO_STANDARD is already defined in p:b_in[5], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1077)] PAP_IO_NONE is already defined in p:b_in[5], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1083)] PAP_IO_DIRECTION is already defined in p:b_in[3], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1084)] PAP_IO_LOC is already defined in p:b_in[3], new value W15 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1085)] PAP_IO_VCCIO is already defined in p:b_in[3], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1086)] PAP_IO_STANDARD is already defined in p:b_in[3], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1087)] PAP_IO_NONE is already defined in p:b_in[3], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1098)] PAP_IO_DIRECTION is already defined in p:b_in[0], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1099)] PAP_IO_LOC is already defined in p:b_in[0], new value U14 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1100)] PAP_IO_VCCIO is already defined in p:b_in[0], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1101)] PAP_IO_STANDARD is already defined in p:b_in[0], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1102)] PAP_IO_NONE is already defined in p:b_in[0], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1103)] PAP_IO_DIRECTION is already defined in p:g_in[7], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1104)] PAP_IO_LOC is already defined in p:g_in[7], new value W17 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1105)] PAP_IO_VCCIO is already defined in p:g_in[7], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1106)] PAP_IO_STANDARD is already defined in p:g_in[7], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1107)] PAP_IO_NONE is already defined in p:g_in[7], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1108)] PAP_IO_DIRECTION is already defined in p:g_in[6], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1109)] PAP_IO_LOC is already defined in p:g_in[6], new value Y18 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1110)] PAP_IO_VCCIO is already defined in p:g_in[6], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1111)] PAP_IO_STANDARD is already defined in p:g_in[6], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1112)] PAP_IO_NONE is already defined in p:g_in[6], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1113)] PAP_IO_DIRECTION is already defined in p:g_in[5], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1114)] PAP_IO_LOC is already defined in p:g_in[5], new value AB18 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1115)] PAP_IO_VCCIO is already defined in p:g_in[5], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1116)] PAP_IO_STANDARD is already defined in p:g_in[5], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1117)] PAP_IO_NONE is already defined in p:g_in[5], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1118)] PAP_IO_DIRECTION is already defined in p:g_in[4], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1119)] PAP_IO_LOC is already defined in p:g_in[4], new value AA18 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1120)] PAP_IO_VCCIO is already defined in p:g_in[4], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1121)] PAP_IO_STANDARD is already defined in p:g_in[4], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1122)] PAP_IO_NONE is already defined in p:g_in[4], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1123)] PAP_IO_DIRECTION is already defined in p:g_in[3], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1124)] PAP_IO_LOC is already defined in p:g_in[3], new value AB19 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1125)] PAP_IO_VCCIO is already defined in p:g_in[3], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1126)] PAP_IO_STANDARD is already defined in p:g_in[3], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1127)] PAP_IO_NONE is already defined in p:g_in[3], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1133)] PAP_IO_DIRECTION is already defined in p:g_in[1], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1134)] PAP_IO_LOC is already defined in p:g_in[1], new value V17 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1135)] PAP_IO_VCCIO is already defined in p:g_in[1], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1136)] PAP_IO_STANDARD is already defined in p:g_in[1], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1137)] PAP_IO_NONE is already defined in p:g_in[1], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1143)] PAP_IO_DIRECTION is already defined in p:r_in[7], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1144)] PAP_IO_LOC is already defined in p:r_in[7], new value Y14 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1145)] PAP_IO_VCCIO is already defined in p:r_in[7], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1146)] PAP_IO_STANDARD is already defined in p:r_in[7], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1147)] PAP_IO_NONE is already defined in p:r_in[7], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1148)] PAP_IO_DIRECTION is already defined in p:r_in[6], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1149)] PAP_IO_LOC is already defined in p:r_in[6], new value W14 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1150)] PAP_IO_VCCIO is already defined in p:r_in[6], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1151)] PAP_IO_STANDARD is already defined in p:r_in[6], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1152)] PAP_IO_NONE is already defined in p:r_in[6], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1153)] PAP_IO_DIRECTION is already defined in p:r_in[5], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1154)] PAP_IO_LOC is already defined in p:r_in[5], new value AB14 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1155)] PAP_IO_VCCIO is already defined in p:r_in[5], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1156)] PAP_IO_STANDARD is already defined in p:r_in[5], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1157)] PAP_IO_NONE is already defined in p:r_in[5], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1158)] PAP_IO_DIRECTION is already defined in p:r_in[4], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1159)] PAP_IO_LOC is already defined in p:r_in[4], new value AA14 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1160)] PAP_IO_VCCIO is already defined in p:r_in[4], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1161)] PAP_IO_STANDARD is already defined in p:r_in[4], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1162)] PAP_IO_NONE is already defined in p:r_in[4], new value TRUE will overwrite the current value.
Executing : get_clocks cfg_clk
Executing : get_clocks cfg_clk successfully.
Executing : set_clock_groups -name cfg_clk -asynchronous -group [get_clocks cfg_clk]
Executing : set_clock_groups -name cfg_clk -asynchronous -group [get_clocks cfg_clk] successfully.
Executing : get_clocks clk_25M
Executing : get_clocks clk_25M successfully.
Executing : set_clock_groups -name clk_25M -asynchronous -group [get_clocks clk_25M]
Executing : set_clock_groups -name clk_25M -asynchronous -group [get_clocks clk_25M] successfully.
Executing : get_clocks cmos1_pclk
Executing : get_clocks cmos1_pclk successfully.
Executing : set_clock_groups -name cmos1_pclk -asynchronous -group [get_clocks cmos1_pclk]
Executing : set_clock_groups -name cmos1_pclk -asynchronous -group [get_clocks cmos1_pclk] successfully.
Executing : get_clocks cmos1_pclk_16bit
Executing : get_clocks cmos1_pclk_16bit successfully.
Executing : set_clock_groups -name cmos1_pclk_16bit -asynchronous -group [get_clocks cmos1_pclk_16bit]
Executing : set_clock_groups -name cmos1_pclk_16bit -asynchronous -group [get_clocks cmos1_pclk_16bit] successfully.
Executing : get_clocks cmos2_pclk
Executing : get_clocks cmos2_pclk successfully.
Executing : set_clock_groups -name cmos2_pclk -asynchronous -group [get_clocks cmos2_pclk]
Executing : set_clock_groups -name cmos2_pclk -asynchronous -group [get_clocks cmos2_pclk] successfully.
Executing : get_clocks cmos2_pclk_16bit
Executing : get_clocks cmos2_pclk_16bit successfully.
Executing : set_clock_groups -name cmos2_pclk_16bit -asynchronous -group [get_clocks cmos2_pclk_16bit]
Executing : set_clock_groups -name cmos2_pclk_16bit -asynchronous -group [get_clocks cmos2_pclk_16bit] successfully.
Executing : get_clocks ddrphy_clkin
Executing : get_clocks ddrphy_clkin successfully.
Executing : set_clock_groups -name ddrphy_clkin -asynchronous -group [get_clocks ddrphy_clkin]
Executing : set_clock_groups -name ddrphy_clkin -asynchronous -group [get_clocks ddrphy_clkin] successfully.
Executing : get_clocks pix_clk
Executing : get_clocks pix_clk successfully.
Executing : set_clock_groups -name pix_clk -asynchronous -group [get_clocks pix_clk]
Executing : set_clock_groups -name pix_clk -asynchronous -group [get_clocks pix_clk] successfully.
Executing : get_ports eth2_rxc
Executing : get_ports eth2_rxc successfully.
Executing : create_clock -name eth2_rxc [get_ports eth2_rxc] -period 8 -waveform {0.000 4.000}
Executing : create_clock -name eth2_rxc [get_ports eth2_rxc] -period 8 -waveform {0.000 4.000} successfully.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1506)] PAP_IO_DIRECTION is already defined in p:eth2_txd[3], new value OUTPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1507)] PAP_IO_LOC is already defined in p:eth2_txd[3], new value A18 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1508)] PAP_IO_VCCIO is already defined in p:eth2_txd[3], new value 1.2 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1509)] PAP_IO_STANDARD is already defined in p:eth2_txd[3], new value LVCMOS12 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1510)] PAP_IO_DRIVE is already defined in p:eth2_txd[3], new value 2 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1512)] PAP_IO_SLEW is already defined in p:eth2_txd[3], new value SLOW will overwrite the current value.
Executing : get_ports eth_rxc
Executing : get_ports eth_rxc successfully.
Executing : create_clock -name eth_rxc [get_ports eth_rxc] -period 8 -waveform {0.000 4.000}
Executing : create_clock -name eth_rxc [get_ports eth_rxc] -period 8 -waveform {0.000 4.000} successfully.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 17)] | Port b_out[5] has been placed at location R22, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 24)] | Port b_out[4] has been placed at location R20, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 38)] | Port b_out[2] has been placed at location T21, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 59)] | Port g_out[7] has been placed at location L17, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 66)] | Port g_out[6] has been placed at location K20, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 73)] | Port g_out[5] has been placed at location L19, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 108)] | Port g_out[0] has been placed at location M21, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 115)] | Port r_out[7] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 122)] | Port r_out[6] has been placed at location H22, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 129)] | Port r_out[5] has been placed at location H21, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 164)] | Port r_out[0] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 199)] | Port pix_clk has been placed at location M22, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 471)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 492)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 506)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 756)] | Port cmos1_data[7] has been placed at location AB13, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 843)] | Port cmos1_sda has been placed at location Y13, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 893)] | Port cmos2_href has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 903)] | Port cmos2_vsync has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 985)] | Port iic_scl has been placed at location V19, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 992)] | Port iic_sda has been placed at location V20, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1114)] | Port g_in[5] has been placed at location AB18, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1119)] | Port g_in[4] has been placed at location AA18, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1124)] | Port g_in[3] has been placed at location AB19, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1134)] | Port g_in[1] has been placed at location V17, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1129)] | Port g_in[2] has been placed at location W18, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1194)] | Port pixclk_in has been placed at location AA12, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1395)] | Port eth2_tx_ctl has been placed at location B18, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1413)] | Port eth2_txd[1] has been placed at location D17, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1422)] | Port eth2_txd[2] has been placed at location C18, whose type is share pin.
W: ConstraintEditor-4031: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1435)] BUS_KEEPER attribute have been defined already, current attribute PAP_IO_NONE will overwrite the old attribute PAP_IO_PULLUP.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1507)] | Port eth2_txd[3] has been placed at location A18, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1439)] | Port eth2_mdc has been placed at location A20, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1488)] | Port eth2_mdio has been placed at location C19, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1498)] | Port eth2_rst_n has been placed at location B20, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1516)] | Port eth_txd[3] has been placed at location F21, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1523)] | Port eth_txd[2] has been placed at location E22, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1530)] | Port eth_txd[1] has been placed at location E20, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1544)] | Port eth_rxd[3] has been placed at location F18, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1564)] | Port eth_mdio has been placed at location G22, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1571)] | Port eth_mdc has been placed at location G20, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1578)] | Port eth_rst_n has been placed at location F19, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1585)] | Port eth_tx_ctl has been placed at location F22, whose type is share pin.
W: ConstraintEditor-4019: Port 'cmos_init_done[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'eth2_led' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l2txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l2txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckn_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckp_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rst_n' unspecified I/O constraint.
Constraint check end.
C: DRC-2018: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 753)] The waveform of clock "clk_25M" is {0.000, 20.000, 40.000} in sdc, but according config of instance u_pll/u_pll_e3(GTP_PLL_E3) and reference clock "sys_clk", the waveform of clock "clk_25M" should be {0.000, 6.737, 13.474}, please check the constraint.
C: DRC-2018: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 751)] The waveform of clock "pix_clk" is {0.000, 7.407, 14.815} in sdc, but according config of instance u_pll/u_pll_e3(GTP_PLL_E3) and reference clock "sys_clk", the waveform of clock "pix_clk" should be {0.000, 3.368, 6.737}, please check the constraint.
C: SDC-2025: Clock source 'n:video_rect_read_data_m0/vs' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports eth_rxc
Executing : get_ports eth_rxc successfully.
Executing : get_pins u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3:CLKOUT0
Executing : get_pins u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3:CLKOUT0 successfully.
Executing : create_generated_clock -name eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred -source [get_ports eth_rxc] [get_pins u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3:CLKOUT0] -master_clock eth_rxc -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred -source [get_ports eth_rxc] [get_pins u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3:CLKOUT0] -master_clock eth_rxc -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
C: SDC-2025: Clock source 'n:u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports eth2_rxc
Executing : get_ports eth2_rxc successfully.
Executing : get_pins u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3:CLKOUT0
Executing : get_pins u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3:CLKOUT0 successfully.
Executing : create_generated_clock -name eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred -source [get_ports eth2_rxc] [get_pins u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3:CLKOUT0] -master_clock eth2_rxc -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred -source [get_ports eth2_rxc] [get_pins u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3:CLKOUT0] -master_clock eth2_rxc -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
C: SDC-2025: Clock source 'n:u_hsst_core/U_GTP_HSST_WRAPPER/P_TCLK2FABRIC[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: DRC-2018: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 752)] The waveform of clock "cfg_clk" is {0.000, 50.000, 100.000} in sdc, but according config of instance u_pll/u_pll_e3(GTP_PLL_E3) and reference clock "sys_clk", the waveform of clock "cfg_clk" should be {0.000, 50.105, 100.211}, please check the constraint.
C: SDC-2025: Clock source 'n:u_pll/clkout2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll/u_pll_e3:CLKOUT2
Executing : get_pins u_pll/u_pll_e3:CLKOUT2 successfully.
Executing : create_generated_clock -name sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred -source [get_ports sys_clk] [get_pins u_pll/u_pll_e3:CLKOUT2] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 10.210526 20.421053} -add
Executing : create_generated_clock -name sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred -source [get_ports sys_clk] [get_pins u_pll/u_pll_e3:CLKOUT2] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 10.210526 20.421053} -add successfully.
C: SDC-2025: Clock source 'n:coms2_reg_config/clock_20k' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:coms1_reg_config/clock_20k' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:pixclk_in' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports pixclk_in
Executing : get_ports pixclk_in successfully.
Executing : create_clock -name hdmi_ddr_ov5640_top|pixclk_in [get_ports pixclk_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hdmi_ddr_ov5640_top|pixclk_in [get_ports pixclk_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group hdmi_ddr_ov5640_top|pixclk_in
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group hdmi_ddr_ov5640_top|pixclk_in successfully.
C: SDC-2025: Clock source 'n:u_hsst_core/U_GTP_HSST_WRAPPER/P_RCLK2FABRIC[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
W: Removed bmsWIDEDFFRSE inst b_out[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst b_out[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst b_out[7:0] at 2 that is stuck at constant 0.
I: Constant propagation done on b_out[7:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst g_out[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst g_out[7:0] at 1 that is stuck at constant 0.
I: Constant propagation done on g_out[7:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst r_out[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst r_out[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst r_out[7:0] at 2 that is stuck at constant 0.
I: Constant propagation done on r_out[7:0] (bmsWIDEDFFRSE).
I: Removed cmos_write_req_gen hier-inst cmos_write_req_gen_m3 that is redundant to cmos_write_req_gen_m2
I: Removed ipml_hsst_rst_sync_v1_0 hier-inst SYNC_RXLANE[3].rxlane_rstn_sync that is redundant to SYNC_RXLANE[2].rxlane_rstn_sync
W: Public-4008: Instance 'SYNC_RXLANE[1].bonding_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].bonding_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].word_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].word_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].bonding_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].bonding_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].word_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].word_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].txlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].txlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on ms72xx_ctl/iic_dri_rx/N396 (bmsWIDEINV).
I: Constant propagation done on ms72xx_ctl/iic_dri_rx/N397 (bmsWIDEINV).
I: Constant propagation done on ms72xx_ctl/iic_dri_rx/N398 (bmsWIDEINV).
I: Constant propagation done on ms72xx_ctl/iic_dri_rx/N399 (bmsWIDEINV).
I: Constant propagation done on ms72xx_ctl/iic_dri_rx/N400 (bmsWIDEINV).
I: Constant propagation done on ms72xx_ctl/iic_dri_rx/N401 (bmsWIDEINV).
I: Constant propagation done on ms72xx_ctl/iic_dri_rx/N402 (bmsWIDEINV).
I: Removed bmsREDOR inst N523 that is redundant to N238
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsWIDEDFFCPE inst mrs2dfi_ras_n that is redundant to mrs2dfi_cs_n
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Encoding type of FSM 'rgb_b_reg_fsm[7:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/frame_hdmi/color_bar.v(line number:257)] The user initial state for regs on FSM rgb_b_reg_fsm[7:0] is 00000000 and be encoded 01.
I: Encoding table of FSM 'rgb_b_reg_fsm[7:0]':
I: from  color_bar_m0/rgb_b_reg[7] color_bar_m0/rgb_b_reg[6] color_bar_m0/rgb_b_reg[5] color_bar_m0/rgb_b_reg[4] color_bar_m0/rgb_b_reg[3] color_bar_m0/rgb_b_reg[2] color_bar_m0/rgb_b_reg[1] color_bar_m0/rgb_b_reg[0]
I: to  color_bar_m0/rgb_b_reg_1 color_bar_m0/rgb_b_reg_0
I: 00000000 => 01
I: 11111111 => 10
I: Encoding type of FSM 'rgb_g_reg_fsm[7:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/frame_hdmi/color_bar.v(line number:257)] The user initial state for regs on FSM rgb_g_reg_fsm[7:0] is 00000000 and be encoded 01.
I: Encoding table of FSM 'rgb_g_reg_fsm[7:0]':
I: from  color_bar_m0/rgb_g_reg[7] color_bar_m0/rgb_g_reg[6] color_bar_m0/rgb_g_reg[5] color_bar_m0/rgb_g_reg[4] color_bar_m0/rgb_g_reg[3] color_bar_m0/rgb_g_reg[2] color_bar_m0/rgb_g_reg[1] color_bar_m0/rgb_g_reg[0]
I: to  color_bar_m0/rgb_g_reg_1 color_bar_m0/rgb_g_reg_0
I: 00000000 => 01
I: 11111111 => 10
I: Encoding type of FSM 'rgb_r_reg_fsm[7:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/frame_hdmi/color_bar.v(line number:257)] The user initial state for regs on FSM rgb_r_reg_fsm[7:0] is 00000000 and be encoded 01.
I: Encoding table of FSM 'rgb_r_reg_fsm[7:0]':
I: from  color_bar_m0/rgb_r_reg[7] color_bar_m0/rgb_r_reg[6] color_bar_m0/rgb_r_reg[5] color_bar_m0/rgb_r_reg[4] color_bar_m0/rgb_r_reg[3] color_bar_m0/rgb_r_reg[2] color_bar_m0/rgb_r_reg[1] color_bar_m0/rgb_r_reg[0]
I: to  color_bar_m0/rgb_r_reg_1 color_bar_m0/rgb_r_reg_0
I: 00000000 => 01
I: 11111111 => 10
W: Public-4008: Instance 'rgb_b_reg_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rgb_g_reg_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rgb_r_reg_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/reg_config.v(line number:67)] The user initial state for regs on FSM config_step_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  coms1_reg_config/config_step[1] coms1_reg_config/config_step[0]
I: to  coms1_reg_config/config_step_2 coms1_reg_config/config_step_1 coms1_reg_config/config_step_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/reg_config.v(line number:67)] The user initial state for regs on FSM config_step_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  coms2_reg_config/config_step[1] coms2_reg_config/config_step[0]
I: to  coms2_reg_config/config_step_2 coms2_reg_config/config_step_1 coms2_reg_config/config_step_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_fifo_read.v(line number:79)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 0000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  frame_read_write_m0/frame_fifo_read_m0/state[3] frame_read_write_m0/frame_fifo_read_m0/state[2] frame_read_write_m0/frame_fifo_read_m0/state[1] frame_read_write_m0/frame_fifo_read_m0/state[0]
I: to  frame_read_write_m0/frame_fifo_read_m0/state_6 frame_read_write_m0/frame_fifo_read_m0/state_5 frame_read_write_m0/frame_fifo_read_m0/state_4 frame_read_write_m0/frame_fifo_read_m0/state_3 frame_read_write_m0/frame_fifo_read_m0/state_2 frame_read_write_m0/frame_fifo_read_m0/state_1 frame_read_write_m0/frame_fifo_read_m0/state_0
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_fifo_write.v(line number:77)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  frame_read_write_m0/frame_fifo_write_m0/state[3] frame_read_write_m0/frame_fifo_write_m0/state[2] frame_read_write_m0/frame_fifo_write_m0/state[1] frame_read_write_m0/frame_fifo_write_m0/state[0]
I: to  frame_read_write_m0/frame_fifo_write_m0/state_5 frame_read_write_m0/frame_fifo_write_m0/state_4 frame_read_write_m0/frame_fifo_write_m0/state_3 frame_read_write_m0/frame_fifo_write_m0/state_2 frame_read_write_m0/frame_fifo_write_m0/state_1 frame_read_write_m0/frame_fifo_write_m0/state_0
I: 0000 => 000001
I: 0001 => 000010
I: 0010 => 000100
I: 0011 => 001000
I: 0100 => 010000
I: 0101 => 100000
I: Encoding type of FSM 'read_state_fsm[5:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/mem_read_arbi.v(line number:72)] The user initial state for regs on FSM read_state_fsm[5:0] is 000000 and be encoded 00000000000000001.
I: Encoding table of FSM 'read_state_fsm[5:0]':
I: from  mem_read_arbi_m0/read_state[5] mem_read_arbi_m0/read_state[4] mem_read_arbi_m0/read_state[3] mem_read_arbi_m0/read_state[2] mem_read_arbi_m0/read_state[1] mem_read_arbi_m0/read_state[0]
I: to  mem_read_arbi_m0/read_state_16 mem_read_arbi_m0/read_state_15 mem_read_arbi_m0/read_state_14 mem_read_arbi_m0/read_state_13 mem_read_arbi_m0/read_state_12 mem_read_arbi_m0/read_state_11 mem_read_arbi_m0/read_state_10 mem_read_arbi_m0/read_state_9 mem_read_arbi_m0/read_state_8 mem_read_arbi_m0/read_state_7 mem_read_arbi_m0/read_state_6 mem_read_arbi_m0/read_state_5 mem_read_arbi_m0/read_state_4 mem_read_arbi_m0/read_state_3 mem_read_arbi_m0/read_state_2 mem_read_arbi_m0/read_state_1 mem_read_arbi_m0/read_state_0
I: 000000 => 00000000000000001
I: 000001 => 00000000000000010
I: 000010 => 00000000000000100
I: 000011 => 00000000000001000
I: 000100 => 00000000000010000
I: 000101 => 00000000000100000
I: 000110 => 00000000001000000
I: 000111 => 00000000010000000
I: 001000 => 00000000100000000
I: 001001 => 00000001000000000
I: 001010 => 00000010000000000
I: 001011 => 00000100000000000
I: 001100 => 00001000000000000
I: 001101 => 00010000000000000
I: 001110 => 00100000000000000
I: 001111 => 01000000000000000
I: 010000 => 10000000000000000
I: Encoding type of FSM 'write_state_fsm[5:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/mem_write_arbi.v(line number:80)] The user initial state for regs on FSM write_state_fsm[5:0] is 000000 and be encoded 00000000000000001.
I: Encoding table of FSM 'write_state_fsm[5:0]':
I: from  mem_write_arbi_m0/write_state[5] mem_write_arbi_m0/write_state[4] mem_write_arbi_m0/write_state[3] mem_write_arbi_m0/write_state[2] mem_write_arbi_m0/write_state[1] mem_write_arbi_m0/write_state[0]
I: to  mem_write_arbi_m0/write_state_16 mem_write_arbi_m0/write_state_15 mem_write_arbi_m0/write_state_14 mem_write_arbi_m0/write_state_13 mem_write_arbi_m0/write_state_12 mem_write_arbi_m0/write_state_11 mem_write_arbi_m0/write_state_10 mem_write_arbi_m0/write_state_9 mem_write_arbi_m0/write_state_8 mem_write_arbi_m0/write_state_7 mem_write_arbi_m0/write_state_6 mem_write_arbi_m0/write_state_5 mem_write_arbi_m0/write_state_4 mem_write_arbi_m0/write_state_3 mem_write_arbi_m0/write_state_2 mem_write_arbi_m0/write_state_1 mem_write_arbi_m0/write_state_0
I: 000000 => 00000000000000001
I: 000001 => 00000000000000010
I: 000010 => 00000000000000100
I: 000011 => 00000000000001000
I: 000100 => 00000000000010000
I: 000101 => 00000000000100000
I: 000110 => 00000000001000000
I: 000111 => 00000000010000000
I: 001000 => 00000000100000000
I: 001001 => 00000001000000000
I: 001010 => 00000010000000000
I: 001011 => 00000100000000000
I: 001100 => 00001000000000000
I: 001101 => 00010000000000000
I: 001110 => 00100000000000000
I: 001111 => 01000000000000000
I: 010000 => 10000000000000000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/iic_dri.v(line number:398)] The user initial state for regs on FSM state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  ms72xx_ctl/iic_dri_rx/state[2] ms72xx_ctl/iic_dri_rx/state[1] ms72xx_ctl/iic_dri_rx/state[0]
I: to  ms72xx_ctl/iic_dri_rx/state_6 ms72xx_ctl/iic_dri_rx/state_5 ms72xx_ctl/iic_dri_rx/state_4 ms72xx_ctl/iic_dri_rx/state_3 ms72xx_ctl/iic_dri_rx/state_2 ms72xx_ctl/iic_dri_rx/state_1 ms72xx_ctl/iic_dri_rx/state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/iic_dri.v(line number:398)] The user initial state for regs on FSM state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  ms72xx_ctl/iic_dri_tx/state[2] ms72xx_ctl/iic_dri_tx/state[1] ms72xx_ctl/iic_dri_tx/state[0]
I: to  ms72xx_ctl/iic_dri_tx/state_6 ms72xx_ctl/iic_dri_tx/state_5 ms72xx_ctl/iic_dri_tx/state_4 ms72xx_ctl/iic_dri_tx/state_3 ms72xx_ctl/iic_dri_tx/state_2 ms72xx_ctl/iic_dri_tx/state_1 ms72xx_ctl/iic_dri_tx/state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'state_fsm[6:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/ms7200_ctl.v(line number:411)] The user initial state for regs on FSM state_fsm[6:0] is 0000001 and be encoded 00001.
I: Encoding table of FSM 'state_fsm[6:0]':
I: from  ms72xx_ctl/ms7200_ctl/state[6] ms72xx_ctl/ms7200_ctl/state[5] ms72xx_ctl/ms7200_ctl/state[4] ms72xx_ctl/ms7200_ctl/state[3] ms72xx_ctl/ms7200_ctl/state[2] ms72xx_ctl/ms7200_ctl/state[1] ms72xx_ctl/ms7200_ctl/state[0]
I: to  ms72xx_ctl/ms7200_ctl/state_4 ms72xx_ctl/ms7200_ctl/state_3 ms72xx_ctl/ms7200_ctl/state_2 ms72xx_ctl/ms7200_ctl/state_1 ms72xx_ctl/ms7200_ctl/state_0
I: 0000001 => 00001
I: 0000010 => 00010
I: 0000100 => 00100
I: 0010000 => 01000
I: 0100000 => 10000
I: Encoding type of FSM 'state_fsm[5:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/ms7210_ctl.v(line number:118)] The user initial state for regs on FSM state_fsm[5:0] is 000001 and be encoded 000001.
I: Encoding table of FSM 'state_fsm[5:0]':
I: from  ms72xx_ctl/ms7210_ctl/state[5] ms72xx_ctl/ms7210_ctl/state[4] ms72xx_ctl/ms7210_ctl/state[3] ms72xx_ctl/ms7210_ctl/state[2] ms72xx_ctl/ms7210_ctl/state[1] ms72xx_ctl/ms7210_ctl/state[0]
I: to  ms72xx_ctl/ms7210_ctl/state_5 ms72xx_ctl/ms7210_ctl/state_4 ms72xx_ctl/ms7210_ctl/state_3 ms72xx_ctl/ms7210_ctl/state_2 ms72xx_ctl/ms7210_ctl/state_1 ms72xx_ctl/ms7210_ctl/state_0
I: 000001 => 000001
I: 000010 => 000010
I: 000100 => 000100
I: 001000 => 001000
I: 010000 => 010000
I: 100000 => 100000
I: Encoding type of FSM 'init_state_fsm[4:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp(line number:437)] The user initial state for regs on FSM init_state_fsm[4:0] is 00000 and be encoded 0000000001.
I: Encoding table of FSM 'init_state_fsm[4:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_0
I: 00000 => 0000000001
I: 00001 => 0000000010
I: 00010 => 0000000100
I: 00011 => 0000001000
I: 00100 => 0000010000
I: 00101 => 0000100000
I: 00110 => 0001000000
I: 00111 => 0010000000
I: 01000 => 0100000000
I: 01001 => 1000000000
I: Encoding type of FSM 'main_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp(line number:156)] The user initial state for regs on FSM main_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'main_state_fsm[2:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wrlvl_state_fsm[4:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp(line number:225)] The user initial state for regs on FSM wrlvl_state_fsm[4:0] is 00000 and be encoded 00000001.
I: Encoding table of FSM 'wrlvl_state_fsm[4:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_0
I: 00000 => 00000001
I: 00001 => 00000010
I: 00010 => 00000100
I: 00011 => 00001000
I: 00100 => 00010000
I: 00101 => 00100000
I: 00110 => 01000000
I: 01011 => 10000000
I: Encoding type of FSM 'rdcal_state_fsm[4:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number:620)] The user initial state for regs on FSM rdcal_state_fsm[4:0] is 00000 and be encoded 00000000000000000001.
I: Encoding table of FSM 'rdcal_state_fsm[4:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_19 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_18 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_17 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_16 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_15 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_14 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_13 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_12 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_11 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_0
I: 00000 => 00000000000000000001
I: 00001 => 00000000000000000010
I: 00010 => 00000000000000000100
I: 00011 => 00000000000000001000
I: 00100 => 00000000000000010000
I: 00101 => 00000000000000100000
I: 00110 => 00000000000001000000
I: 00111 => 00000000000010000000
I: 01000 => 00000000000100000000
I: 01001 => 00000000001000000000
I: 01010 => 00000000010000000000
I: 01011 => 00000000100000000000
I: 01100 => 00000001000000000000
I: 01101 => 00000010000000000000
I: 01110 => 00000100000000000000
I: 01111 => 00001000000000000000
I: 10000 => 00010000000000000000
I: 10001 => 00100000000000000000
I: 10010 => 01000000000000000000
I: 10011 => 10000000000000000000
I: Removed bmsREDAND inst rdcal_state_fsm[4:0]_11 that is redundant to N465
I: Encoding type of FSM 'upcal_state_fsm[3:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp(line number:510)] The user initial state for regs on FSM upcal_state_fsm[3:0] is 0000 and be encoded 00000000001.
I: Encoding table of FSM 'upcal_state_fsm[3:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp(line number:133)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number:267)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_0
I: 0000 => 000000001
I: 0001 => 000000010
I: 0010 => 000000100
I: 0011 => 000001000
I: 0100 => 000010000
I: 0101 => 000100000
I: 0110 => 001000000
I: 0111 => 010000000
I: 1000 => 100000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number:336)] The user initial state for regs on FSM gate_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number:287)] The user initial state for regs on FSM wl_state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number:270)] The user initial state for regs on FSM gdet_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number:459)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 000000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number:336)] The user initial state for regs on FSM gate_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number:287)] The user initial state for regs on FSM wl_state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number:270)] The user initial state for regs on FSM gdet_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number:459)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 000000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number:336)] The user initial state for regs on FSM gate_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number:287)] The user initial state for regs on FSM wl_state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number:270)] The user initial state for regs on FSM gdet_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number:459)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 000000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number:336)] The user initial state for regs on FSM gate_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number:287)] The user initial state for regs on FSM wl_state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number:270)] The user initial state for regs on FSM gdet_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number:459)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 000000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'cstate_fsm[5:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number:953)] The user initial state for regs on FSM cstate_fsm[5:0] is 000001 and be encoded 000001.
I: Encoding table of FSM 'cstate_fsm[5:0]':
I: from  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[0]
I: to  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_5 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_4 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_2 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_0
I: 000001 => 000001
I: 000010 => 000010
I: 000100 => 000100
I: 001000 => 001000
I: 010000 => 010000
I: 100000 => 100000
I: Encoding type of FSM 'mode_state_fsm[1:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number:820)] The user initial state for regs on FSM mode_state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'mode_state_fsm[1:0]':
I: from  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[0]
I: to  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_2 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'dcp2dfi_odt_fsm[1:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number:691)] The user initial state for regs on FSM dcp2dfi_odt_fsm[1:0] is 11 and be encoded 10.
I: Encoding table of FSM 'dcp2dfi_odt_fsm[1:0]':
I: from  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[0]
I: to  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_0
I: 00 => 01
I: 11 => 10
I: Encoding type of FSM 'dcp2dfi_odt_fsm[3:2]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number:691)] The user initial state for regs on FSM dcp2dfi_odt_fsm[3:2] is 11 and be encoded 10.
I: Encoding table of FSM 'dcp2dfi_odt_fsm[3:2]':
I: from  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[2]
I: to  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_2
I: 00 => 01
I: 11 => 10
W: Public-4008: Instance 'dcp2dfi_odt_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'dcp2dfi_odt_3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'state_fsm[9:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp(line number:382)] The user initial state for regs on FSM state_fsm[9:0] is 0000000001 and be encoded 0000000001.
I: Encoding table of FSM 'state_fsm[9:0]':
I: from  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[9] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[8] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[7] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[6] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[0]
I: to  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_9 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_8 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_7 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_6 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_5 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_4 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_2 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_0
I: 0000000001 => 0000000001
I: 0000000010 => 0000000010
I: 0000000100 => 0000000100
I: 0000001000 => 0000001000
I: 0000010000 => 0000010000
I: 0000100000 => 0000100000
I: 0001000000 => 0001000000
I: 0010000000 => 0010000000
I: 0100000000 => 0100000000
I: 1000000000 => 1000000000
I: Encoding type of FSM 'state_fsm[6:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp(line number:383)] The user initial state for regs on FSM state_fsm[6:0] is 0000001 and be encoded 0000001.
I: Encoding table of FSM 'state_fsm[6:0]':
I: from  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[6] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[0]
I: to  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_6 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_5 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_4 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_2 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_0
I: 0000001 => 0000001
I: 0000010 => 0000010
I: 0000100 => 0000100
I: 0001000 => 0001000
I: 0010000 => 0010000
I: 0100000 => 0100000
I: 1000000 => 1000000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp(line number:272)] The user initial state for regs on FSM state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[0]
I: to  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_6 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_5 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_4 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_2 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'wr_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/aq_axi_master_256.v(line number:135)] The user initial state for regs on FSM wr_state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'wr_state_fsm[2:0]':
I: from  u_aq_axi_master/wr_state[2] u_aq_axi_master/wr_state[1] u_aq_axi_master/wr_state[0]
I: to  u_aq_axi_master/wr_state_6 u_aq_axi_master/wr_state_5 u_aq_axi_master/wr_state_4 u_aq_axi_master/wr_state_3 u_aq_axi_master/wr_state_2 u_aq_axi_master/wr_state_1 u_aq_axi_master/wr_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'rd_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/aq_axi_master_256.v(line number:272)] The user initial state for regs on FSM rd_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'rd_state_fsm[2:0]':
I: from  u_aq_axi_master/rd_state[2] u_aq_axi_master/rd_state[1] u_aq_axi_master/rd_state[0]
I: to  u_aq_axi_master/rd_state_5 u_aq_axi_master/rd_state_4 u_aq_axi_master/rd_state_3 u_aq_axi_master/rd_state_2 u_aq_axi_master/rd_state_1 u_aq_axi_master/rd_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'pll_fsm_fsm[1:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.v(line number:52)] The user initial state for regs on FSM pll_fsm_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'pll_fsm_fsm[1:0]':
I: from  u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm[1] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm[0]
I: to  u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_2 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_1 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'cur_state_fsm[6:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_rx.v(line number:53)] The user initial state for regs on FSM cur_state_fsm[6:0] is 0000001 and be encoded 0000001.
I: Encoding table of FSM 'cur_state_fsm[6:0]':
I: from  u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state[6] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state[5] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state[4] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state[3] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state[2] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state[1] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state[0]
I: to  u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state_6 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state_5 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state_4 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state_3 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state_2 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state_1 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state_0
I: 0000001 => 0000001
I: 0000010 => 0000010
I: 0000100 => 0000100
I: 0001000 => 0001000
I: 0010000 => 0010000
I: 0100000 => 0100000
I: 1000000 => 1000000
I: Encoding type of FSM 'cur_state_fsm[6:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_tx.v(line number:116)] The user initial state for regs on FSM cur_state_fsm[6:0] is 0000001 and be encoded 0000001.
I: Encoding table of FSM 'cur_state_fsm[6:0]':
I: from  u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state[6] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state[5] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state[4] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state[3] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state[2] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state[1] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state[0]
I: to  u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state_6 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state_5 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state_4 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state_3 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state_2 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state_1 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state_0
I: 0000001 => 0000001
I: 0000010 => 0000010
I: 0000100 => 0000100
I: 0001000 => 0001000
I: 0010000 => 0010000
I: 0100000 => 0100000
I: 1000000 => 1000000
I: Encoding type of FSM 'cur_state_fsm[4:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_rx.v(line number:48)] The user initial state for regs on FSM cur_state_fsm[4:0] is 00001 and be encoded 00001.
I: Encoding table of FSM 'cur_state_fsm[4:0]':
I: from  u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state[4] u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state[3] u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state[2] u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state[1] u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state[0]
I: to  u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_4 u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_3 u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_2 u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_1 u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'cur_state_fsm[4:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_tx.v(line number:77)] The user initial state for regs on FSM cur_state_fsm[4:0] is 00001 and be encoded 00001.
I: Encoding table of FSM 'cur_state_fsm[4:0]':
I: from  u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state[4] u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state[3] u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state[2] u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state[1] u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state[0]
I: to  u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state_4 u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state_3 u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state_2 u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state_1 u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'cur_state_fsm[6:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_rx_2.v(line number:53)] The user initial state for regs on FSM cur_state_fsm[6:0] is 0000001 and be encoded 0000001.
I: Encoding table of FSM 'cur_state_fsm[6:0]':
I: from  u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state[6] u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state[5] u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state[4] u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state[3] u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state[2] u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state[1] u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state[0]
I: to  u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state_6 u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state_5 u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state_4 u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state_3 u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state_2 u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state_1 u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state_0
I: 0000001 => 0000001
I: 0000010 => 0000010
I: 0000100 => 0000100
I: 0001000 => 0001000
I: 0010000 => 0010000
I: 0100000 => 0100000
I: 1000000 => 1000000
I: Encoding type of FSM 'cur_state_fsm[6:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_tx_2.v(line number:116)] The user initial state for regs on FSM cur_state_fsm[6:0] is 0000001 and be encoded 0000001.
I: Encoding table of FSM 'cur_state_fsm[6:0]':
I: from  u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state[6] u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state[5] u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state[4] u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state[3] u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state[2] u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state[1] u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state[0]
I: to  u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state_6 u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state_5 u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state_4 u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state_3 u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state_2 u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state_1 u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state_0
I: 0000001 => 0000001
I: 0000010 => 0000010
I: 0000100 => 0000100
I: 0001000 => 0001000
I: 0010000 => 0010000
I: 0100000 => 0100000
I: 1000000 => 1000000
I: Encoding type of FSM 'cur_state_fsm[4:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_rx_2.v(line number:48)] The user initial state for regs on FSM cur_state_fsm[4:0] is 00001 and be encoded 00001.
I: Encoding table of FSM 'cur_state_fsm[4:0]':
I: from  u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state[4] u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state[3] u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state[2] u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state[1] u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state[0]
I: to  u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_4 u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_3 u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_2 u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_1 u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'cur_state_fsm[4:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_tx_2.v(line number:77)] The user initial state for regs on FSM cur_state_fsm[4:0] is 00001 and be encoded 00001.
I: Encoding table of FSM 'cur_state_fsm[4:0]':
I: from  u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state[4] u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state[3] u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state[2] u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state[1] u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state[0]
I: to  u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state_4 u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state_3 u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state_2 u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state_1 u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/spf/video_packet_rec.v(line number:103)] The user initial state for regs on FSM state_fsm[2:0] is 000 and be encoded 01.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  video_packet_rec_m0/state[2] video_packet_rec_m0/state[1] video_packet_rec_m0/state[0]
I: to  video_packet_rec_m0/state_1 video_packet_rec_m0/state_0
I: 000 => 01
I: 001 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/spf/video_packet_send.v(line number:91)] The user initial state for regs on FSM state_fsm[2:0] is 101 and be encoded 0100000.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  video_packet_send_m0/state[2] video_packet_send_m0/state[1] video_packet_send_m0/state[0]
I: to  video_packet_send_m0/state_6 video_packet_send_m0/state_5 video_packet_send_m0/state_4 video_packet_send_m0/state_3 video_packet_send_m0/state_2 video_packet_send_m0/state_1 video_packet_send_m0/state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'rxbyte_shft_fsm[1:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/source/spf/word_align.v(line number:130)] The user initial state for regs on FSM rxbyte_shft_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'rxbyte_shft_fsm[1:0]':
I: from  word_align_m0/rxbyte_shft[1] word_align_m0/rxbyte_shft[0]
I: to  word_align_m0/rxbyte_shft_3 word_align_m0/rxbyte_shft_2 word_align_m0/rxbyte_shft_1 word_align_m0/rxbyte_shft_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'rxlane_rst_fsm_fsm[3:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v(line number:146)] The user initial state for regs on FSM rxlane_rst_fsm_fsm[3:0] is 0000 and be encoded 00000000001.
I: Encoding table of FSM 'rxlane_rst_fsm_fsm[3:0]':
I: from  u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[3] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[2] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[1] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[0]
I: to  u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_10 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_9 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_8 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_7 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_6 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_5 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_4 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_3 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_2 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_1 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'rxlane_rst_fsm_fsm[3:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v(line number:146)] The user initial state for regs on FSM rxlane_rst_fsm_fsm[3:0] is 0000 and be encoded 00000000001.
I: Encoding table of FSM 'rxlane_rst_fsm_fsm[3:0]':
I: from  u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[3] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[2] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[1] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[0]
I: to  u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_10 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_9 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_8 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_7 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_6 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_5 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_4 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_3 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_2 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_1 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'txlane_rst_fsm_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v(line number:123)] The user initial state for regs on FSM txlane_rst_fsm_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'txlane_rst_fsm_fsm[2:0]':
I: from  u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm[2] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm[1] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm[0]
I: to  u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_5 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_4 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_3 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_2 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_1 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
W: Public-4008: Instance 'delay_cnt[23:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst i2c_data[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[31:0] at 27 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst i2c_data[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[31:0] at 27 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst rd_burst_len[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wr_burst_len[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst cmd_iic[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst addr[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst cmd_iic[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst addr[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_dll_freeze_sync/sig_async_r1[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_dll_freeze_sync/sig_async_r2[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst init_ba[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrlvl_address[14:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrlvl_ba[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rdcal_address[14:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rdcal_ba[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst upcal_address[14:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst phy_ck[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mr2_ddr3[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mr3_ddr3[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dqs_gate_pulse_src_nxt_r[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dqs_gate_pulse_src_nxt_r[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dqs_gate_pulse_src_nxt_r[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dqs_gate_pulse_src_nxt_r[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst norm_addr_m[14:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst norm_cmd_m[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mux_dfi_cas_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mux_dfi_cs_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mux_dfi_ras_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mux_dfi_we_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst lp_we_n[1:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mrs_bank[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst udp_tx_byte_num[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst udp_tx_byte_num[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst ip_head_byte_num[5:0] at 0 that is stuck at constant 0.
I: Removed bmsSUB inst N307_1 that is redundant to N286
W: Removed bmsWIDEDFFCPE inst check_buffer[31:0] at 20 that is stuck at constant 0.
I: Removed bmsWIDEDFFCPE inst arp_data[2][3] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][1] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][2] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][2] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][1] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][3] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][5] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][7] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][0] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][1] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][3] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][4] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][5] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][7] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][2] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][3] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][6] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][7] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][0] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][2] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][3] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][4] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][6] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][7] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][1] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][2] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][3] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][5] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][6] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][7] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][0] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][1] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][2] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][3] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][4] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][5] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][6] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][7] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][6] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][7] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][3] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][5] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][7] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][1] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][1] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[0][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[0][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[0][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[0][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[0][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[0][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[0][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[1][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[1][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[1][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[1][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[1][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[1][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[1][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][7] that is redundant to arp_data[0][0]
W: Removed bmsWIDEDFFCPE inst arp_data[0][0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst arp_data[1][0] that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst ip_head_byte_num[5:0] at 0 that is stuck at constant 0.
I: Removed bmsSUB inst N307_1 that is redundant to N286
W: Removed bmsWIDEDFFCPE inst check_buffer[31:0] at 20 that is stuck at constant 0.
I: Removed bmsWIDEDFFCPE inst arp_data[2][3] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][1] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][2] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][2] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][1] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][3] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][5] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][7] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][0] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][1] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][3] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][4] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][5] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][7] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][2] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][3] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][6] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][7] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][0] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][2] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][3] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][4] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][6] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][7] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][1] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][2] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][3] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][5] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][6] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][7] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][0] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][1] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][2] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][3] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][4] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][5] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][6] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][7] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][6] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][7] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][3] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][5] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][7] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][0] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][1] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][1] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[0][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[0][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[0][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[0][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[0][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[0][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[0][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[1][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[1][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[1][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[1][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[1][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[1][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[1][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][7] that is redundant to arp_data[0][0]
W: Removed bmsWIDEDFFCPE inst arp_data[0][0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst arp_data[1][0] that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst gt_tx_ctrl[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst SYNC_TXLANE[3].i_pll_lock_rstn_sync/sig_async_ff that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst SYNC_TXLANE[3].i_pll_lock_rstn_sync/sig_synced that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 1.957s wall, 0.562s user + 0.031s system = 0.594s CPU (30.3%)

Start mod-gen.
W: Public-4008: Instance 'u1/ack1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u1/ack2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u1/ack3' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u1/ack1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u1/ack2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u1/ack3' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wr_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rd_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'drift_dqs_group[0].ddrphy_drift_ctrl/ddrphy_update_comp_dir' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'drift_dqs_group[1].ddrphy_drift_ctrl/ddrphy_update_comp_dir' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_dir' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'drift_dqs_group[3].ddrphy_drift_ctrl/ddrphy_update_comp_dir' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_slice_rddata_align/align_error' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ddrphy_dll_update_ctrl/dll_freeze_cnt[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ddrphy_dll_update_ctrl/dll_update_ack_training' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ddrphy_reset_ctrl/ddrphy_calib_done_d[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/rd_water_level[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/wr_water_level[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'timing_prea_pass/r_cnt_almost_pass' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_ack' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/wr_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Adm-4021: The attribute 'PAP_MARK_DEBUG' of object 'v0_vs' is overwritten by new value.
W: Public-4008: Instance 'async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/wr_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/eth_rec_en' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/rec_24_cnt[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/rec_data_24[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/rec_data_24[15:8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/rec_data_24[23:16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'util_gmii_to_rgmii_m0/cnt_timer[28:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'util_gmii_to_rgmii_m0/gmii_col' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'util_gmii_to_rgmii_m0/gmii_crs' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'util_gmii_to_rgmii_m0/gmii_rx_er' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'util_gmii_to_rgmii_m0/led' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/eth_rec_en' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/rec_24_cnt[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/rec_data_24[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/rec_data_24[15:8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/rec_data_24[23:16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'util_gmii_to_rgmii_m0/cnt_timer[28:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'util_gmii_to_rgmii_m0/gmii_col' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'util_gmii_to_rgmii_m0/gmii_crs' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'util_gmii_to_rgmii_m0/gmii_rx_er' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'util_gmii_to_rgmii_m0/led' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_2048_32i_16o_m0/U_ipml_fifo_fifo_2048_32i_16o/U_ipml_fifo_ctrl/wr_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wr_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].rxlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].rxlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].rxlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].rxlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].bonding_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].bonding_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].bonding_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].bonding_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'RXLANE2_ENABLE.rxlane_fsm2/fifoclr_sig' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'RXLANE3_ENABLE.rxlane_fsm3/fifoclr_sig' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].i_pll_lock_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].i_pll_lock_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].txlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].i_pll_lock_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].txlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].i_pll_lock_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].i_pll_lock_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].i_pll_lock_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].txlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].txlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos1_d_d0[7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos1_href_d0' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos1_vsync_d0' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos1_8_16bit/vs_i_reg' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos1_8_16bit/cnt[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos1_8_16bit/de_i_r' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos1_8_16bit/de_i_r1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos1_8_16bit/de_o' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos1_8_16bit/de_out1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos1_8_16bit/de_out2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos1_8_16bit/de_out3' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos1_8_16bit/enble' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos1_8_16bit/pdata_i_reg[7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos1_8_16bit/pdata_o[15:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos1_8_16bit/pdata_out1[15:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos1_8_16bit/pdata_out2[15:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos1_8_16bit/pdata_out3[15:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_write_req_gen_m1/cmos_vsync_d0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_write_req_gen_m1/cmos_vsync_d1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_write_req_gen_m1/read_addr_index[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_write_req_gen_m1/write_addr_index[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_write_req_gen_m1/write_req' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_write_req_gen_m2/cmos_vsync_d0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_write_req_gen_m2/cmos_vsync_d1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_write_req_gen_m2/read_addr_index[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_write_req_gen_m2/write_addr_index[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_write_req_gen_m2/write_req' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/de_re' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/de_re_0' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/de_re_1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'delay_u0/dly_cnt[24:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'delay_u0/rst_n_dly' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'power_on_delay_inst/initial_en' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'power_on_delay_inst/cnt3[19:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/de_out' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/de_re' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/de_req' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/h_count[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/hs_out' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/v_count[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/vs_out' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/x_act[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/y_act[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_com_val_err' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_com_val_err_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/update_com_val_err' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/update_com_val_err_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/update_com_val_err' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/update_com_val_err_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/update_com_val_err' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/update_com_val_err_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl_b1_d' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/samp_center_position[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/samp_win_valid' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl_b1_d' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/samp_center_position[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/samp_win_valid' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl_b1_d' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/samp_center_position[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/samp_win_valid' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl_b1_d' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/samp_center_position[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/samp_win_valid' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_id[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_last' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_wid[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_rlast[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d0[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d1[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d2[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d3[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d4[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d5[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_p_rdata_hold[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_src_p_rdata[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_src_p_rdy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_enable' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/busy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/core_apb_rdata[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ddr_init_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ddr_init_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_en_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_en_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_status' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_en_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_en_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_en_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_en_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_status' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wid[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/wtchdg_st[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/rec_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/rec_data[15:8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/rec_data[23:16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/rec_en' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/rec_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/rec_data[15:8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/rec_data[23:16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/rec_en' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/o_rxckdiv_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr4[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxckdiv_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txckdiv_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst gt_tx_ctrl[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst gt_tx_ctrl[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst gt_tx_ctrl[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_gate_update_en_d that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/rd_fake_stop_d that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/update_from_training that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_sel that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_write that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/util_gmii_to_rgmii_m0/gmii_tx_er_r that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/util_gmii_to_rgmii_m0/tx_reset_d1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/util_gmii_to_rgmii_m0/gmii_tx_er_r that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/util_gmii_to_rgmii_m0/tx_reset_d1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/fifo_clr/TWO_LANE_MODE1.tx_fifo_clr_en[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/fifo_clr/TWO_LANE_MODE1.tx_fifo_clr_en[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].rxlane_rstn_sync/sig_async_ff that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rx_rate_chng_ff[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rx_rate_chng_ff[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rxckdiv_ff[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rx_rate_chng_ff[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rx_rate_chng_ff[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rxckdiv_ff[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[2].txlane_rstn_sync/sig_async_ff that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_RATE_CHANGE_TCLK_ON_1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_tx_rate_chng_ff[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_tx_rate_chng_ff[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_txckdiv_ff[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.lane_pd_n_2_sync/sig_async_ff that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_gate_update_en_d1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/rd_fake_stop_d1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_write that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_bank[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/util_gmii_to_rgmii_m0/tx_reset_sync that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/util_gmii_to_rgmii_m0/tx_reset_sync that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].rxlane_rstn_sync/sig_synced that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[2].txlane_rstn_sync/sig_synced that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.lane_pd_n_2_sync/sig_synced that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[11:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[11:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[11:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[11:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[11:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/update_req_start that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_req[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_req[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxckdiv[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxckdiv[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxckdiv[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxckdiv[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxckdiv[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxckdiv[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txckdiv[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txckdiv[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txckdiv[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[11:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[11:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/ddrphy_update_req_init that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/trig_en that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_dly[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_dly[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_samp[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_samp[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_samp[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_samp[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_samp[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_samp[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_samp[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_samp[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_pd_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/norm_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_sr_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_en that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_en that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/sr_en_dly that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/pd_en_dly that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_ap that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_ap that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3:0] at 3 that is stuck at constant 0.
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N3 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N3 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N3 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N3 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N3 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N3 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N3 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N3 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsSUB inst video_packet_send_m0/N52 that is redundant to video_packet_rec_m0/N35
I: Removed bmsWIDEDFFRSE inst u_video_trans_eth/util_gmii_to_rgmii_m0/rgmii_tx_ctl_r that is redundant to u_video_trans_eth/util_gmii_to_rgmii_m0/gmii_tx_en_r_d1
I: Removed bmsADD inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N12 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N12
I: Removed bmsADD inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N12 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N12
I: Removed bmsADD inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N12 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N12
I: Removed bmsREDOR inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N518 that is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/N408
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0]
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162[9:0]_4 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N46
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/N3 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/N3
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N8 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N8 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N8 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N8 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N8 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N8 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N8 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N8 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsREDOR inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N567 that is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/N375
I: Removed bmsSUB inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N307_0 that is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N307_0
I: Removed bmsREDOR inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N567 that is redundant to u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/N375
I: Removed bmsSUB inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N14 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N14
I: Removed bmsSUB inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N14 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N14
I: Removed bmsSUB inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N14 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N14
I: Removed bmsREDOR inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N518 that is redundant to u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/N408
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsADD inst ms72xx_ctl/iic_dri_tx/N106 that is redundant to ms72xx_ctl/iic_dri_rx/N106
I: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/util_gmii_to_rgmii_m0/rgmii_tx_ctl_r that is redundant to u_video_trans_eth_2/util_gmii_to_rgmii_m0/gmii_tx_en_r_d1
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_we_n_r[3:0] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ras_n_r[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ras_n_r[3:0] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cs_n_r[3:0] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r
I: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7210_ctl/state_0 that is redundant to ms72xx_ctl/ms7200_ctl/state_0
I: Removed bmsWIDEMUX inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N15 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N15
I: Removed bmsWIDEMUX inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N15 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N15
I: Removed bmsWIDEMUX inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N15 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N15
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_start that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_start that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_start that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_start that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_cke that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_cke that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r
I: Removed bmsWIDEDFFCPE inst u_img_data_pkt_2/img_vsync_d0 that is redundant to u_img_data_pkt/img_vsync_d0
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d
I: Removed bmsWIDEMUX inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N17 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N17
I: Removed bmsWIDEMUX inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N17 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N17
I: Removed bmsWIDEMUX inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N17 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N17
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r
I: Removed bmsWIDEDFFCPE inst u_img_data_pkt_2/img_vsync_d1 that is redundant to u_img_data_pkt/img_vsync_d1
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld
I: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_0 that is redundant to u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0
I: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_0 that is redundant to u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0
I: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rxckdiv_ff[2:0] that is redundant to u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rxckdiv_ff[2:0]
I: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_txckdiv_ff[2:0] that is redundant to u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rxckdiv_ff[2:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_done that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_done that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_done that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done
I: Removed bmsREDOR inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/N127 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/N127
I: Removed bmsREDOR inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/N127 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/N127
I: Removed bmsREDOR inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/N127 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/N127
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done
I: Removed bmsWIDEDFFCPE inst u_img_data_pkt_2/neg_vsync_d0 that is redundant to u_img_data_pkt/neg_vsync_d0
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/update_comp that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/update_comp that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/update_comp that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done
I: Removed bmsWIDEDFFCPE inst u_img_data_pkt_2/img_data_d0[15:0] that is redundant to u_img_data_pkt/img_data_d0[15:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling
I: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_9 that is redundant to u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_9
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_7 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_4
I: Removed bmsWIDEDFFCPE inst mem_read_arbi_m0/read_state_10 that is redundant to mem_read_arbi_m0/read_state_6
I: Removed bmsWIDEDFFCPE inst mem_read_arbi_m0/read_state_14 that is redundant to mem_read_arbi_m0/read_state_6
I: Removed bmsWIDEDFFCPE inst mem_write_arbi_m0/write_state_6 that is redundant to mem_read_arbi_m0/read_state_6
I: Removed bmsWIDEDFFCPE inst mem_write_arbi_m0/write_state_10 that is redundant to mem_read_arbi_m0/read_state_6
I: Removed bmsWIDEDFFCPE inst mem_write_arbi_m0/write_state_14 that is redundant to mem_read_arbi_m0/read_state_6
W: Removed bmsWIDEDFFCPE inst mem_read_arbi_m0/rd_burst_len[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mem_read_arbi_m0/read_state_6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mem_write_arbi_m0/wr_burst_len[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_ba[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_we_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n[3:0] at 1 that is stuck at constant 1.
I: Removed bmsADD inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/N42 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/N42
I: Removed bmsADD inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/N42 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/N42
I: Removed bmsADD inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/N42 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/N42
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cas_n[1:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cs_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_ras_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cas_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 1 that is stuck at constant 0.
W: Public-4008: Instance 'u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rxckdiv_ff[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/gate_update_cnt[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_p_rdy_hold' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_enable' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_sel' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/core_apb_ready' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst rstn_1ms[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst color_bar_m0/v_cnt[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/fre_cnt[20:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/twr_cnt[26:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_tx/fre_cnt[20:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_tx/twr_cnt[26:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_phyupd_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_status that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 33 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 34 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 35 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 33 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 34 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 35 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/zqcs_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[12:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[14:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[10:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr5[4:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rx_rate_chng_posedge that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[12:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[14:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[10:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr5[4:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rx_rate_chng_posedge that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0[13:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr3[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_tx_rate_chng_posedge that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[13:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/dfi_phyupd_ack that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/update_req that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][16] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][16] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/update_req_r that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][17] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][18] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][21] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][22] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][23] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][24] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][26] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][28] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][29] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][30] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][31] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][1] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][6] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][7] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][8] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][10] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][12] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][13] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][14] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][15] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][1] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][6] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][7] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][8] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][10] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][12] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][13] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][14] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][15] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][17] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][18] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][21] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][22] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][23] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][24] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][26] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][28] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][29] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][30] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][31] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/trans_byte_max[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_tx/trans_byte_max[3:0] at 3 that is stuck at constant 0.
I: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][27] that is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][25]
I: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][4] that is redundant to u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][3]
I: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][11] that is redundant to u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][9]
I: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][4] that is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][3]
I: Removed bmsWIDEDFFRSE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][11] that is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][9]
I: Removed bmsWIDEDFFRSE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][27] that is redundant to u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][25]
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/trans_byte_max[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_tx/trans_byte_max[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[42:0] at 33 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_zqcs that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[42:0] at 33 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[42:0] at 33 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_6 that is stuck at constant 0.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/count[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/delay[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_addr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cas_n[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_we_n[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/r_cmd_trig' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_5' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_6' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_8' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_9' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed inst u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[4][7:0] which is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[3][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[5][7:0] which is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[3][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[0][7:0] which is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[3][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[6][7:0] which is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[3][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[1][7:0] which is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[3][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][7:0] which is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[3][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[0][7:0] which is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[3][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[1][7:0] which is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[3][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[2][7:0] which is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[3][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[3][7:0] which is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[3][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[4][7:0] which is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[3][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[5][7:0] which is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[3][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[6][7:0] which is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[3][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[1][7:0] which is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[0][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[2][7:0] which is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[0][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[3][7:0] which is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[0][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[4][7:0] which is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[0][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[5][7:0] which is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[0][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[6][7:0] which is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[0][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[0][7:0] which is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[0][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[1][7:0] which is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[0][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][7:0] which is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[0][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[3][7:0] which is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[0][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[4][7:0] which is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[0][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[5][7:0] which is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[0][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[6][7:0] which is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[0][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[7][7:0] which is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[7][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[7][7:0] which is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[7][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[6][7:0] which is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[6][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[6][7:0] which is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[6][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[7][7:0] which is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[7][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[7][7:0] which is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[7][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[8][7:0] which is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[8][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[8][7:0] which is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[8][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[9][7:0] which is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[9][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[9][7:0] which is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[9][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[10][7:0] which is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[10][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[10][7:0] which is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[10][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[12][7:0] which is redundant to u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[12][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[12][7:0] which is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[12][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_reset_ack_r[1:0] which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/wptr which is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/ptr (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7] which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0] which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0] which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7] which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0] which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0] which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0] (type bmsWIDEDFFCPE)
I: Removed inst coms2_reg_config/clock_20k which is redundant to coms1_reg_config/clock_20k (type bmsWIDEDFFRSE)
I: Removed inst coms2_reg_config/clock_20k_cnt[10:0] which is redundant to coms1_reg_config/clock_20k_cnt[10:0] (type bmsWIDEDFFRSE)
I: Removed inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[11][7:0] which is redundant to u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[11][7:0] (type bmsWIDEDFFCPE)
I: Removed inst u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[11][7:0] which is redundant to u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[11][7:0] (type bmsWIDEDFFCPE)
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]
I: Removed bmsWIDEDFFRSE inst u_video_scale_eth_1/scale_width_coffe[31:0] that is redundant to u_video_scale_eth_1/scale_height_coffe[31:0]
Executing : mod-gen successfully. Time elapsed: 5.279s wall, 0.797s user + 0.000s system = 0.797s CPU (15.1%)

Start logic-optimization.
W: Removed bmsWIDEDFFRSE inst u_video_scale_eth_1/scale_height_coffe[31:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst u_video_scale_eth_1/scale_height_coffe[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[24:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[24:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[24:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[24:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[24:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[24:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[24:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[24:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mem_read_arbi_m0/read_state_7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mem_read_arbi_m0/read_state_11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mem_read_arbi_m0/read_state_15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mem_write_arbi_m0/write_state_7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mem_write_arbi_m0/write_state_11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mem_write_arbi_m0/write_state_15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_0 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_adrs[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_adrs[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_adrs[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_adrs[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_adrs[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_adrs[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_adrs[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_adrs[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_adrs[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_adrs[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[11][7:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[11][7:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[11][7:0] at 2 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[11][7:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[11][7:0] at 4 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[11][7:0] at 5 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[11][7:0] at 6 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[11][7:0] at 7 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[11][7:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[11][7:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[11][7:0] at 2 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[11][7:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[11][7:0] at 4 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[11][7:0] at 5 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[11][7:0] at 6 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[11][7:0] at 7 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_complete that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_en that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/rate_change_on that is stuck at constant 1.
I: Removed bmsWIDEDFFPATCE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_RX_RATE[2:0] that is redundant to u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_RATE[2:0]
I: Removed bmsWIDEDFFPATCE inst u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/P_TX_RATE[2:0] that is redundant to u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_RATE[2:0]
I: Removed bmsWIDEDFFCPE inst mem_read_arbi_m0/read_state_12 that is redundant to mem_read_arbi_m0/read_state_8
I: Removed bmsWIDEDFFCPE inst mem_read_arbi_m0/read_state_16 that is redundant to mem_read_arbi_m0/read_state_8
I: Removed bmsWIDEDFFCPE inst mem_write_arbi_m0/write_state_8 that is redundant to mem_read_arbi_m0/read_state_8
I: Removed bmsWIDEDFFCPE inst mem_write_arbi_m0/write_state_12 that is redundant to mem_read_arbi_m0/read_state_8
I: Removed bmsWIDEDFFCPE inst mem_write_arbi_m0/write_state_16 that is redundant to mem_read_arbi_m0/read_state_8
W: Removed bmsWIDEDFFCPE inst mem_read_arbi_m0/read_state_8 that is stuck at constant 0.
W: Public-4008: Instance 'u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr5[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr5[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dfi_idle' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr3[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_0 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_done that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/ref_tri_r that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_status that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[15:11] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[15:11] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[15:11] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[15:11] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[2:0] at 1 that is stuck at constant 0.
W: pmux inst 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/N255_5' has no active select, tie output to 0
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[12:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[12:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[12:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[27:0] at 2 that is stuck at constant 0.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/prea_tri_r' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[42:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[42:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[42:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[14:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 0 that is stuck at constant 0.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_19' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
