###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Oct 16 20:44:08 2025
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin RegFile/\memory_reg[14][5] /CK 
Endpoint:   RegFile/\memory_reg[14][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.484 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.417 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.152 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.790 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[14][5]            | RN ^       | SDFFRQX2M | 1.045 | 0.067 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.484 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | RegFile/\memory_reg[14][5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.484 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin RegFile/\memory_reg[13][6] /CK 
Endpoint:   RegFile/\memory_reg[13][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.484 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.417 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.152 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.790 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[13][6]            | RN ^       | SDFFRQX2M | 1.045 | 0.067 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.484 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | RegFile/\memory_reg[13][6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.484 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin RegFile/\memory_reg[12][5] /CK 
Endpoint:   RegFile/\memory_reg[12][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.484 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.417 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.152 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.790 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[12][5]            | RN ^       | SDFFRQX2M | 1.045 | 0.067 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.484 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | RegFile/\memory_reg[12][5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.484 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin RegFile/\memory_reg[15][5] /CK 
Endpoint:   RegFile/\memory_reg[15][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.484 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.417 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.152 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.790 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[15][5]            | RN ^       | SDFFRQX2M | 1.045 | 0.067 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.484 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | RegFile/\memory_reg[15][5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.484 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin RegFile/\memory_reg[13][5] /CK 
Endpoint:   RegFile/\memory_reg[13][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.484 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.417 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.152 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.790 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[13][5]            | RN ^       | SDFFRQX2M | 1.045 | 0.067 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.484 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | RegFile/\memory_reg[13][5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.484 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin RegFile/\memory_reg[15][4] /CK 
Endpoint:   RegFile/\memory_reg[15][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.485
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.485 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.417 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.152 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.790 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[15][4]            | RN ^       | SDFFRQX2M | 1.045 | 0.067 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.485 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | RegFile/\memory_reg[15][4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.485 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin RegFile/\memory_reg[15][1] /CK 
Endpoint:   RegFile/\memory_reg[15][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.485
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.485 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.418 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.153 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.791 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[15][1]            | RN ^       | SDFFRQX2M | 1.045 | 0.067 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.485 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | RegFile/\memory_reg[15][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.485 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin RegFile/\memory_reg[15][2] /CK 
Endpoint:   RegFile/\memory_reg[15][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.485
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.485 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.418 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.153 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.791 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[15][2]            | RN ^       | SDFFRQX2M | 1.045 | 0.067 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.485 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | RegFile/\memory_reg[15][2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.485 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin RegFile/\memory_reg[12][4] /CK 
Endpoint:   RegFile/\memory_reg[12][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.485
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.485 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.418 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.153 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.791 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[12][4]            | RN ^       | SDFFRQX2M | 1.045 | 0.066 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.485 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | RegFile/\memory_reg[12][4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.485 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin RegFile/\memory_reg[14][4] /CK 
Endpoint:   RegFile/\memory_reg[14][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.485
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.485 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.418 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.153 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.791 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[14][4]            | RN ^       | SDFFRQX2M | 1.045 | 0.066 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.485 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L5_I11          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | RegFile/\memory_reg[14][4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.485 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin RegFile/\memory_reg[15][3] /CK 
Endpoint:   RegFile/\memory_reg[15][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.485
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.485 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.418 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.153 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.791 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[15][3]            | RN ^       | SDFFRQX2M | 1.045 | 0.066 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.485 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | RegFile/\memory_reg[15][3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.485 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin RegFile/\memory_reg[13][4] /CK 
Endpoint:   RegFile/\memory_reg[13][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.485
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.485 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.418 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.153 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.791 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[13][4]            | RN ^       | SDFFRQX2M | 1.045 | 0.066 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.485 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | RegFile/\memory_reg[13][4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.485 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin RegFile/\memory_reg[14][3] /CK 
Endpoint:   RegFile/\memory_reg[14][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.118
= Slack Time                    5.486
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.486 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.419 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.379 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.154 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.792 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.538 | 
     | RegFile/\memory_reg[14][3]            | RN ^       | SDFFRQX2M | 1.045 | 0.065 |   4.118 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.486 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | RegFile/\memory_reg[14][3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.486 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin RegFile/\memory_reg[12][3] /CK 
Endpoint:   RegFile/\memory_reg[12][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.117
= Slack Time                    5.487
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.487 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.419 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.380 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.154 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.792 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.539 | 
     | RegFile/\memory_reg[12][3]            | RN ^       | SDFFRQX2M | 1.046 | 0.065 |   4.117 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.487 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | RegFile/\memory_reg[12][3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.487 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin RegFile/\memory_reg[13][3] /CK 
Endpoint:   RegFile/\memory_reg[13][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.116
= Slack Time                    5.487
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.487 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.420 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.381 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.155 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.793 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.540 | 
     | RegFile/\memory_reg[13][3]            | RN ^       | SDFFRQX2M | 1.046 | 0.064 |   4.116 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.487 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | RegFile/\memory_reg[13][3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.487 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin RegFile/\memory_reg[15][0] /CK 
Endpoint:   RegFile/\memory_reg[15][0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.115
= Slack Time                    5.488
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.488 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.421 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.382 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.156 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.794 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.541 | 
     | RegFile/\memory_reg[15][0]            | RN ^       | SDFFRQX2M | 1.046 | 0.063 |   4.115 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.488 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | REF_CLK_M__L5_I10          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | RegFile/\memory_reg[15][0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.488 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin RegFile/\memory_reg[14][2] /CK 
Endpoint:   RegFile/\memory_reg[14][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.115
= Slack Time                    5.488
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.488 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.421 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.382 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.156 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.794 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.541 | 
     | RegFile/\memory_reg[14][2]            | RN ^       | SDFFRQX2M | 1.046 | 0.063 |   4.115 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.488 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | RegFile/\memory_reg[14][2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.488 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RegFile/\memory_reg[14][1] /CK 
Endpoint:   RegFile/\memory_reg[14][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.115
= Slack Time                    5.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.489 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.422 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.382 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.157 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.795 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.541 | 
     | RegFile/\memory_reg[14][1]            | RN ^       | SDFFRQX2M | 1.046 | 0.062 |   4.115 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.489 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | RegFile/\memory_reg[14][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.489 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RegFile/\memory_reg[5][7] /CK 
Endpoint:   RegFile/\memory_reg[5][7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.114
= Slack Time                    5.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.489 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.422 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.383 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.157 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.795 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.542 | 
     | RegFile/\memory_reg[5][7]             | RN ^       | SDFFRQX2M | 1.046 | 0.062 |   4.114 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.489 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | REF_CLK_M__L5_I13         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | RegFile/\memory_reg[5][7] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.489 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin RegFile/\memory_reg[7][7] /CK 
Endpoint:   RegFile/\memory_reg[7][7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.114
= Slack Time                    5.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.490 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.422 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.383 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.157 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.795 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.542 | 
     | RegFile/\memory_reg[7][7]             | RN ^       | SDFFRQX2M | 1.046 | 0.062 |   4.114 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.490 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L5_I13         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | RegFile/\memory_reg[7][7] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.490 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin RegFile/\memory_reg[6][7] /CK 
Endpoint:   RegFile/\memory_reg[6][7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.114
= Slack Time                    5.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.490 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.422 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.383 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.157 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.795 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.542 | 
     | RegFile/\memory_reg[6][7]             | RN ^       | SDFFRQX2M | 1.046 | 0.062 |   4.114 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.490 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | RegFile/\memory_reg[6][7] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.490 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin RegFile/\memory_reg[13][2] /CK 
Endpoint:   RegFile/\memory_reg[13][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.114
= Slack Time                    5.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.490 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.423 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.383 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.158 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.796 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.542 | 
     | RegFile/\memory_reg[13][2]            | RN ^       | SDFFRQX2M | 1.046 | 0.061 |   4.114 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.490 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | RegFile/\memory_reg[13][2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.490 | 
     +-------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin RegFile/\memory_reg[12][1] /CK 
Endpoint:   RegFile/\memory_reg[12][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.114
= Slack Time                    5.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.490 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.423 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.383 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.158 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.796 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.542 | 
     | RegFile/\memory_reg[12][1]            | RN ^       | SDFFRQX2M | 1.046 | 0.061 |   4.114 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.490 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | RegFile/\memory_reg[12][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.490 | 
     +-------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin RegFile/\memory_reg[7][6] /CK 
Endpoint:   RegFile/\memory_reg[7][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.113
= Slack Time                    5.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.490 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.423 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.383 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.158 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.796 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.543 | 
     | RegFile/\memory_reg[7][6]             | RN ^       | SDFFRQX2M | 1.046 | 0.061 |   4.113 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.490 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | RegFile/\memory_reg[7][6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.490 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin RegFile/\memory_reg[12][2] /CK 
Endpoint:   RegFile/\memory_reg[12][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.113
= Slack Time                    5.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.490 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.423 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.384 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.158 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.796 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.543 | 
     | RegFile/\memory_reg[12][2]            | RN ^       | SDFFRQX2M | 1.046 | 0.061 |   4.113 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.490 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | RegFile/\memory_reg[12][2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.490 | 
     +-------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin RegFile/\memory_reg[7][4] /CK 
Endpoint:   RegFile/\memory_reg[7][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.113
= Slack Time                    5.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.490 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.423 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.384 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.158 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.796 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.543 | 
     | RegFile/\memory_reg[7][4]             | RN ^       | SDFFRQX2M | 1.046 | 0.061 |   4.113 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.490 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | RegFile/\memory_reg[7][4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.490 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin RegFile/\memory_reg[7][5] /CK 
Endpoint:   RegFile/\memory_reg[7][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.113
= Slack Time                    5.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.490 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.423 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.384 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.158 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.796 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.543 | 
     | RegFile/\memory_reg[7][5]             | RN ^       | SDFFRQX2M | 1.046 | 0.061 |   4.113 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.490 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | RegFile/\memory_reg[7][5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.490 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin RegFile/\memory_reg[6][5] /CK 
Endpoint:   RegFile/\memory_reg[6][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.111
= Slack Time                    5.493
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.493 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.425 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.386 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.160 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.798 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.545 | 
     | RegFile/\memory_reg[6][5]             | RN ^       | SDFFRQX2M | 1.046 | 0.059 |   4.111 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.493 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | RegFile/\memory_reg[6][5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.493 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin RegFile/\memory_reg[4][4] /CK 
Endpoint:   RegFile/\memory_reg[4][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.110
= Slack Time                    5.493
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.493 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.426 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.387 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.161 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.799 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.546 | 
     | RegFile/\memory_reg[4][4]             | RN ^       | SDFFRQX2M | 1.046 | 0.058 |   4.110 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.493 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | RegFile/\memory_reg[4][4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.493 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin RegFile/\memory_reg[6][4] /CK 
Endpoint:   RegFile/\memory_reg[6][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.110
= Slack Time                    5.493
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.493 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.426 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.387 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.161 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.799 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.546 | 
     | RegFile/\memory_reg[6][4]             | RN ^       | SDFFRQX2M | 1.046 | 0.058 |   4.110 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.493 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | RegFile/\memory_reg[6][4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.493 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin RegFile/\memory_reg[5][4] /CK 
Endpoint:   RegFile/\memory_reg[5][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.110
= Slack Time                    5.493
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.493 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.426 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.387 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.161 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.799 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.546 | 
     | RegFile/\memory_reg[5][4]             | RN ^       | SDFFRQX2M | 1.046 | 0.058 |   4.110 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.493 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | RegFile/\memory_reg[5][4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.493 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin RegFile/\memory_reg[5][5] /CK 
Endpoint:   RegFile/\memory_reg[5][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.110
= Slack Time                    5.494
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.494 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.426 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.387 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.161 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.799 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.546 | 
     | RegFile/\memory_reg[5][5]             | RN ^       | SDFFRQX2M | 1.046 | 0.058 |   4.110 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.494 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | RegFile/\memory_reg[5][5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.494 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RegFile/\memory_reg[6][6] /CK 
Endpoint:   RegFile/\memory_reg[6][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.109
= Slack Time                    5.494
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.494 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.427 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.388 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.162 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.800 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.547 | 
     | RegFile/\memory_reg[6][6]             | RN ^       | SDFFRQX2M | 1.046 | 0.057 |   4.109 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.494 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | RegFile/\memory_reg[6][6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.494 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RegFile/\memory_reg[5][6] /CK 
Endpoint:   RegFile/\memory_reg[5][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.109
= Slack Time                    5.494
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.494 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.427 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.388 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.162 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.800 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.547 | 
     | RegFile/\memory_reg[5][6]             | RN ^       | SDFFRQX2M | 1.046 | 0.057 |   4.109 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.494 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | RegFile/\memory_reg[5][6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.494 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegFile/\memory_reg[4][6] /CK 
Endpoint:   RegFile/\memory_reg[4][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.109
= Slack Time                    5.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.495 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.427 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.388 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.162 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.800 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.547 | 
     | RegFile/\memory_reg[4][6]             | RN ^       | SDFFRQX2M | 1.046 | 0.057 |   4.109 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.495 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | RegFile/\memory_reg[4][6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.495 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RegFile/\memory_reg[4][5] /CK 
Endpoint:   RegFile/\memory_reg[4][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.108
= Slack Time                    5.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.495 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.428 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.389 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.163 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.801 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.548 | 
     | RegFile/\memory_reg[4][5]             | RN ^       | SDFFRQX2M | 1.046 | 0.056 |   4.108 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.495 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | RegFile/\memory_reg[4][5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.495 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RegFile/\memory_reg[4][2] /CK 
Endpoint:   RegFile/\memory_reg[4][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.106
= Slack Time                    5.497
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.497 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.430 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.390 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.165 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.803 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.550 | 
     | RegFile/\memory_reg[4][2]             | RN ^       | SDFFRQX2M | 1.046 | 0.054 |   4.106 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.497 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | RegFile/\memory_reg[4][2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.497 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RegFile/\memory_reg[5][2] /CK 
Endpoint:   RegFile/\memory_reg[5][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.104
= Slack Time                    5.499
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.499 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.432 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.393 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.167 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.805 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.552 | 
     | RegFile/\memory_reg[5][2]             | RN ^       | SDFFRQX2M | 1.046 | 0.052 |   4.104 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.499 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | RegFile/\memory_reg[5][2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.499 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RegFile/\memory_reg[6][1] /CK 
Endpoint:   RegFile/\memory_reg[6][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.104
= Slack Time                    5.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.500 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.433 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.393 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.168 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.806 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.552 | 
     | RegFile/\memory_reg[6][1]             | RN ^       | SDFFRQX2M | 1.046 | 0.051 |   4.104 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.500 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | RegFile/\memory_reg[6][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.500 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegFile/\memory_reg[7][3] /CK 
Endpoint:   RegFile/\memory_reg[7][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.104
= Slack Time                    5.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.500 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.433 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.393 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.168 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.806 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.552 | 
     | RegFile/\memory_reg[7][3]             | RN ^       | SDFFRQX2M | 1.046 | 0.051 |   4.104 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.500 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | RegFile/\memory_reg[7][3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.500 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RegFile/\memory_reg[4][7] /CK 
Endpoint:   RegFile/\memory_reg[4][7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.104
= Slack Time                    5.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.500 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.433 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.393 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.168 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.806 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.552 | 
     | RegFile/\memory_reg[4][7]             | RN ^       | SDFFRQX2M | 1.046 | 0.051 |   4.104 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.500 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | RegFile/\memory_reg[4][7] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.500 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RegFile/\memory_reg[5][0] /CK 
Endpoint:   RegFile/\memory_reg[5][0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.104
= Slack Time                    5.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.500 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.433 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.393 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.168 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.806 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.552 | 
     | RegFile/\memory_reg[5][0]             | RN ^       | SDFFRQX2M | 1.046 | 0.051 |   4.104 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.500 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | RegFile/\memory_reg[5][0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.500 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RegFile/\memory_reg[5][3] /CK 
Endpoint:   RegFile/\memory_reg[5][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.104
= Slack Time                    5.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.500 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.433 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.393 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.168 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.806 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.552 | 
     | RegFile/\memory_reg[5][3]             | RN ^       | SDFFRQX2M | 1.046 | 0.051 |   4.104 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.500 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | RegFile/\memory_reg[5][3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.500 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RegFile/\memory_reg[7][1] /CK 
Endpoint:   RegFile/\memory_reg[7][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.103
= Slack Time                    5.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.500 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.433 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.394 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.168 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.806 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.553 | 
     | RegFile/\memory_reg[7][1]             | RN ^       | SDFFRQX2M | 1.046 | 0.051 |   4.103 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.500 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L5_I13         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | RegFile/\memory_reg[7][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.500 | 
     +------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RegFile/\memory_reg[3][0] /CK 
Endpoint:   RegFile/\memory_reg[3][0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.103
= Slack Time                    5.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.500 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.433 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.394 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.168 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.806 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.553 | 
     | RegFile/\memory_reg[3][0]             | RN ^       | SDFFRQX2M | 1.046 | 0.051 |   4.103 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.500 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | RegFile/\memory_reg[3][0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.500 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RegFile/\memory_reg[7][0] /CK 
Endpoint:   RegFile/\memory_reg[7][0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.103
= Slack Time                    5.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.500 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.433 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.394 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.168 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.806 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.553 | 
     | RegFile/\memory_reg[7][0]             | RN ^       | SDFFRQX2M | 1.046 | 0.051 |   4.103 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.500 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | RegFile/\memory_reg[7][0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.500 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegFile/\memory_reg[2][1] /CK 
Endpoint:   RegFile/\memory_reg[2][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.103
= Slack Time                    5.501
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.501 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.433 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.394 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.169 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.807 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.553 | 
     | RegFile/\memory_reg[2][1]             | RN ^       | SDFFRQX2M | 1.046 | 0.050 |   4.103 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.501 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | RegFile/\memory_reg[2][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.501 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegFile/\memory_reg[6][0] /CK 
Endpoint:   RegFile/\memory_reg[6][0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.103
= Slack Time                    5.501
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.501 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.434 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.394 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.169 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.807 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.553 | 
     | RegFile/\memory_reg[6][0]             | RN ^       | SDFFRQX2M | 1.046 | 0.050 |   4.103 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.501 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | RegFile/\memory_reg[6][0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.501 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegFile/\memory_reg[3][1] /CK 
Endpoint:   RegFile/\memory_reg[3][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.102
= Slack Time                    5.501
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.501 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.434 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.395 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.169 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.807 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.554 | 
     | RegFile/\memory_reg[3][1]             | RN ^       | SDFFRQX2M | 1.046 | 0.050 |   4.102 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.501 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.501 | 
     | RegFile/\memory_reg[3][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.501 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegFile/\memory_reg[3][2] /CK 
Endpoint:   RegFile/\memory_reg[3][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.102
= Slack Time                    5.502
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.502 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.434 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.395 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.170 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.808 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.554 | 
     | RegFile/\memory_reg[3][2]             | RN ^       | SDFFRQX2M | 1.046 | 0.049 |   4.102 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.502 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.502 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.502 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.502 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.502 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.502 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.502 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.502 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.502 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.502 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.502 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.502 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.502 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.502 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.502 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.502 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.502 | 
     | RegFile/\memory_reg[3][2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.502 | 
     +------------------------------------------------------------------------------------------+ 

