#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Feb 16 21:35:19 2025
# Process ID: 29780
# Current directory: E:/Vivado/fft_pipeline_multimode
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23652 E:\Vivado\fft_pipeline_multimode\fft_pipeline_multimode.xpr
# Log file: E:/Vivado/fft_pipeline_multimode/vivado.log
# Journal file: E:/Vivado/fft_pipeline_multimode\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/xsim.dir/tb_fft_multimode_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 16 23:29:49 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 920.562 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 949.098 ; gain = 28.535
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1028.832 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
set_property xsim.view E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:168]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1071.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol fft_ctrl_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:167]
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:169]
INFO: [VRFC 10-2458] undeclared symbol dataout_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:206]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1071.523 ; gain = 0.000
run 10 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol resort_xn1_re_in, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:141]
INFO: [VRFC 10-2458] undeclared symbol fft_ctrl_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:167]
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:169]
INFO: [VRFC 10-2458] undeclared symbol fft_ctrl_xn1_re_in, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:170]
INFO: [VRFC 10-2458] undeclared symbol dataout_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:206]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'x_re_resorted' [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:141]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'xn1_re' [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:170]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1071.523 ; gain = 0.000
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 10 us
save_wave_config {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol resort_xn1_re_in, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:141]
INFO: [VRFC 10-2458] undeclared symbol fft_ctrl_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:167]
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:169]
INFO: [VRFC 10-2458] undeclared symbol fft_ctrl_xn1_re_in, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:170]
INFO: [VRFC 10-2458] undeclared symbol dataout_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:206]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'x_re_resorted' [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:141]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'xn1_re' [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:170]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1071.523 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1071.523 ; gain = 0.000
run 10 us
save_wave_config {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg}
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
save_wave_config {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1071.523 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1071.523 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
save_wave_config {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1100.199 ; gain = 5.738
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1124.668 ; gain = 0.000
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
WARNING: File/Multi-channel descriptor (-20000) passed to $fclose in file E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v at line 122 is not valid.
WARNING: File/Multi-channel descriptor (-19999) passed to $fclose in file E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v at line 123 is not valid.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1140.688 ; gain = 0.000
run 100 us
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 100 us
save_wave_config {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 100 us
save_wave_config {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg}
save_wave_config {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1140.688 ; gain = 0.000
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1163.309 ; gain = 0.000
run 100 us
run 100 us
save_wave_config {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg}
save_wave_config {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1163.309 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
save_wave_config {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
save_wave_config {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg}
save_wave_config {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1227.535 ; gain = 0.000
run all
INFO: [Device 21-403] Loading part xc7a200tfbg484-3
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/wn_re_512_fixed16.coe' provided. It will be converted relative to IP Instance files '../../../../fft_pipeline_multimode.srcs/sources_1/ip/wn_re_512_fixed16.coe'
set_property -dict [list CONFIG.Coe_File {E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/wn_re_512_fixed16.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/wn_re_512_fixed16.coe' provided. It will be converted relative to IP Instance files '../wn_re_512_fixed16.coe'
generate_target all [get_files  E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.runs/blk_mem_gen_0_synth_1

launch_runs -jobs 20 blk_mem_gen_0_synth_1
[Tue Feb 18 03:29:46 2025] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.ip_user_files -ipstatic_source_dir E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.cache/compile_simlib/modelsim} {questa=E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.cache/compile_simlib/questa} {riviera=E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.cache/compile_simlib/riviera} {activehdl=E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/wn_im_512_fixed16.coe' provided. It will be converted relative to IP Instance files '../../../../fft_pipeline_multimode.srcs/sources_1/ip/wn_im_512_fixed16.coe'
set_property -dict [list CONFIG.Coe_File {E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/wn_im_512_fixed16.coe}] [get_ips blk_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/wn_im_512_fixed16.coe' provided. It will be converted relative to IP Instance files '../wn_im_512_fixed16.coe'
generate_target all [get_files  E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_1'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.runs/blk_mem_gen_1_synth_1

launch_runs -jobs 20 blk_mem_gen_1_synth_1
[Tue Feb 18 03:31:11 2025] Launched blk_mem_gen_1_synth_1...
Run output will be captured here: E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.runs/blk_mem_gen_1_synth_1/runme.log
export_simulation -of_objects [get_files E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.ip_user_files -ipstatic_source_dir E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.cache/compile_simlib/modelsim} {questa=E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.cache/compile_simlib/questa} {riviera=E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.cache/compile_simlib/riviera} {activehdl=E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_wave_config {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/xsim.dir/tb_fft_multimode_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 18 03:36:25 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1466.059 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg}
save_wave_config {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
save_wave_config {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1466.059 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1466.059 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1466.059 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
save_wave_config {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1466.059 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_multimode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_re_512_fixed16.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim/wn_im_512_fixed16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_multimode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e15bab3544f498e9422ccc51c2b1a8a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_multimode_behav xil_defaultlib.tb_fft_multimode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_2x16x512bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.in_resort
Compiling module xil_defaultlib.butterfly
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_multimode
Compiling module xil_defaultlib.tb_fft_multimode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_multimode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_multimode_behav -key {Behavioral:sim_1:Functional:tb_fft_multimode} -tclbatch {tb_fft_multimode.tcl} -view {E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Vivado/fft_pipeline_multimode/tb_fft_multimode_behav.wcfg
source tb_fft_multimode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_re_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fft_multimode.u_fft_multimode.u_w_im_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_multimode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
launch_runs impl_1 -jobs 20
[Wed Feb 19 00:29:01 2025] Launched synth_1...
Run output will be captured here: E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.runs/synth_1/runme.log
[Wed Feb 19 00:29:01 2025] Launched impl_1...
Run output will be captured here: E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 6452 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1796.250 ; gain = 59.414
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1796.250 ; gain = 59.414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1796.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1938.016 ; gain = 425.734
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_power -name {power_1}
Command: report_power -name power_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3182.035 ; gain = 144.605
report_methodology -name ultrafast_methodology_1 -checks {PDRC-204 PDRC-190 TIMING-43 TIMING-42 TIMING-41 TIMING-40 TIMING-39 TIMING-38 TIMING-37 TIMING-36 TIMING-35 TIMING-34 TIMING-33 TIMING-32 TIMING-31 TIMING-30 TIMING-29 TIMING-28 TIMING-27 TIMING-26 TIMING-25 TIMING-24 TIMING-23 TIMING-22 TIMING-21 TIMING-20 TIMING-19 TIMING-18 TIMING-17 TIMING-16 TIMING-15 TIMING-14 TIMING-13 TIMING-12 TIMING-11 TIMING-10 TIMING-9 TIMING-8 TIMING-7 TIMING-6 TIMING-5 TIMING-4 TIMING-3 TIMING-2 TIMING-1 XDCV-2 XDCV-1 XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-5 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-54 CLKC-53 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-18 CLKC-3 CLKC-2 CLKC-1 REQP-1959 LUTAR-1 HPDR-1 NTCN-1 CKLD-2 CKLD-1 DPIR-1 CKBF-1 SYNTH-14 SYNTH-13 SYNTH-12 SYNTH-11 SYNTH-10 SYNTH-9 SYNTH-16 SYNTH-15 SYNTH-6 SYNTH-5 SYNTH-4}
Command: report_methodology -name ultrafast_methodology_1 -checks {PDRC-204 PDRC-190 TIMING-43 TIMING-42 TIMING-41 TIMING-40 TIMING-39 TIMING-38 TIMING-37 TIMING-36 TIMING-35 TIMING-34 TIMING-33 TIMING-32 TIMING-31 TIMING-30 TIMING-29 TIMING-28 TIMING-27 TIMING-26 TIMING-25 TIMING-24 TIMING-23 TIMING-22 TIMING-21 TIMING-20 TIMING-19 TIMING-18 TIMING-17 TIMING-16 TIMING-15 TIMING-14 TIMING-13 TIMING-12 TIMING-11 TIMING-10 TIMING-9 TIMING-8 TIMING-7 TIMING-6 TIMING-5 TIMING-4 TIMING-3 TIMING-2 TIMING-1 XDCV-2 XDCV-1 XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-5 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-54 CLKC-53 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-18 CLKC-3 CLKC-2 CLKC-1 REQP-1959 LUTAR-1 HPDR-1 NTCN-1 CKLD-2 CKLD-1 DPIR-1 CKBF-1 SYNTH-14 SYNTH-13 SYNTH-12 SYNTH-11 SYNTH-10 SYNTH-9 SYNTH-16 SYNTH-15 SYNTH-6 SYNTH-5 SYNTH-4}
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
report_methodology completed successfully
report_utilization -name utilization_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 19 02:34:48 2025...
