<html>
<head>
<meta charset="UTF-8">
<title>Svl</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=ACL2____SVL">Click for Svl in the Full Manual</a></h3>

<p>A framework to simulate Verilog designs with retained design hiearchy</p> 
<p>Similar to <a href="SV____SVTV.html">sv::svtv</a>, SVL semantics is converted from <a href="ACL2____SV.html">sv</a> 
 to simulate Verilog designs but it can retain design hierarchy by not 
 flattening and composing selected modules. It supports combinational and 
 sequential circuits but it fails in case of combinational loops. 
</p> 
 
<p>  You  need <a href="ACL2____VL.html">vl</a>  and  <a href="ACL2____SV.html">sv</a>  designs to  create  SVL 
designs. You  can use  functions <a href="ACL2____SVL-FLATTEN-DESIGN.html">svl-flatten-design</a> to  create SVL 
design, and <a href="ACL2____SVL-RUN.html">svl-run</a> to run the generated design.</p> 
 
<p> Using the SVL system, you can perform hierarchical reasoning on Verilog 
designs. For combinational submodules, you can have a rewrite rule replacing 
<a href="SVL____SVL-RUN-PHASE-WOG.html">svl-run-phase-wog</a> instance of that submodule with its specification, and 
that rule can be applied when rewriting the main module. See <a href="RP____MULTIPLIER-VERIFICATION.html">rp::multiplier-verification</a> for a use case. </p>  

</body>
</html>
