Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar 14 14:29:17 2025
| Host         : Brodrics_laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file memory_top_control_sets_placed.rpt
| Design       : memory_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             193 |           53 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------+-----------------------+------------------+----------------+--------------+
|    Clock Signal    |     Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-----------------------+-----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG     |                       | bdb/r_btn/led_OBUF[1] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     |                       | led_OBUF_BUFG[11]     |                1 |              1 |         1.00 |
|  led_OBUF_BUFG[11] |                       | bdb/r_btn/led_OBUF[1] |                1 |              1 |         1.00 |
|  disp/U1/CLK       |                       |                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | addrcont/inc/E[0]     | bdb/u_btn/SR[0]       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | bdb/r_btn/led_OBUF[2] |                       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG     | bdb/r_btn/led_OBUF[3] |                       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG     |                       |                       |               25 |             89 |         3.56 |
|  div1/cnt_reg[15]  |                       |                       |               27 |            100 |         3.70 |
+--------------------+-----------------------+-----------------------+------------------+----------------+--------------+


