*** Start analyzing build configuration ***
Auto-config - Scanning: /home/student/akamien/VDIC/Lab0
Auto-config - VLOG: /home/student/akamien/VDIC/Lab0
Auto-config - Wrote:
    /home/student/akamien/VDIC/Lab0/.dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/student/akamien/VDIC/Lab0/.dvt/default.build
    -f /home/student/akamien/VDIC/Lab0/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/student/akamien/VDIC/Lab0/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [18 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/akamien/VDIC/Lab0/apple.sv ...
Done /home/student/akamien/VDIC/Lab0/apple.sv [8 ms, 13 lines, SystemVerilog_2012] ...
Loading (2) /home/student/akamien/VDIC/Lab0/apple_tb.sv ...
Done /home/student/akamien/VDIC/Lab0/apple_tb.sv [2 ms, 55 lines, SystemVerilog_2012] ...
*** Done invocation #1 [8 ms] ***
*** Done parsing [LT 4.0 ms, PT 8.0 ms] ***
*** Total number of lines [68] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [13 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step 1 (Verilog - RI) [0 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [1 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [0 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [52 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [51 ms] ...
Performing mixed post full build step 7 (Verilog - US) [51 ms] ...
*** Done mixed mode extension build [220 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [2 ms] ***
*** Total build time [252 ms] ***
