Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar  5 09:20:11 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fnd_controller_timing_summary_routed.rpt -pb fnd_controller_timing_summary_routed.pb -rpx fnd_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : fnd_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.118        0.000                      0                   39        0.267        0.000                      0                   39        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.118        0.000                      0                   39        0.267        0.000                      0                   39        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.211ns (24.963%)  route 3.640ns (75.037%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.566     5.087    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  U_Clk_Divider/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  U_Clk_Divider/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.714     6.220    U_Clk_Divider/r_counter[20]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.296     6.516 r  U_Clk_Divider/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.460     6.976    U_Clk_Divider/r_counter[23]_i_7_n_0
    SLICE_X55Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.100 r  U_Clk_Divider/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.671    U_Clk_Divider/r_counter[23]_i_6_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.795 r  U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.370    U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.494 f  U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.320     9.815    U_Clk_Divider/r_clk
    SLICE_X55Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.939 r  U_Clk_Divider/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.939    U_Clk_Divider/r_counter_0[22]
    SLICE_X55Y15         FDCE                                         r  U_Clk_Divider/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.446    14.787    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  U_Clk_Divider/r_counter_reg[22]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X55Y15         FDCE (Setup_fdce_C_D)        0.031    15.057    U_Clk_Divider/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.211ns (24.973%)  route 3.638ns (75.027%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.566     5.087    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  U_Clk_Divider/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  U_Clk_Divider/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.714     6.220    U_Clk_Divider/r_counter[20]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.296     6.516 r  U_Clk_Divider/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.460     6.976    U_Clk_Divider/r_counter[23]_i_7_n_0
    SLICE_X55Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.100 r  U_Clk_Divider/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.671    U_Clk_Divider/r_counter[23]_i_6_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.795 r  U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.370    U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.494 f  U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.318     9.813    U_Clk_Divider/r_clk
    SLICE_X55Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.937 r  U_Clk_Divider/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.937    U_Clk_Divider/r_counter_0[18]
    SLICE_X55Y15         FDCE                                         r  U_Clk_Divider/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.446    14.787    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  U_Clk_Divider/r_counter_reg[18]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X55Y15         FDCE (Setup_fdce_C_D)        0.029    15.055    U_Clk_Divider/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.239ns (25.393%)  route 3.640ns (74.607%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.566     5.087    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  U_Clk_Divider/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  U_Clk_Divider/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.714     6.220    U_Clk_Divider/r_counter[20]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.296     6.516 r  U_Clk_Divider/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.460     6.976    U_Clk_Divider/r_counter[23]_i_7_n_0
    SLICE_X55Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.100 r  U_Clk_Divider/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.671    U_Clk_Divider/r_counter[23]_i_6_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.795 r  U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.370    U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.494 f  U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.320     9.815    U_Clk_Divider/r_clk
    SLICE_X55Y15         LUT2 (Prop_lut2_I0_O)        0.152     9.967 r  U_Clk_Divider/r_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.967    U_Clk_Divider/r_counter_0[23]
    SLICE_X55Y15         FDCE                                         r  U_Clk_Divider/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.446    14.787    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  U_Clk_Divider/r_counter_reg[23]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X55Y15         FDCE (Setup_fdce_C_D)        0.075    15.101    U_Clk_Divider/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 1.239ns (25.404%)  route 3.638ns (74.596%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.566     5.087    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  U_Clk_Divider/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  U_Clk_Divider/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.714     6.220    U_Clk_Divider/r_counter[20]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.296     6.516 r  U_Clk_Divider/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.460     6.976    U_Clk_Divider/r_counter[23]_i_7_n_0
    SLICE_X55Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.100 r  U_Clk_Divider/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.671    U_Clk_Divider/r_counter[23]_i_6_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.795 r  U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.370    U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.494 f  U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.318     9.813    U_Clk_Divider/r_clk
    SLICE_X55Y15         LUT2 (Prop_lut2_I0_O)        0.152     9.965 r  U_Clk_Divider/r_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.965    U_Clk_Divider/r_counter_0[21]
    SLICE_X55Y15         FDCE                                         r  U_Clk_Divider/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.446    14.787    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  U_Clk_Divider/r_counter_reg[21]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X55Y15         FDCE (Setup_fdce_C_D)        0.075    15.101    U_Clk_Divider/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 1.211ns (25.754%)  route 3.491ns (74.246%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.566     5.087    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  U_Clk_Divider/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  U_Clk_Divider/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.714     6.220    U_Clk_Divider/r_counter[20]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.296     6.516 r  U_Clk_Divider/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.460     6.976    U_Clk_Divider/r_counter[23]_i_7_n_0
    SLICE_X55Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.100 r  U_Clk_Divider/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.671    U_Clk_Divider/r_counter[23]_i_6_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.795 r  U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.370    U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.494 f  U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.171     9.665    U_Clk_Divider/r_clk
    SLICE_X55Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.789 r  U_Clk_Divider/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.789    U_Clk_Divider/r_counter_0[19]
    SLICE_X55Y14         FDCE                                         r  U_Clk_Divider/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.447    14.788    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  U_Clk_Divider/r_counter_reg[19]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X55Y14         FDCE (Setup_fdce_C_D)        0.031    15.083    U_Clk_Divider/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.087ns (23.676%)  route 3.504ns (76.324%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.566     5.087    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  U_Clk_Divider/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  U_Clk_Divider/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.714     6.220    U_Clk_Divider/r_counter[20]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.296     6.516 f  U_Clk_Divider/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.460     6.976    U_Clk_Divider/r_counter[23]_i_7_n_0
    SLICE_X55Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.100 f  U_Clk_Divider/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.671    U_Clk_Divider/r_counter[23]_i_6_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.795 f  U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.370    U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.494 r  U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.184     9.678    U_Clk_Divider/r_clk
    SLICE_X54Y14         FDCE                                         r  U_Clk_Divider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.447    14.788    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X54Y14         FDCE                                         r  U_Clk_Divider/r_clk_reg/C
                         clock pessimism              0.277    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X54Y14         FDCE (Setup_fdce_C_D)       -0.058    14.972    U_Clk_Divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.211ns (25.765%)  route 3.489ns (74.235%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.566     5.087    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  U_Clk_Divider/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  U_Clk_Divider/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.714     6.220    U_Clk_Divider/r_counter[20]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.296     6.516 r  U_Clk_Divider/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.460     6.976    U_Clk_Divider/r_counter[23]_i_7_n_0
    SLICE_X55Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.100 r  U_Clk_Divider/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.671    U_Clk_Divider/r_counter[23]_i_6_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.795 r  U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.370    U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.494 f  U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.169     9.663    U_Clk_Divider/r_clk
    SLICE_X55Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.787 r  U_Clk_Divider/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.787    U_Clk_Divider/r_counter_0[14]
    SLICE_X55Y14         FDCE                                         r  U_Clk_Divider/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.447    14.788    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  U_Clk_Divider/r_counter_reg[14]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X55Y14         FDCE (Setup_fdce_C_D)        0.029    15.081    U_Clk_Divider/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.239ns (26.193%)  route 3.491ns (73.807%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.566     5.087    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  U_Clk_Divider/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  U_Clk_Divider/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.714     6.220    U_Clk_Divider/r_counter[20]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.296     6.516 r  U_Clk_Divider/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.460     6.976    U_Clk_Divider/r_counter[23]_i_7_n_0
    SLICE_X55Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.100 r  U_Clk_Divider/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.671    U_Clk_Divider/r_counter[23]_i_6_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.795 r  U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.370    U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.494 f  U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.171     9.665    U_Clk_Divider/r_clk
    SLICE_X55Y14         LUT2 (Prop_lut2_I0_O)        0.152     9.817 r  U_Clk_Divider/r_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.817    U_Clk_Divider/r_counter_0[20]
    SLICE_X55Y14         FDCE                                         r  U_Clk_Divider/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.447    14.788    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  U_Clk_Divider/r_counter_reg[20]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X55Y14         FDCE (Setup_fdce_C_D)        0.075    15.127    U_Clk_Divider/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.239ns (26.204%)  route 3.489ns (73.796%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.566     5.087    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  U_Clk_Divider/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  U_Clk_Divider/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.714     6.220    U_Clk_Divider/r_counter[20]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.296     6.516 r  U_Clk_Divider/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.460     6.976    U_Clk_Divider/r_counter[23]_i_7_n_0
    SLICE_X55Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.100 r  U_Clk_Divider/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.671    U_Clk_Divider/r_counter[23]_i_6_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.795 r  U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.370    U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.494 f  U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.169     9.663    U_Clk_Divider/r_clk
    SLICE_X55Y14         LUT2 (Prop_lut2_I0_O)        0.152     9.815 r  U_Clk_Divider/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.815    U_Clk_Divider/r_counter_0[17]
    SLICE_X55Y14         FDCE                                         r  U_Clk_Divider/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.447    14.788    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  U_Clk_Divider/r_counter_reg[17]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X55Y14         FDCE (Setup_fdce_C_D)        0.075    15.127    U_Clk_Divider/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  5.311    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.211ns (26.720%)  route 3.321ns (73.280%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.566     5.087    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  U_Clk_Divider/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  U_Clk_Divider/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.714     6.220    U_Clk_Divider/r_counter[20]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.296     6.516 r  U_Clk_Divider/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.460     6.976    U_Clk_Divider/r_counter[23]_i_7_n_0
    SLICE_X55Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.100 r  U_Clk_Divider/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.671    U_Clk_Divider/r_counter[23]_i_6_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.795 r  U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.370    U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.494 f  U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.001     9.495    U_Clk_Divider/r_clk
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.124     9.619 r  U_Clk_Divider/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.619    U_Clk_Divider/r_counter_0[15]
    SLICE_X55Y13         FDCE                                         r  U_Clk_Divider/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.447    14.788    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  U_Clk_Divider/r_counter_reg[15]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X55Y13         FDCE (Setup_fdce_C_D)        0.029    15.056    U_Clk_Divider/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  5.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U_Counter_10000/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_10000/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.475    U_Counter_10000/clk
    SLICE_X60Y10         FDCE                                         r  U_Counter_10000/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U_Counter_10000/count_reg[10]/Q
                         net (fo=44, routed)          0.127     1.766    U_Counter_10000/out[10]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  U_Counter_10000/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    U_Counter_10000/count_reg[8]_i_1_n_5
    SLICE_X60Y10         FDCE                                         r  U_Counter_10000/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.862     1.989    U_Counter_10000/clk
    SLICE_X60Y10         FDCE                                         r  U_Counter_10000/count_reg[10]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y10         FDCE (Hold_fdce_C_D)         0.134     1.609    U_Counter_10000/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 U_Counter_10000/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_10000/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.380%)  route 0.139ns (33.620%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    U_Counter_10000/clk
    SLICE_X60Y8          FDCE                                         r  U_Counter_10000/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  U_Counter_10000/count_reg[2]/Q
                         net (fo=22, routed)          0.139     1.779    U_Counter_10000/out[2]
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.889 r  U_Counter_10000/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    U_Counter_10000/count_reg[0]_i_1_n_5
    SLICE_X60Y8          FDCE                                         r  U_Counter_10000/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.990    U_Counter_10000/clk
    SLICE_X60Y8          FDCE                                         r  U_Counter_10000/count_reg[2]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y8          FDCE (Hold_fdce_C_D)         0.134     1.610    U_Counter_10000/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 U_Counter_10000/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_10000/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.475    U_Counter_10000/clk
    SLICE_X60Y10         FDCE                                         r  U_Counter_10000/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U_Counter_10000/count_reg[10]/Q
                         net (fo=44, routed)          0.127     1.766    U_Counter_10000/out[10]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.912 r  U_Counter_10000/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.912    U_Counter_10000/count_reg[8]_i_1_n_4
    SLICE_X60Y10         FDCE                                         r  U_Counter_10000/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.862     1.989    U_Counter_10000/clk
    SLICE_X60Y10         FDCE                                         r  U_Counter_10000/count_reg[11]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y10         FDCE (Hold_fdce_C_D)         0.134     1.609    U_Counter_10000/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 U_Counter_10000/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_10000/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.310ns (69.077%)  route 0.139ns (30.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    U_Counter_10000/clk
    SLICE_X60Y8          FDCE                                         r  U_Counter_10000/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  U_Counter_10000/count_reg[2]/Q
                         net (fo=22, routed)          0.139     1.779    U_Counter_10000/out[2]
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.925 r  U_Counter_10000/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.925    U_Counter_10000/count_reg[0]_i_1_n_4
    SLICE_X60Y8          FDCE                                         r  U_Counter_10000/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.990    U_Counter_10000/clk
    SLICE_X60Y8          FDCE                                         r  U_Counter_10000/count_reg[3]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y8          FDCE (Hold_fdce_C_D)         0.134     1.610    U_Counter_10000/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U_Counter_10000/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_10000/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    U_Counter_10000/clk
    SLICE_X60Y8          FDCE                                         r  U_Counter_10000/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDCE (Prop_fdce_C_Q)         0.164     1.640 f  U_Counter_10000/count_reg[0]/Q
                         net (fo=11, routed)          0.175     1.815    U_Counter_10000/out[0]
    SLICE_X60Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.860 r  U_Counter_10000/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.860    U_Counter_10000/count[0]_i_2_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.930 r  U_Counter_10000/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.930    U_Counter_10000/count_reg[0]_i_1_n_7
    SLICE_X60Y8          FDCE                                         r  U_Counter_10000/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.990    U_Counter_10000/clk
    SLICE_X60Y8          FDCE                                         r  U_Counter_10000/count_reg[0]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y8          FDCE (Hold_fdce_C_D)         0.134     1.610    U_Counter_10000/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.604%)  route 0.231ns (55.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.447    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y10         FDCE                                         r  U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.231     1.819    U_Clk_Divider/r_counter[0]
    SLICE_X55Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.864 r  U_Clk_Divider/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    U_Clk_Divider/r_counter_0[0]
    SLICE_X55Y10         FDCE                                         r  U_Clk_Divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.835     1.962    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y10         FDCE                                         r  U_Clk_Divider/r_counter_reg[0]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X55Y10         FDCE (Hold_fdce_C_D)         0.092     1.539    U_Clk_Divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 U_Counter_10000/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_10000/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.275ns (59.552%)  route 0.187ns (40.448%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.475    U_Counter_10000/clk
    SLICE_X60Y11         FDCE                                         r  U_Counter_10000/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U_Counter_10000/count_reg[13]/Q
                         net (fo=49, routed)          0.187     1.826    U_Counter_10000/out[13]
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.937 r  U_Counter_10000/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.937    U_Counter_10000/count_reg[12]_i_1_n_6
    SLICE_X60Y11         FDCE                                         r  U_Counter_10000/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.862     1.989    U_Counter_10000/clk
    SLICE_X60Y11         FDCE                                         r  U_Counter_10000/count_reg[13]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y11         FDCE (Hold_fdce_C_D)         0.134     1.609    U_Counter_10000/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 U_Counter_10000/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_10000/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.275ns (59.552%)  route 0.187ns (40.448%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    U_Counter_10000/clk
    SLICE_X60Y8          FDCE                                         r  U_Counter_10000/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  U_Counter_10000/count_reg[1]/Q
                         net (fo=17, routed)          0.187     1.827    U_Counter_10000/out[1]
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.938 r  U_Counter_10000/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.938    U_Counter_10000/count_reg[0]_i_1_n_6
    SLICE_X60Y8          FDCE                                         r  U_Counter_10000/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.990    U_Counter_10000/clk
    SLICE_X60Y8          FDCE                                         r  U_Counter_10000/count_reg[1]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y8          FDCE (Hold_fdce_C_D)         0.134     1.610    U_Counter_10000/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 U_Counter_10000/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_10000/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.275ns (58.019%)  route 0.199ns (41.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    U_Counter_10000/clk
    SLICE_X60Y9          FDCE                                         r  U_Counter_10000/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  U_Counter_10000/count_reg[5]/Q
                         net (fo=25, routed)          0.199     1.839    U_Counter_10000/out[5]
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.950 r  U_Counter_10000/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.950    U_Counter_10000/count_reg[4]_i_1_n_6
    SLICE_X60Y9          FDCE                                         r  U_Counter_10000/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.990    U_Counter_10000/clk
    SLICE_X60Y9          FDCE                                         r  U_Counter_10000/count_reg[5]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y9          FDCE (Hold_fdce_C_D)         0.134     1.610    U_Counter_10000/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 U_Counter_10000/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_10000/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.275ns (58.011%)  route 0.199ns (41.989%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.475    U_Counter_10000/clk
    SLICE_X60Y10         FDCE                                         r  U_Counter_10000/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U_Counter_10000/count_reg[9]/Q
                         net (fo=27, routed)          0.199     1.838    U_Counter_10000/out[9]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.949 r  U_Counter_10000/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.949    U_Counter_10000/count_reg[8]_i_1_n_6
    SLICE_X60Y10         FDCE                                         r  U_Counter_10000/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.862     1.989    U_Counter_10000/clk
    SLICE_X60Y10         FDCE                                         r  U_Counter_10000/count_reg[9]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y10         FDCE (Hold_fdce_C_D)         0.134     1.609    U_Counter_10000/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   U_Clk_Divider/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y12   U_Clk_Divider/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y12   U_Clk_Divider/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y12   U_Clk_Divider/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y12   U_Clk_Divider/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y14   U_Clk_Divider/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y13   U_Clk_Divider/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y13   U_Clk_Divider/r_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y14   U_Clk_Divider/r_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Clk_Divider/r_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   U_Clk_Divider/r_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   U_Clk_Divider/r_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   U_Clk_Divider/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   U_Clk_Divider/r_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U_Clk_Divider/r_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   U_Clk_Divider/r_counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   U_Clk_Divider/r_counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U_Clk_Divider/r_counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U_Clk_Divider/r_counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   U_Clk_Divider/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   U_Clk_Divider/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   U_Clk_Divider/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   U_Clk_Divider/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   U_Clk_Divider/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   U_Clk_Divider/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   U_Clk_Divider/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   U_Clk_Divider/r_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   U_Clk_Divider/r_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   U_Clk_Divider/r_counter_reg[6]/C



