

================================================================
== Synthesis Summary Report of 'fast_accel'
================================================================
+ General Information: 
    * Date:           Fri Nov 11 20:46:53 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        fast
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------+----+-----------+-----------+-----+
    |               Modules               | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |      |    |           |           |     |
    |               & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +-------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------+----+-----------+-----------+-----+
    |+ fast_accel                         |     -|  0.17|    16783|  1.678e+05|         -|    16784|      -|        no|     -|   -|  7766 (7%)|  1651 (3%)|    -|
    | + fast_accel_Pipeline_Compute_Loop  |     -|  0.17|    16780|  1.678e+05|         -|    16780|      -|        no|     -|   -|  7697 (7%)|  1537 (2%)|    -|
    |  o Compute_Loop                     |     -|  3.30|    16778|  1.678e+05|        11|        1|  16769|       yes|     -|   -|          -|          -|    -|
    +-------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| img_in    | both          | 16    | 1      | 1      |
| img_out   | both          | 16    | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| cols      | ap_none | 32       |
| rows      | ap_none | 32       |
| threshold | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+------------+
| Argument  | Direction | Datatype   |
+-----------+-----------+------------+
| img_in    | in        | ap_int<9>* |
| threshold | in        | int        |
| img_out   | out       | ap_int<9>* |
| rows      | in        | int        |
| cols      | in        | int        |
+-----------+-----------+------------+

* SW-to-HW Mapping
+-----------+--------------+-----------+
| Argument  | HW Interface | HW Type   |
+-----------+--------------+-----------+
| img_in    | img_in       | interface |
| threshold | threshold    | port      |
| img_out   | img_out      | interface |
| rows      | rows         | port      |
| cols      | cols         | port      |
+-----------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+-------------------------------------+-----+--------+--------------+-----+--------+---------+
| + fast_accel                        | 0   |        |              |     |        |         |
|   op2_assign_fu_73_p2               | -   |        | op2_assign   | add | fabric | 0       |
|   op2_assign_1_fu_79_p2             | -   |        | op2_assign_1 | add | fabric | 0       |
|  + fast_accel_Pipeline_Compute_Loop | 0   |        |              |     |        |         |
|    in_j_V_2_fu_3275_p2              | -   |        | in_j_V_2     | add | fabric | 0       |
|    in_i_V_1_fu_3299_p2              | -   |        | in_i_V_1     | add | fabric | 0       |
|    ret_V_fu_5669_p2                 | -   |        | ret_V        | sub | fabric | 0       |
|    sub_ln61_fu_9675_p2              | -   |        | sub_ln61     | sub | fabric | 0       |
|    ret_V_1_fu_5679_p2               | -   |        | ret_V_1      | sub | fabric | 0       |
|    sub_ln61_1_fu_9680_p2            | -   |        | sub_ln61_1   | sub | fabric | 0       |
|    ret_V_2_fu_5689_p2               | -   |        | ret_V_2      | sub | fabric | 0       |
|    sub_ln61_2_fu_9685_p2            | -   |        | sub_ln61_2   | sub | fabric | 0       |
|    ret_V_3_fu_5699_p2               | -   |        | ret_V_3      | sub | fabric | 0       |
|    sub_ln61_3_fu_9690_p2            | -   |        | sub_ln61_3   | sub | fabric | 0       |
|    ret_V_4_fu_5709_p2               | -   |        | ret_V_4      | sub | fabric | 0       |
|    sub_ln61_4_fu_9695_p2            | -   |        | sub_ln61_4   | sub | fabric | 0       |
|    ret_V_5_fu_5719_p2               | -   |        | ret_V_5      | sub | fabric | 0       |
|    sub_ln61_5_fu_9700_p2            | -   |        | sub_ln61_5   | sub | fabric | 0       |
|    ret_V_6_fu_5729_p2               | -   |        | ret_V_6      | sub | fabric | 0       |
|    sub_ln61_6_fu_9705_p2            | -   |        | sub_ln61_6   | sub | fabric | 0       |
|    ret_V_7_fu_5739_p2               | -   |        | ret_V_7      | sub | fabric | 0       |
|    sub_ln61_7_fu_9710_p2            | -   |        | sub_ln61_7   | sub | fabric | 0       |
|    ret_V_8_fu_5749_p2               | -   |        | ret_V_8      | sub | fabric | 0       |
|    sub_ln61_8_fu_9715_p2            | -   |        | sub_ln61_8   | sub | fabric | 0       |
|    ret_V_9_fu_5759_p2               | -   |        | ret_V_9      | sub | fabric | 0       |
|    sub_ln61_9_fu_9720_p2            | -   |        | sub_ln61_9   | sub | fabric | 0       |
|    ret_V_10_fu_5769_p2              | -   |        | ret_V_10     | sub | fabric | 0       |
|    sub_ln61_10_fu_9725_p2           | -   |        | sub_ln61_10  | sub | fabric | 0       |
|    ret_V_11_fu_5779_p2              | -   |        | ret_V_11     | sub | fabric | 0       |
|    sub_ln61_11_fu_9730_p2           | -   |        | sub_ln61_11  | sub | fabric | 0       |
|    ret_V_12_fu_5789_p2              | -   |        | ret_V_12     | sub | fabric | 0       |
|    sub_ln61_12_fu_9735_p2           | -   |        | sub_ln61_12  | sub | fabric | 0       |
|    ret_V_13_fu_5799_p2              | -   |        | ret_V_13     | sub | fabric | 0       |
|    sub_ln61_13_fu_9740_p2           | -   |        | sub_ln61_13  | sub | fabric | 0       |
|    ret_V_14_fu_5809_p2              | -   |        | ret_V_14     | sub | fabric | 0       |
|    sub_ln61_14_fu_9745_p2           | -   |        | sub_ln61_14  | sub | fabric | 0       |
|    ret_V_15_fu_5819_p2              | -   |        | ret_V_15     | sub | fabric | 0       |
|    sub_ln61_15_fu_9750_p2           | -   |        | sub_ln61_15  | sub | fabric | 0       |
|    add_ln232_fu_10119_p2            | -   |        | add_ln232    | add | fabric | 0       |
|    add_ln232_1_fu_10129_p2          | -   |        | add_ln232_1  | add | fabric | 0       |
|    Comp_hard_V_fu_10139_p2          | -   |        | Comp_hard_V  | add | fabric | 0       |
|    add_ln232_3_fu_10181_p2          | -   |        | add_ln232_3  | add | fabric | 0       |
|    add_ln232_4_fu_10191_p2          | -   |        | add_ln232_4  | add | fabric | 0       |
|    add_ln232_5_fu_10201_p2          | -   |        | add_ln232_5  | add | fabric | 0       |
|    add_ln232_6_fu_10207_p2          | -   |        | add_ln232_6  | add | fabric | 0       |
|    add_ln232_7_fu_10217_p2          | -   |        | add_ln232_7  | add | fabric | 0       |
|    add_ln232_8_fu_10227_p2          | -   |        | add_ln232_8  | add | fabric | 0       |
|    add_ln232_9_fu_10309_p2          | -   |        | add_ln232_9  | add | fabric | 0       |
|    add_ln232_10_fu_10233_p2         | -   |        | add_ln232_10 | add | fabric | 0       |
|    add_ln232_11_fu_10243_p2         | -   |        | add_ln232_11 | add | fabric | 0       |
|    add_ln232_12_fu_10253_p2         | -   |        | add_ln232_12 | add | fabric | 0       |
|    add_ln232_13_fu_10259_p2         | -   |        | add_ln232_13 | add | fabric | 0       |
|    add_ln232_14_fu_10269_p2         | -   |        | add_ln232_14 | add | fabric | 0       |
|    add_ln232_15_fu_10279_p2         | -   |        | add_ln232_15 | add | fabric | 0       |
|    add_ln232_16_fu_10321_p2         | -   |        | add_ln232_16 | add | fabric | 0       |
|    Comp_soft_V_fu_10381_p2          | -   |        | Comp_soft_V  | add | fabric | 0       |
|    out_i_V_1_fu_10355_p2            | -   |        | out_i_V_1    | add | fabric | 0       |
|    out_j_V_1_fu_10294_p2            | -   |        | out_j_V_1    | add | fabric | 0       |
|    c_c_3_fu_3313_p2                 | -   |        | c_c_3        | add | fabric | 0       |
+-------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------------------------------+--------------------------------------------------------+
| Type            | Options                                                   | Location                                               |
+-----------------+-----------------------------------------------------------+--------------------------------------------------------+
| inline          |                                                           | fast/code_src/fast.cpp:11 in shift_data                |
| unroll          |                                                           | fast/code_src/fast.cpp:14 in shift_data                |
| inline          |                                                           | fast/code_src/fast.cpp:50 in calculation               |
| inline          |                                                           | fast/code_src/fast.cpp:144 in write_data               |
| array_partition | variable=buffer complete dim=1                            | fast/solution1/directives.tcl:7 in fast_accel, buffer  |
| interface       | axis register register_mode=both depth=17000 port=img_in  | fast/solution1/directives.tcl:8 in fast_accel, img_in  |
| interface       | axis register register_mode=both depth=17000 port=img_out | fast/solution1/directives.tcl:9 in fast_accel, img_out |
| pipeline        |                                                           | fast/solution1/directives.tcl:6 in fast_accel          |
+-----------------+-----------------------------------------------------------+--------------------------------------------------------+


