- 👋 Hi, I’m @Roshini Udaya
- 👀 I’m interested in exploring CPU architecture/ technologies and trying to implement them using RTL.
- 🌱 I’m currently learning to verify standard protocols using SystemVerilog and Universal Verification Methodology(UVM). 
- 💞️ I’m looking to collaborate on projects related to Digital Design.
- 📫 How to reach me: roshiniuday@gmail.com
- ⚡ Fond of Painting, food, and graphic design. 

<!---
RoshiniUdayaKumar/RoshiniUdayaKumar is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
