<stg><name>conv_1</name>


<trans_list>

<trans id="1831" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3280" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3281" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3282" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3283" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3284" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3285" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3286" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3287" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3288" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3335" from="11" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3336" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3289" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3290" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3291" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3292" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3293" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3294" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3295" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3296" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3297" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3298" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3299" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3300" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3301" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3302" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3303" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3304" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3305" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3306" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3307" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3308" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3309" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3310" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3311" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3312" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3313" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3314" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3315" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3316" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3317" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3318" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3319" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3320" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3321" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3322" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3323" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3324" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3325" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3326" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3327" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3328" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3329" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3330" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3331" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3332" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3333" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3334" from="57" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3  %c_0 = phi i5 [ 0, %0 ], [ %select_ln30_10, %branch0462 ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %urem_ln23 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten357 = phi i11 [ 0, %0 ], [ %add_ln8, %branch0462 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten357"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i7 [ 0, %0 ], [ %select_ln11, %branch0462 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4  %f_0_0 = phi i3 [ 0, %0 ], [ %add_ln14_2, %branch0462 ]

]]></Node>
<StgValue><ssdm name="f_0_0"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %urem_ln23 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:21  %icmp_ln8 = icmp eq i11 %indvar_flatten357, -696

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:22  %add_ln8 = add i11 1, %indvar_flatten357

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %icmp_ln8, label %2, label %Filter1_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop_begin:2  %icmp_ln11 = icmp eq i7 %indvar_flatten, 52

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:3  %select_ln30 = select i1 %icmp_ln11, i5 0, i5 %c_0

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:42  %xor_ln30 = xor i1 %icmp_ln11, true

]]></Node>
<StgValue><ssdm name="xor_ln30"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
Filter1_Loop_begin:43  %icmp_ln14 = icmp eq i3 %f_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:44  %and_ln30 = and i1 %icmp_ln14, %xor_ln30

]]></Node>
<StgValue><ssdm name="and_ln30"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:45  %add_ln23_9 = add i5 1, %select_ln30

]]></Node>
<StgValue><ssdm name="add_ln23_9"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:47  %or_ln30 = or i1 %and_ln30, %icmp_ln11

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:48  %select_ln30_9 = select i1 %or_ln30, i3 0, i3 %f_0_0

]]></Node>
<StgValue><ssdm name="select_ln30_9"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:49  %select_ln30_10 = select i1 %and_ln30, i5 %add_ln23_9, i5 %select_ln30

]]></Node>
<StgValue><ssdm name="select_ln30_10"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln23_1 = urem i5 %add_ln23_9, 3

]]></Node>
<StgValue><ssdm name="urem_ln23_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:224  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str230)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="80" st_id="4" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %urem_ln23 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln23_1 = urem i5 %add_ln23_9, 3

]]></Node>
<StgValue><ssdm name="urem_ln23_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch0462:16  %add_ln14_2 = add i3 3, %select_ln30_9

]]></Node>
<StgValue><ssdm name="add_ln14_2"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch0462:17  %add_ln11 = add i7 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
branch0462:18  %select_ln11 = select i1 %icmp_ln11, i7 1, i7 %add_ln11

]]></Node>
<StgValue><ssdm name="select_ln11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %urem_ln23 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln23_1 = urem i5 %add_ln23_9, 3

]]></Node>
<StgValue><ssdm name="urem_ln23_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="87" st_id="6" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %urem_ln23 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln23_1 = urem i5 %add_ln23_9, 3

]]></Node>
<StgValue><ssdm name="urem_ln23_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="89" st_id="7" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %urem_ln23 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln23_1 = urem i5 %add_ln23_9, 3

]]></Node>
<StgValue><ssdm name="urem_ln23_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %urem_ln23 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln23_1 = urem i5 %add_ln23_9, 3

]]></Node>
<StgValue><ssdm name="urem_ln23_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="93" st_id="9" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %urem_ln23 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln23_1 = urem i5 %add_ln23_9, 3

]]></Node>
<StgValue><ssdm name="urem_ln23_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="95" st_id="10" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %urem_ln23 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3">
<![CDATA[
:9  %trunc_ln23 = trunc i5 %urem_ln23 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="5">
<![CDATA[
:10  %zext_ln23_1 = zext i5 %c_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:11  %mul_ln23 = mul i12 43, %zext_ln23_1

]]></Node>
<StgValue><ssdm name="mul_ln23"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %udiv_ln = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln23, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:13  %c = add i5 1, %c_0

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="5">
<![CDATA[
:14  %zext_ln23_2 = zext i5 %c to i12

]]></Node>
<StgValue><ssdm name="zext_ln23_2"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:15  %mul_ln23_1 = mul i12 43, %zext_ln23_2

]]></Node>
<StgValue><ssdm name="mul_ln23_1"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %udiv_ln23_1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln23_1, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln23_1"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:39  %select_ln30_6 = select i1 %icmp_ln11, i5 0, i5 %udiv_ln

]]></Node>
<StgValue><ssdm name="select_ln30_6"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln23_1 = urem i5 %add_ln23_9, 3

]]></Node>
<StgValue><ssdm name="urem_ln23_1"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:59  %zext_ln23_15 = zext i5 %add_ln23_9 to i12

]]></Node>
<StgValue><ssdm name="zext_ln23_15"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop_begin:60  %mul_ln23_3 = mul i12 43, %zext_ln23_15

]]></Node>
<StgValue><ssdm name="mul_ln23_3"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:61  %udiv_ln23_mid1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln23_3, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln23_mid1"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:62  %select_ln30_12 = select i1 %and_ln30, i5 %udiv_ln23_mid1, i5 %select_ln30_6

]]></Node>
<StgValue><ssdm name="select_ln30_12"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %r_0 = phi i5 [ 0, %0 ], [ %select_ln30_1, %branch0462 ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %lshr_ln = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %r_0, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %r = add i5 1, %r_0

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %lshr_ln23_1 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %r, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="lshr_ln23_1"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17  %add_ln23_1 = add i5 2, %c_0

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="5">
<![CDATA[
:18  %zext_ln23_3 = zext i5 %add_ln23_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln23_3"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:19  %mul_ln23_2 = mul i12 43, %zext_ln23_3

]]></Node>
<StgValue><ssdm name="mul_ln23_2"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %udiv_ln23_2 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln23_2, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln23_2"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:4  %select_ln30_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0

]]></Node>
<StgValue><ssdm name="select_ln30_1"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %trunc_ln30 = trunc i5 %select_ln30_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:8  %select_ln30_2 = select i1 %icmp_ln11, i3 %lshr_ln23_1, i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="select_ln30_2"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:9  %zext_ln30_1 = zext i3 %select_ln30_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:10  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %select_ln30_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:11  %zext_ln23_4 = zext i6 %tmp to i7

]]></Node>
<StgValue><ssdm name="zext_ln23_4"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:12  %zext_ln23_5 = zext i6 %tmp to i8

]]></Node>
<StgValue><ssdm name="zext_ln23_5"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:13  %tmp_12 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %select_ln30_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="4">
<![CDATA[
Filter1_Loop_begin:14  %zext_ln23_6 = zext i4 %tmp_12 to i8

]]></Node>
<StgValue><ssdm name="zext_ln23_6"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:15  %add_ln23 = add i8 %zext_ln23_6, %zext_ln23_5

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop_begin:16  %add_ln23_3 = add i7 %zext_ln30_1, %zext_ln23_4

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:17  %add_ln23_4 = add i5 2, %r_0

]]></Node>
<StgValue><ssdm name="add_ln23_4"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:18  %lshr_ln23_1_mid1 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %add_ln23_4, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="lshr_ln23_1_mid1"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:19  %select_ln30_3 = select i1 %icmp_ln11, i3 %lshr_ln23_1_mid1, i3 %lshr_ln23_1

]]></Node>
<StgValue><ssdm name="select_ln30_3"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:20  %zext_ln30_2 = zext i3 %select_ln30_3 to i7

]]></Node>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:21  %tmp_13 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %select_ln30_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:22  %zext_ln23_9 = zext i6 %tmp_13 to i7

]]></Node>
<StgValue><ssdm name="zext_ln23_9"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:23  %zext_ln23_10 = zext i6 %tmp_13 to i8

]]></Node>
<StgValue><ssdm name="zext_ln23_10"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:24  %tmp_14 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %select_ln30_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="4">
<![CDATA[
Filter1_Loop_begin:25  %zext_ln23_11 = zext i4 %tmp_14 to i8

]]></Node>
<StgValue><ssdm name="zext_ln23_11"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:26  %add_ln23_5 = add i8 %zext_ln23_11, %zext_ln23_10

]]></Node>
<StgValue><ssdm name="add_ln23_5"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop_begin:27  %add_ln23_6 = add i7 %zext_ln30_2, %zext_ln23_9

]]></Node>
<StgValue><ssdm name="add_ln23_6"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:28  %select_ln30_4 = select i1 %icmp_ln11, i5 3, i5 2

]]></Node>
<StgValue><ssdm name="select_ln30_4"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:29  %add_ln30 = add i5 %r_0, %select_ln30_4

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:30  %zext_ln23_6_mid2_v = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %add_ln30, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="zext_ln23_6_mid2_v"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:31  %zext_ln23_12 = zext i3 %zext_ln23_6_mid2_v to i7

]]></Node>
<StgValue><ssdm name="zext_ln23_12"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:32  %tmp_15 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %zext_ln23_6_mid2_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:33  %zext_ln23_13 = zext i6 %tmp_15 to i7

]]></Node>
<StgValue><ssdm name="zext_ln23_13"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:34  %tmp_16 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %zext_ln23_6_mid2_v, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="4">
<![CDATA[
Filter1_Loop_begin:35  %zext_ln23_14 = zext i4 %tmp_16 to i7

]]></Node>
<StgValue><ssdm name="zext_ln23_14"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop_begin:36  %add_ln23_7 = add i7 %zext_ln23_14, %zext_ln23_13

]]></Node>
<StgValue><ssdm name="add_ln23_7"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop_begin:37  %add_ln23_8 = add i7 %zext_ln23_12, %zext_ln23_13

]]></Node>
<StgValue><ssdm name="add_ln23_8"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:38  %select_ln30_5 = select i1 %icmp_ln11, i3 0, i3 %trunc_ln23

]]></Node>
<StgValue><ssdm name="select_ln30_5"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:40  %select_ln30_7 = select i1 %icmp_ln11, i5 0, i5 %udiv_ln23_1

]]></Node>
<StgValue><ssdm name="select_ln30_7"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:41  %select_ln30_8 = select i1 %icmp_ln11, i5 0, i5 %udiv_ln23_2

]]></Node>
<StgValue><ssdm name="select_ln30_8"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln23_1 = urem i5 %add_ln23_9, 3

]]></Node>
<StgValue><ssdm name="urem_ln23_1"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:57  %trunc_ln23_1 = trunc i5 %urem_ln23_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln23_1"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:58  %select_ln30_11 = select i1 %and_ln30, i3 %trunc_ln23_1, i3 %select_ln30_5

]]></Node>
<StgValue><ssdm name="select_ln30_11"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:63  %zext_ln30_5 = zext i5 %select_ln30_12 to i8

]]></Node>
<StgValue><ssdm name="zext_ln30_5"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:64  %zext_ln30_6 = zext i5 %select_ln30_12 to i7

]]></Node>
<StgValue><ssdm name="zext_ln30_6"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop_begin:65  %add_ln23_10 = add i7 %add_ln23_7, %zext_ln30_6

]]></Node>
<StgValue><ssdm name="add_ln23_10"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="7">
<![CDATA[
Filter1_Loop_begin:66  %zext_ln23_16 = zext i7 %add_ln23_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_16"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:67  %input_0_0_addr = getelementptr [70 x float]* %input_0_0, i64 0, i64 %zext_ln23_16

]]></Node>
<StgValue><ssdm name="input_0_0_addr"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:68  %add_ln23_11 = add i8 %add_ln23_5, %zext_ln30_5

]]></Node>
<StgValue><ssdm name="add_ln23_11"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:69  %zext_ln23_17 = zext i8 %add_ln23_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_17"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:70  %input_0_0_addr_1 = getelementptr [70 x float]* %input_0_0, i64 0, i64 %zext_ln23_17

]]></Node>
<StgValue><ssdm name="input_0_0_addr_1"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:71  %add_ln23_12 = add i8 %add_ln23, %zext_ln30_5

]]></Node>
<StgValue><ssdm name="add_ln23_12"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:72  %zext_ln23_18 = zext i8 %add_ln23_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_18"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:73  %input_0_0_addr_2 = getelementptr [70 x float]* %input_0_0, i64 0, i64 %zext_ln23_18

]]></Node>
<StgValue><ssdm name="input_0_0_addr_2"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop_begin:74  %add_ln23_13 = add i7 %add_ln23_8, %zext_ln30_6

]]></Node>
<StgValue><ssdm name="add_ln23_13"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="7">
<![CDATA[
Filter1_Loop_begin:75  %zext_ln23_19 = zext i7 %add_ln23_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_19"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:76  %input_0_1_addr = getelementptr [63 x float]* %input_0_1, i64 0, i64 %zext_ln23_19

]]></Node>
<StgValue><ssdm name="input_0_1_addr"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop_begin:77  %add_ln23_14 = add i7 %add_ln23_6, %zext_ln30_6

]]></Node>
<StgValue><ssdm name="add_ln23_14"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="7">
<![CDATA[
Filter1_Loop_begin:78  %zext_ln23_20 = zext i7 %add_ln23_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_20"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:79  %input_0_1_addr_1 = getelementptr [63 x float]* %input_0_1, i64 0, i64 %zext_ln23_20

]]></Node>
<StgValue><ssdm name="input_0_1_addr_1"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop_begin:80  %add_ln23_15 = add i7 %add_ln23_3, %zext_ln30_6

]]></Node>
<StgValue><ssdm name="add_ln23_15"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="7">
<![CDATA[
Filter1_Loop_begin:81  %zext_ln23_21 = zext i7 %add_ln23_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_21"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:82  %input_0_1_addr_2 = getelementptr [63 x float]* %input_0_1, i64 0, i64 %zext_ln23_21

]]></Node>
<StgValue><ssdm name="input_0_1_addr_2"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:83  %input_0_2_addr = getelementptr [63 x float]* %input_0_2, i64 0, i64 %zext_ln23_19

]]></Node>
<StgValue><ssdm name="input_0_2_addr"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:84  %input_0_2_addr_1 = getelementptr [63 x float]* %input_0_2, i64 0, i64 %zext_ln23_20

]]></Node>
<StgValue><ssdm name="input_0_2_addr_1"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:85  %input_0_2_addr_2 = getelementptr [63 x float]* %input_0_2, i64 0, i64 %zext_ln23_21

]]></Node>
<StgValue><ssdm name="input_0_2_addr_2"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:86  %input_1_0_addr = getelementptr [70 x float]* %input_1_0, i64 0, i64 %zext_ln23_16

]]></Node>
<StgValue><ssdm name="input_1_0_addr"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:87  %input_1_0_addr_1 = getelementptr [70 x float]* %input_1_0, i64 0, i64 %zext_ln23_17

]]></Node>
<StgValue><ssdm name="input_1_0_addr_1"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:88  %input_1_0_addr_2 = getelementptr [70 x float]* %input_1_0, i64 0, i64 %zext_ln23_18

]]></Node>
<StgValue><ssdm name="input_1_0_addr_2"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:89  %input_1_1_addr = getelementptr [63 x float]* %input_1_1, i64 0, i64 %zext_ln23_19

]]></Node>
<StgValue><ssdm name="input_1_1_addr"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:90  %input_1_1_addr_1 = getelementptr [63 x float]* %input_1_1, i64 0, i64 %zext_ln23_20

]]></Node>
<StgValue><ssdm name="input_1_1_addr_1"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:91  %input_1_1_addr_2 = getelementptr [63 x float]* %input_1_1, i64 0, i64 %zext_ln23_21

]]></Node>
<StgValue><ssdm name="input_1_1_addr_2"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:92  %input_1_2_addr = getelementptr [63 x float]* %input_1_2, i64 0, i64 %zext_ln23_19

]]></Node>
<StgValue><ssdm name="input_1_2_addr"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:93  %input_1_2_addr_1 = getelementptr [63 x float]* %input_1_2, i64 0, i64 %zext_ln23_20

]]></Node>
<StgValue><ssdm name="input_1_2_addr_1"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:94  %input_1_2_addr_2 = getelementptr [63 x float]* %input_1_2, i64 0, i64 %zext_ln23_21

]]></Node>
<StgValue><ssdm name="input_1_2_addr_2"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:95  %input_2_0_addr = getelementptr [70 x float]* %input_2_0, i64 0, i64 %zext_ln23_16

]]></Node>
<StgValue><ssdm name="input_2_0_addr"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:96  %input_2_0_addr_1 = getelementptr [70 x float]* %input_2_0, i64 0, i64 %zext_ln23_17

]]></Node>
<StgValue><ssdm name="input_2_0_addr_1"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:97  %input_2_0_addr21 = getelementptr [70 x float]* %input_2_0, i64 0, i64 %zext_ln23_18

]]></Node>
<StgValue><ssdm name="input_2_0_addr21"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:98  %input_2_1_addr = getelementptr [63 x float]* %input_2_1, i64 0, i64 %zext_ln23_19

]]></Node>
<StgValue><ssdm name="input_2_1_addr"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:99  %input_2_1_addr_1 = getelementptr [63 x float]* %input_2_1, i64 0, i64 %zext_ln23_20

]]></Node>
<StgValue><ssdm name="input_2_1_addr_1"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:100  %input_2_1_addr_2 = getelementptr [63 x float]* %input_2_1, i64 0, i64 %zext_ln23_21

]]></Node>
<StgValue><ssdm name="input_2_1_addr_2"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:101  %input_2_2_addr = getelementptr [63 x float]* %input_2_2, i64 0, i64 %zext_ln23_19

]]></Node>
<StgValue><ssdm name="input_2_2_addr"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:102  %input_2_2_addr_1 = getelementptr [63 x float]* %input_2_2, i64 0, i64 %zext_ln23_20

]]></Node>
<StgValue><ssdm name="input_2_2_addr_1"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:103  %input_2_2_addr_2 = getelementptr [63 x float]* %input_2_2, i64 0, i64 %zext_ln23_21

]]></Node>
<StgValue><ssdm name="input_2_2_addr_2"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:104  %input_3_0_addr = getelementptr [70 x float]* %input_3_0, i64 0, i64 %zext_ln23_16

]]></Node>
<StgValue><ssdm name="input_3_0_addr"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:105  %input_3_0_addr_1 = getelementptr [70 x float]* %input_3_0, i64 0, i64 %zext_ln23_17

]]></Node>
<StgValue><ssdm name="input_3_0_addr_1"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:106  %input_3_0_addr_2 = getelementptr [70 x float]* %input_3_0, i64 0, i64 %zext_ln23_18

]]></Node>
<StgValue><ssdm name="input_3_0_addr_2"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:107  %input_3_1_addr = getelementptr [63 x float]* %input_3_1, i64 0, i64 %zext_ln23_19

]]></Node>
<StgValue><ssdm name="input_3_1_addr"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:108  %input_3_1_addr_1 = getelementptr [63 x float]* %input_3_1, i64 0, i64 %zext_ln23_20

]]></Node>
<StgValue><ssdm name="input_3_1_addr_1"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:109  %input_3_1_addr_2 = getelementptr [63 x float]* %input_3_1, i64 0, i64 %zext_ln23_21

]]></Node>
<StgValue><ssdm name="input_3_1_addr_2"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:110  %input_3_2_addr = getelementptr [63 x float]* %input_3_2, i64 0, i64 %zext_ln23_19

]]></Node>
<StgValue><ssdm name="input_3_2_addr"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:111  %input_3_2_addr_1 = getelementptr [63 x float]* %input_3_2, i64 0, i64 %zext_ln23_20

]]></Node>
<StgValue><ssdm name="input_3_2_addr_1"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:112  %input_3_2_addr_2 = getelementptr [63 x float]* %input_3_2, i64 0, i64 %zext_ln23_21

]]></Node>
<StgValue><ssdm name="input_3_2_addr_2"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:113  %add_ln23_16 = add i5 2, %select_ln30

]]></Node>
<StgValue><ssdm name="add_ln23_16"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:114  %zext_ln23_22 = zext i5 %add_ln23_16 to i12

]]></Node>
<StgValue><ssdm name="zext_ln23_22"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop_begin:115  %mul_ln23_4 = mul i12 43, %zext_ln23_22

]]></Node>
<StgValue><ssdm name="mul_ln23_4"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:116  %udiv_ln23_1_mid1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln23_4, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln23_1_mid1"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:117  %select_ln30_13 = select i1 %and_ln30, i5 %udiv_ln23_1_mid1, i5 %select_ln30_7

]]></Node>
<StgValue><ssdm name="select_ln30_13"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:118  %zext_ln30_7 = zext i5 %select_ln30_13 to i8

]]></Node>
<StgValue><ssdm name="zext_ln30_7"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:119  %zext_ln30_8 = zext i5 %select_ln30_13 to i7

]]></Node>
<StgValue><ssdm name="zext_ln30_8"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop_begin:120  %add_ln23_17 = add i7 %add_ln23_7, %zext_ln30_8

]]></Node>
<StgValue><ssdm name="add_ln23_17"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="7">
<![CDATA[
Filter1_Loop_begin:121  %zext_ln23_23 = zext i7 %add_ln23_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_23"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:122  %input_0_0_addr_3 = getelementptr [70 x float]* %input_0_0, i64 0, i64 %zext_ln23_23

]]></Node>
<StgValue><ssdm name="input_0_0_addr_3"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:123  %add_ln23_18 = add i8 %add_ln23_5, %zext_ln30_7

]]></Node>
<StgValue><ssdm name="add_ln23_18"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:124  %zext_ln23_24 = zext i8 %add_ln23_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_24"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:125  %input_0_0_addr_4 = getelementptr [70 x float]* %input_0_0, i64 0, i64 %zext_ln23_24

]]></Node>
<StgValue><ssdm name="input_0_0_addr_4"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:126  %add_ln23_19 = add i8 %add_ln23, %zext_ln30_7

]]></Node>
<StgValue><ssdm name="add_ln23_19"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:127  %zext_ln23_25 = zext i8 %add_ln23_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_25"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:128  %input_0_0_addr_5 = getelementptr [70 x float]* %input_0_0, i64 0, i64 %zext_ln23_25

]]></Node>
<StgValue><ssdm name="input_0_0_addr_5"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop_begin:129  %add_ln23_20 = add i7 %add_ln23_8, %zext_ln30_8

]]></Node>
<StgValue><ssdm name="add_ln23_20"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="7">
<![CDATA[
Filter1_Loop_begin:130  %zext_ln23_26 = zext i7 %add_ln23_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_26"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:131  %input_0_1_addr_3 = getelementptr [63 x float]* %input_0_1, i64 0, i64 %zext_ln23_26

]]></Node>
<StgValue><ssdm name="input_0_1_addr_3"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop_begin:132  %add_ln23_21 = add i7 %add_ln23_6, %zext_ln30_8

]]></Node>
<StgValue><ssdm name="add_ln23_21"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="7">
<![CDATA[
Filter1_Loop_begin:133  %zext_ln23_27 = zext i7 %add_ln23_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_27"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:134  %input_0_1_addr_4 = getelementptr [63 x float]* %input_0_1, i64 0, i64 %zext_ln23_27

]]></Node>
<StgValue><ssdm name="input_0_1_addr_4"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop_begin:135  %add_ln23_22 = add i7 %add_ln23_3, %zext_ln30_8

]]></Node>
<StgValue><ssdm name="add_ln23_22"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="7">
<![CDATA[
Filter1_Loop_begin:136  %zext_ln23_28 = zext i7 %add_ln23_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_28"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:137  %input_0_1_addr_5 = getelementptr [63 x float]* %input_0_1, i64 0, i64 %zext_ln23_28

]]></Node>
<StgValue><ssdm name="input_0_1_addr_5"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:138  %input_0_2_addr_3 = getelementptr [63 x float]* %input_0_2, i64 0, i64 %zext_ln23_26

]]></Node>
<StgValue><ssdm name="input_0_2_addr_3"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:139  %input_0_2_addr_4 = getelementptr [63 x float]* %input_0_2, i64 0, i64 %zext_ln23_27

]]></Node>
<StgValue><ssdm name="input_0_2_addr_4"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:140  %input_0_2_addr_5 = getelementptr [63 x float]* %input_0_2, i64 0, i64 %zext_ln23_28

]]></Node>
<StgValue><ssdm name="input_0_2_addr_5"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:141  %input_1_0_addr_3 = getelementptr [70 x float]* %input_1_0, i64 0, i64 %zext_ln23_23

]]></Node>
<StgValue><ssdm name="input_1_0_addr_3"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:142  %input_1_0_addr_4 = getelementptr [70 x float]* %input_1_0, i64 0, i64 %zext_ln23_24

]]></Node>
<StgValue><ssdm name="input_1_0_addr_4"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:143  %input_1_0_addr_5 = getelementptr [70 x float]* %input_1_0, i64 0, i64 %zext_ln23_25

]]></Node>
<StgValue><ssdm name="input_1_0_addr_5"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:144  %input_1_1_addr_3 = getelementptr [63 x float]* %input_1_1, i64 0, i64 %zext_ln23_26

]]></Node>
<StgValue><ssdm name="input_1_1_addr_3"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:145  %input_1_1_addr_4 = getelementptr [63 x float]* %input_1_1, i64 0, i64 %zext_ln23_27

]]></Node>
<StgValue><ssdm name="input_1_1_addr_4"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:146  %input_1_1_addr_5 = getelementptr [63 x float]* %input_1_1, i64 0, i64 %zext_ln23_28

]]></Node>
<StgValue><ssdm name="input_1_1_addr_5"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:147  %input_1_2_addr_3 = getelementptr [63 x float]* %input_1_2, i64 0, i64 %zext_ln23_26

]]></Node>
<StgValue><ssdm name="input_1_2_addr_3"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:148  %input_1_2_addr_4 = getelementptr [63 x float]* %input_1_2, i64 0, i64 %zext_ln23_27

]]></Node>
<StgValue><ssdm name="input_1_2_addr_4"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:149  %input_1_2_addr_5 = getelementptr [63 x float]* %input_1_2, i64 0, i64 %zext_ln23_28

]]></Node>
<StgValue><ssdm name="input_1_2_addr_5"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:150  %input_2_0_addr_2 = getelementptr [70 x float]* %input_2_0, i64 0, i64 %zext_ln23_23

]]></Node>
<StgValue><ssdm name="input_2_0_addr_2"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:151  %input_2_0_addr_3 = getelementptr [70 x float]* %input_2_0, i64 0, i64 %zext_ln23_24

]]></Node>
<StgValue><ssdm name="input_2_0_addr_3"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:152  %input_2_0_addr_4 = getelementptr [70 x float]* %input_2_0, i64 0, i64 %zext_ln23_25

]]></Node>
<StgValue><ssdm name="input_2_0_addr_4"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:153  %input_2_1_addr_3 = getelementptr [63 x float]* %input_2_1, i64 0, i64 %zext_ln23_26

]]></Node>
<StgValue><ssdm name="input_2_1_addr_3"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:154  %input_2_1_addr_4 = getelementptr [63 x float]* %input_2_1, i64 0, i64 %zext_ln23_27

]]></Node>
<StgValue><ssdm name="input_2_1_addr_4"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:155  %input_2_1_addr_5 = getelementptr [63 x float]* %input_2_1, i64 0, i64 %zext_ln23_28

]]></Node>
<StgValue><ssdm name="input_2_1_addr_5"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:156  %input_2_2_addr_3 = getelementptr [63 x float]* %input_2_2, i64 0, i64 %zext_ln23_26

]]></Node>
<StgValue><ssdm name="input_2_2_addr_3"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:157  %input_2_2_addr_4 = getelementptr [63 x float]* %input_2_2, i64 0, i64 %zext_ln23_27

]]></Node>
<StgValue><ssdm name="input_2_2_addr_4"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:158  %input_2_2_addr_5 = getelementptr [63 x float]* %input_2_2, i64 0, i64 %zext_ln23_28

]]></Node>
<StgValue><ssdm name="input_2_2_addr_5"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:159  %input_3_0_addr_3 = getelementptr [70 x float]* %input_3_0, i64 0, i64 %zext_ln23_23

]]></Node>
<StgValue><ssdm name="input_3_0_addr_3"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:160  %input_3_0_addr_4 = getelementptr [70 x float]* %input_3_0, i64 0, i64 %zext_ln23_24

]]></Node>
<StgValue><ssdm name="input_3_0_addr_4"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:161  %input_3_0_addr_5 = getelementptr [70 x float]* %input_3_0, i64 0, i64 %zext_ln23_25

]]></Node>
<StgValue><ssdm name="input_3_0_addr_5"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:162  %input_3_1_addr_3 = getelementptr [63 x float]* %input_3_1, i64 0, i64 %zext_ln23_26

]]></Node>
<StgValue><ssdm name="input_3_1_addr_3"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:163  %input_3_1_addr_4 = getelementptr [63 x float]* %input_3_1, i64 0, i64 %zext_ln23_27

]]></Node>
<StgValue><ssdm name="input_3_1_addr_4"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:164  %input_3_1_addr_5 = getelementptr [63 x float]* %input_3_1, i64 0, i64 %zext_ln23_28

]]></Node>
<StgValue><ssdm name="input_3_1_addr_5"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:165  %input_3_2_addr_3 = getelementptr [63 x float]* %input_3_2, i64 0, i64 %zext_ln23_26

]]></Node>
<StgValue><ssdm name="input_3_2_addr_3"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:166  %input_3_2_addr_4 = getelementptr [63 x float]* %input_3_2, i64 0, i64 %zext_ln23_27

]]></Node>
<StgValue><ssdm name="input_3_2_addr_4"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:167  %input_3_2_addr_5 = getelementptr [63 x float]* %input_3_2, i64 0, i64 %zext_ln23_28

]]></Node>
<StgValue><ssdm name="input_3_2_addr_5"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:168  %add_ln23_23 = add i5 3, %select_ln30

]]></Node>
<StgValue><ssdm name="add_ln23_23"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:169  %zext_ln23_29 = zext i5 %add_ln23_23 to i12

]]></Node>
<StgValue><ssdm name="zext_ln23_29"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop_begin:170  %mul_ln23_5 = mul i12 43, %zext_ln23_29

]]></Node>
<StgValue><ssdm name="mul_ln23_5"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:171  %udiv_ln23_2_mid1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln23_5, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln23_2_mid1"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:172  %select_ln30_14 = select i1 %and_ln30, i5 %udiv_ln23_2_mid1, i5 %select_ln30_8

]]></Node>
<StgValue><ssdm name="select_ln30_14"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:173  %zext_ln30_9 = zext i5 %select_ln30_14 to i8

]]></Node>
<StgValue><ssdm name="zext_ln30_9"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:174  %zext_ln30_10 = zext i5 %select_ln30_14 to i7

]]></Node>
<StgValue><ssdm name="zext_ln30_10"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop_begin:175  %add_ln23_24 = add i7 %add_ln23_7, %zext_ln30_10

]]></Node>
<StgValue><ssdm name="add_ln23_24"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="7">
<![CDATA[
Filter1_Loop_begin:176  %zext_ln23_30 = zext i7 %add_ln23_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_30"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:177  %input_0_0_addr_6 = getelementptr [70 x float]* %input_0_0, i64 0, i64 %zext_ln23_30

]]></Node>
<StgValue><ssdm name="input_0_0_addr_6"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:178  %add_ln23_25 = add i8 %add_ln23_5, %zext_ln30_9

]]></Node>
<StgValue><ssdm name="add_ln23_25"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:179  %zext_ln23_31 = zext i8 %add_ln23_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_31"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:180  %input_0_0_addr_7 = getelementptr [70 x float]* %input_0_0, i64 0, i64 %zext_ln23_31

]]></Node>
<StgValue><ssdm name="input_0_0_addr_7"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:181  %add_ln23_26 = add i8 %add_ln23, %zext_ln30_9

]]></Node>
<StgValue><ssdm name="add_ln23_26"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:182  %zext_ln23_32 = zext i8 %add_ln23_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_32"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:183  %input_0_0_addr_8 = getelementptr [70 x float]* %input_0_0, i64 0, i64 %zext_ln23_32

]]></Node>
<StgValue><ssdm name="input_0_0_addr_8"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop_begin:184  %add_ln23_27 = add i7 %add_ln23_8, %zext_ln30_10

]]></Node>
<StgValue><ssdm name="add_ln23_27"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="7">
<![CDATA[
Filter1_Loop_begin:185  %zext_ln23_33 = zext i7 %add_ln23_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_33"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:186  %input_0_1_addr_6 = getelementptr [63 x float]* %input_0_1, i64 0, i64 %zext_ln23_33

]]></Node>
<StgValue><ssdm name="input_0_1_addr_6"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop_begin:187  %add_ln23_28 = add i7 %add_ln23_6, %zext_ln30_10

]]></Node>
<StgValue><ssdm name="add_ln23_28"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="7">
<![CDATA[
Filter1_Loop_begin:188  %zext_ln23_34 = zext i7 %add_ln23_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_34"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:189  %input_0_1_addr_7 = getelementptr [63 x float]* %input_0_1, i64 0, i64 %zext_ln23_34

]]></Node>
<StgValue><ssdm name="input_0_1_addr_7"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop_begin:190  %add_ln23_29 = add i7 %add_ln23_3, %zext_ln30_10

]]></Node>
<StgValue><ssdm name="add_ln23_29"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="7">
<![CDATA[
Filter1_Loop_begin:191  %zext_ln23_35 = zext i7 %add_ln23_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_35"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:192  %input_0_1_addr_8 = getelementptr [63 x float]* %input_0_1, i64 0, i64 %zext_ln23_35

]]></Node>
<StgValue><ssdm name="input_0_1_addr_8"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:193  %input_0_2_addr_6 = getelementptr [63 x float]* %input_0_2, i64 0, i64 %zext_ln23_33

]]></Node>
<StgValue><ssdm name="input_0_2_addr_6"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:194  %input_0_2_addr_7 = getelementptr [63 x float]* %input_0_2, i64 0, i64 %zext_ln23_34

]]></Node>
<StgValue><ssdm name="input_0_2_addr_7"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:195  %input_0_2_addr_8 = getelementptr [63 x float]* %input_0_2, i64 0, i64 %zext_ln23_35

]]></Node>
<StgValue><ssdm name="input_0_2_addr_8"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:196  %input_1_0_addr_6 = getelementptr [70 x float]* %input_1_0, i64 0, i64 %zext_ln23_30

]]></Node>
<StgValue><ssdm name="input_1_0_addr_6"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:197  %input_1_0_addr_7 = getelementptr [70 x float]* %input_1_0, i64 0, i64 %zext_ln23_31

]]></Node>
<StgValue><ssdm name="input_1_0_addr_7"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:198  %input_1_0_addr_8 = getelementptr [70 x float]* %input_1_0, i64 0, i64 %zext_ln23_32

]]></Node>
<StgValue><ssdm name="input_1_0_addr_8"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:199  %input_1_1_addr_6 = getelementptr [63 x float]* %input_1_1, i64 0, i64 %zext_ln23_33

]]></Node>
<StgValue><ssdm name="input_1_1_addr_6"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:200  %input_1_1_addr_7 = getelementptr [63 x float]* %input_1_1, i64 0, i64 %zext_ln23_34

]]></Node>
<StgValue><ssdm name="input_1_1_addr_7"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:201  %input_1_1_addr_8 = getelementptr [63 x float]* %input_1_1, i64 0, i64 %zext_ln23_35

]]></Node>
<StgValue><ssdm name="input_1_1_addr_8"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:202  %input_1_2_addr_6 = getelementptr [63 x float]* %input_1_2, i64 0, i64 %zext_ln23_33

]]></Node>
<StgValue><ssdm name="input_1_2_addr_6"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:203  %input_1_2_addr_7 = getelementptr [63 x float]* %input_1_2, i64 0, i64 %zext_ln23_34

]]></Node>
<StgValue><ssdm name="input_1_2_addr_7"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:204  %input_1_2_addr_8 = getelementptr [63 x float]* %input_1_2, i64 0, i64 %zext_ln23_35

]]></Node>
<StgValue><ssdm name="input_1_2_addr_8"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:205  %input_2_0_addr_5 = getelementptr [70 x float]* %input_2_0, i64 0, i64 %zext_ln23_30

]]></Node>
<StgValue><ssdm name="input_2_0_addr_5"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:206  %input_2_0_addr_6 = getelementptr [70 x float]* %input_2_0, i64 0, i64 %zext_ln23_31

]]></Node>
<StgValue><ssdm name="input_2_0_addr_6"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:207  %input_2_0_addr_7 = getelementptr [70 x float]* %input_2_0, i64 0, i64 %zext_ln23_32

]]></Node>
<StgValue><ssdm name="input_2_0_addr_7"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:208  %input_2_1_addr_6 = getelementptr [63 x float]* %input_2_1, i64 0, i64 %zext_ln23_33

]]></Node>
<StgValue><ssdm name="input_2_1_addr_6"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:209  %input_2_1_addr_7 = getelementptr [63 x float]* %input_2_1, i64 0, i64 %zext_ln23_34

]]></Node>
<StgValue><ssdm name="input_2_1_addr_7"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:210  %input_2_1_addr_8 = getelementptr [63 x float]* %input_2_1, i64 0, i64 %zext_ln23_35

]]></Node>
<StgValue><ssdm name="input_2_1_addr_8"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:211  %input_2_2_addr_6 = getelementptr [63 x float]* %input_2_2, i64 0, i64 %zext_ln23_33

]]></Node>
<StgValue><ssdm name="input_2_2_addr_6"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:212  %input_2_2_addr_7 = getelementptr [63 x float]* %input_2_2, i64 0, i64 %zext_ln23_34

]]></Node>
<StgValue><ssdm name="input_2_2_addr_7"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:213  %input_2_2_addr_8 = getelementptr [63 x float]* %input_2_2, i64 0, i64 %zext_ln23_35

]]></Node>
<StgValue><ssdm name="input_2_2_addr_8"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:214  %input_3_0_addr_6 = getelementptr [70 x float]* %input_3_0, i64 0, i64 %zext_ln23_30

]]></Node>
<StgValue><ssdm name="input_3_0_addr_6"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:215  %input_3_0_addr_7 = getelementptr [70 x float]* %input_3_0, i64 0, i64 %zext_ln23_31

]]></Node>
<StgValue><ssdm name="input_3_0_addr_7"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:216  %input_3_0_addr_8 = getelementptr [70 x float]* %input_3_0, i64 0, i64 %zext_ln23_32

]]></Node>
<StgValue><ssdm name="input_3_0_addr_8"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:217  %input_3_1_addr_6 = getelementptr [63 x float]* %input_3_1, i64 0, i64 %zext_ln23_33

]]></Node>
<StgValue><ssdm name="input_3_1_addr_6"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:218  %input_3_1_addr_7 = getelementptr [63 x float]* %input_3_1, i64 0, i64 %zext_ln23_34

]]></Node>
<StgValue><ssdm name="input_3_1_addr_7"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:219  %input_3_1_addr_8 = getelementptr [63 x float]* %input_3_1, i64 0, i64 %zext_ln23_35

]]></Node>
<StgValue><ssdm name="input_3_1_addr_8"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:220  %input_3_2_addr_6 = getelementptr [63 x float]* %input_3_2, i64 0, i64 %zext_ln23_33

]]></Node>
<StgValue><ssdm name="input_3_2_addr_6"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:221  %input_3_2_addr_7 = getelementptr [63 x float]* %input_3_2, i64 0, i64 %zext_ln23_34

]]></Node>
<StgValue><ssdm name="input_3_2_addr_7"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:222  %input_3_2_addr_8 = getelementptr [63 x float]* %input_3_2, i64 0, i64 %zext_ln23_35

]]></Node>
<StgValue><ssdm name="input_3_2_addr_8"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:228  %zext_ln23_37 = zext i3 %select_ln30_9 to i6

]]></Node>
<StgValue><ssdm name="zext_ln23_37"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter1_Loop_begin:243  %add_ln23_33 = add i6 30, %zext_ln23_37

]]></Node>
<StgValue><ssdm name="add_ln23_33"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:244  %zext_ln23_43 = zext i6 %add_ln23_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_43"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:245  %conv_1_weights_addr_5 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_43

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_5"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter1_Loop_begin:246  %add_ln23_34 = add i6 -28, %zext_ln23_37

]]></Node>
<StgValue><ssdm name="add_ln23_34"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:247  %zext_ln23_44 = zext i6 %add_ln23_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_44"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:248  %conv_1_weights_addr_6 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_44

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_6"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
Filter1_Loop_begin:258  switch i2 %trunc_ln30, label %branch107 [
    i2 0, label %branch104
    i2 1, label %branch105
    i2 -2, label %branch106
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch106:0  switch i3 %select_ln30_11, label %branch236 [
    i3 0, label %branch234
    i3 1, label %branch235
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="6">
<![CDATA[
branch235:0  %input_2_1_load = load float* %input_2_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="7">
<![CDATA[
branch234:0  %input_2_0_load = load float* %input_2_0_addr21, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="6">
<![CDATA[
branch236:0  %input_2_2_load = load float* %input_2_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch105:0  switch i3 %select_ln30_11, label %branch155 [
    i3 0, label %branch153
    i3 1, label %branch154
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="6">
<![CDATA[
branch154:0  %input_1_1_load = load float* %input_1_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="7">
<![CDATA[
branch153:0  %input_1_0_load = load float* %input_1_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="6">
<![CDATA[
branch155:0  %input_1_2_load = load float* %input_1_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch104:0  switch i3 %select_ln30_11, label %branch74242 [
    i3 0, label %branch72238
    i3 1, label %branch73240
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="333" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="6">
<![CDATA[
branch73240:0  %input_0_1_load = load float* %input_0_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load"/></StgValue>
</operation>

<operation id="334" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="7">
<![CDATA[
branch72238:0  %input_0_0_load = load float* %input_0_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load"/></StgValue>
</operation>

<operation id="335" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="6">
<![CDATA[
branch74242:0  %input_0_2_load = load float* %input_0_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load"/></StgValue>
</operation>

<operation id="336" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch107:0  switch i3 %select_ln30_11, label %branch317 [
    i3 0, label %branch315
    i3 1, label %branch316
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="337" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="6">
<![CDATA[
branch316:0  %input_3_1_load = load float* %input_3_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load"/></StgValue>
</operation>

<operation id="338" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="7">
<![CDATA[
branch315:0  %input_3_0_load = load float* %input_3_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load"/></StgValue>
</operation>

<operation id="339" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="6">
<![CDATA[
branch317:0  %input_3_2_load = load float* %input_3_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load"/></StgValue>
</operation>

<operation id="340" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch94:0  switch i3 %select_ln30_11, label %branch227 [
    i3 0, label %branch225
    i3 1, label %branch226
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="341" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="6">
<![CDATA[
branch226:0  %input_2_2_load_1 = load float* %input_2_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_1"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="6">
<![CDATA[
branch225:0  %input_2_1_load_1 = load float* %input_2_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_1"/></StgValue>
</operation>

<operation id="343" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="7">
<![CDATA[
branch227:0  %input_2_0_load_1 = load float* %input_2_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_1"/></StgValue>
</operation>

<operation id="344" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch93:0  switch i3 %select_ln30_11, label %branch146 [
    i3 0, label %branch144
    i3 1, label %branch145
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="345" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="6">
<![CDATA[
branch145:0  %input_1_2_load_1 = load float* %input_1_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_1"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="6">
<![CDATA[
branch144:0  %input_1_1_load_1 = load float* %input_1_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_1"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="7">
<![CDATA[
branch146:0  %input_1_0_load_1 = load float* %input_1_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_1"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch92:0  switch i3 %select_ln30_11, label %branch65215 [
    i3 0, label %branch63211
    i3 1, label %branch64213
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="6">
<![CDATA[
branch64213:0  %input_0_2_load_1 = load float* %input_0_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_1"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="6">
<![CDATA[
branch63211:0  %input_0_1_load_1 = load float* %input_0_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_1"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="7">
<![CDATA[
branch65215:0  %input_0_0_load_1 = load float* %input_0_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_1"/></StgValue>
</operation>

<operation id="352" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch95:0  switch i3 %select_ln30_11, label %branch308 [
    i3 0, label %branch306
    i3 1, label %branch307
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="6">
<![CDATA[
branch307:0  %input_3_2_load_1 = load float* %input_3_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_1"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="6">
<![CDATA[
branch306:0  %input_3_1_load_1 = load float* %input_3_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_1"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="7">
<![CDATA[
branch308:0  %input_3_0_load_1 = load float* %input_3_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_1"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch82:0  switch i3 %select_ln30_11, label %branch218 [
    i3 0, label %branch216
    i3 1, label %branch217
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="7">
<![CDATA[
branch217:0  %input_2_0_load_2 = load float* %input_2_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_2"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="6">
<![CDATA[
branch216:0  %input_2_2_load_2 = load float* %input_2_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_2"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="6">
<![CDATA[
branch218:0  %input_2_1_load_2 = load float* %input_2_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_2"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch81:0  switch i3 %select_ln30_11, label %branch137 [
    i3 0, label %branch135
    i3 1, label %branch136
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="7">
<![CDATA[
branch136:0  %input_1_0_load_2 = load float* %input_1_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_2"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="6">
<![CDATA[
branch135:0  %input_1_2_load_2 = load float* %input_1_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_2"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="6">
<![CDATA[
branch137:0  %input_1_1_load_2 = load float* %input_1_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_2"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch80:0  switch i3 %select_ln30_11, label %branch56188 [
    i3 0, label %branch54184
    i3 1, label %branch55186
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="7">
<![CDATA[
branch55186:0  %input_0_0_load_2 = load float* %input_0_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_2"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="6">
<![CDATA[
branch54184:0  %input_0_2_load_2 = load float* %input_0_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_2"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="6">
<![CDATA[
branch56188:0  %input_0_1_load_2 = load float* %input_0_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_2"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch83:0  switch i3 %select_ln30_11, label %branch299 [
    i3 0, label %branch297
    i3 1, label %branch298
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="7">
<![CDATA[
branch298:0  %input_3_0_load_2 = load float* %input_3_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_2"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="6">
<![CDATA[
branch297:0  %input_3_2_load_2 = load float* %input_3_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_2"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="6">
<![CDATA[
branch299:0  %input_3_1_load_2 = load float* %input_3_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_2"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch70:0  switch i3 %select_ln30_11, label %branch290 [
    i3 0, label %branch288
    i3 1, label %branch289
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="6">
<![CDATA[
branch289:0  %input_3_1_load_3 = load float* %input_3_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_3"/></StgValue>
</operation>

<operation id="374" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="7">
<![CDATA[
branch288:0  %input_3_0_load_3 = load float* %input_3_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_3"/></StgValue>
</operation>

<operation id="375" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="6">
<![CDATA[
branch290:0  %input_3_2_load_3 = load float* %input_3_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_3"/></StgValue>
</operation>

<operation id="376" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch69:0  switch i3 %select_ln30_11, label %branch209 [
    i3 0, label %branch207
    i3 1, label %branch208
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="6">
<![CDATA[
branch208:0  %input_2_1_load_3 = load float* %input_2_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_3"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="7">
<![CDATA[
branch207:0  %input_2_0_load_3 = load float* %input_2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_3"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="6">
<![CDATA[
branch209:0  %input_2_2_load_3 = load float* %input_2_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_3"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch68:0  switch i3 %select_ln30_11, label %branch128 [
    i3 0, label %branch126
    i3 1, label %branch127
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="6">
<![CDATA[
branch127:0  %input_1_1_load_3 = load float* %input_1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_3"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="7">
<![CDATA[
branch126:0  %input_1_0_load_3 = load float* %input_1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_3"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="6">
<![CDATA[
branch128:0  %input_1_2_load_3 = load float* %input_1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_3"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch71:0  switch i3 %select_ln30_11, label %branch47161 [
    i3 0, label %branch45157
    i3 1, label %branch46159
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="6">
<![CDATA[
branch46159:0  %input_0_1_load_3 = load float* %input_0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_3"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="7">
<![CDATA[
branch45157:0  %input_0_0_load_3 = load float* %input_0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_3"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="6">
<![CDATA[
branch47161:0  %input_0_2_load_3 = load float* %input_0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_3"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch58:0  switch i3 %select_ln30_11, label %branch281 [
    i3 0, label %branch279
    i3 1, label %branch280
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="6">
<![CDATA[
branch280:0  %input_3_2_load_4 = load float* %input_3_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_4"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="6">
<![CDATA[
branch279:0  %input_3_1_load_4 = load float* %input_3_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_4"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="7">
<![CDATA[
branch281:0  %input_3_0_load_4 = load float* %input_3_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_4"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch57:0  switch i3 %select_ln30_11, label %branch200 [
    i3 0, label %branch198
    i3 1, label %branch199
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="6">
<![CDATA[
branch199:0  %input_2_2_load_4 = load float* %input_2_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_4"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="6">
<![CDATA[
branch198:0  %input_2_1_load_4 = load float* %input_2_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_4"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="7">
<![CDATA[
branch200:0  %input_2_0_load_4 = load float* %input_2_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_4"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch56:0  switch i3 %select_ln30_11, label %branch119 [
    i3 0, label %branch117
    i3 1, label %branch118
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="6">
<![CDATA[
branch118:0  %input_1_2_load_4 = load float* %input_1_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_4"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="6">
<![CDATA[
branch117:0  %input_1_1_load_4 = load float* %input_1_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_4"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="7">
<![CDATA[
branch119:0  %input_1_0_load_4 = load float* %input_1_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_4"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch59:0  switch i3 %select_ln30_11, label %branch38134 [
    i3 0, label %branch36130
    i3 1, label %branch37132
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="6">
<![CDATA[
branch37132:0  %input_0_2_load_4 = load float* %input_0_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_4"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="6">
<![CDATA[
branch36130:0  %input_0_1_load_4 = load float* %input_0_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_4"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="7">
<![CDATA[
branch38134:0  %input_0_0_load_4 = load float* %input_0_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_4"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="6">
<![CDATA[
branch56363:3  %conv_1_weights_load_5 = load float* %conv_1_weights_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_5"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch56363:4  switch i2 %trunc_ln30, label %branch47 [
    i2 0, label %branch44
    i2 1, label %branch45
    i2 -2, label %branch46
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch46:0  switch i3 %select_ln30_11, label %branch272 [
    i3 0, label %branch270
    i3 1, label %branch271
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="7">
<![CDATA[
branch271:0  %input_3_0_load_5 = load float* %input_3_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_5"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="6">
<![CDATA[
branch270:0  %input_3_2_load_5 = load float* %input_3_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_5"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="6">
<![CDATA[
branch272:0  %input_3_1_load_5 = load float* %input_3_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_5"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch45:0  switch i3 %select_ln30_11, label %branch191 [
    i3 0, label %branch189
    i3 1, label %branch190
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="7">
<![CDATA[
branch190:0  %input_2_0_load_5 = load float* %input_2_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_5"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="6">
<![CDATA[
branch189:0  %input_2_2_load_5 = load float* %input_2_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_5"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="6">
<![CDATA[
branch191:0  %input_2_1_load_5 = load float* %input_2_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_5"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch44:0  switch i3 %select_ln30_11, label %branch110 [
    i3 0, label %branch108
    i3 1, label %branch109
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="7">
<![CDATA[
branch109:0  %input_1_0_load_5 = load float* %input_1_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_5"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="6">
<![CDATA[
branch108:0  %input_1_2_load_5 = load float* %input_1_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_5"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="6">
<![CDATA[
branch110:0  %input_1_1_load_5 = load float* %input_1_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_5"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch47:0  switch i3 %select_ln30_11, label %branch29103 [
    i3 0, label %branch2799
    i3 1, label %branch28101
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="419" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="7">
<![CDATA[
branch28101:0  %input_0_0_load_5 = load float* %input_0_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_5"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="6">
<![CDATA[
branch2799:0  %input_0_2_load_5 = load float* %input_0_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_5"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="6">
<![CDATA[
branch29103:0  %input_0_1_load_5 = load float* %input_0_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_5"/></StgValue>
</operation>

<operation id="422" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="6">
<![CDATA[
branch44345:3  %conv_1_weights_load_6 = load float* %conv_1_weights_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_6"/></StgValue>
</operation>

<operation id="423" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch44345:4  switch i2 %trunc_ln30, label %branch35 [
    i2 0, label %branch32
    i2 1, label %branch33
    i2 -2, label %branch34
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="424" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch34:0  switch i3 %select_ln30_11, label %branch2076 [
    i3 0, label %branch1872
    i3 1, label %branch1974
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="6">
<![CDATA[
branch1974:0  %input_0_1_load_6 = load float* %input_0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_6"/></StgValue>
</operation>

<operation id="426" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="7">
<![CDATA[
branch1872:0  %input_0_0_load_6 = load float* %input_0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_6"/></StgValue>
</operation>

<operation id="427" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="6">
<![CDATA[
branch2076:0  %input_0_2_load_6 = load float* %input_0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_6"/></StgValue>
</operation>

<operation id="428" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch33:0  switch i3 %select_ln30_11, label %branch263 [
    i3 0, label %branch261
    i3 1, label %branch262
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="429" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="6">
<![CDATA[
branch262:0  %input_3_1_load_6 = load float* %input_3_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_6"/></StgValue>
</operation>

<operation id="430" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="7">
<![CDATA[
branch261:0  %input_3_0_load_6 = load float* %input_3_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_6"/></StgValue>
</operation>

<operation id="431" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="6">
<![CDATA[
branch263:0  %input_3_2_load_6 = load float* %input_3_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_6"/></StgValue>
</operation>

<operation id="432" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch32:0  switch i3 %select_ln30_11, label %branch182 [
    i3 0, label %branch180
    i3 1, label %branch181
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="433" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="6">
<![CDATA[
branch181:0  %input_2_1_load_6 = load float* %input_2_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_6"/></StgValue>
</operation>

<operation id="434" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="7">
<![CDATA[
branch180:0  %input_2_0_load_6 = load float* %input_2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_6"/></StgValue>
</operation>

<operation id="435" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="6">
<![CDATA[
branch182:0  %input_2_2_load_6 = load float* %input_2_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_6"/></StgValue>
</operation>

<operation id="436" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch35:0  switch i3 %select_ln30_11, label %branch101323 [
    i3 0, label %branch99319
    i3 1, label %branch100321
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="437" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="6">
<![CDATA[
branch100321:0  %input_1_1_load_6 = load float* %input_1_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_6"/></StgValue>
</operation>

<operation id="438" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="7">
<![CDATA[
branch99319:0  %input_1_0_load_6 = load float* %input_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_6"/></StgValue>
</operation>

<operation id="439" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="6">
<![CDATA[
branch101323:0  %input_1_2_load_6 = load float* %input_1_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_6"/></StgValue>
</operation>

<operation id="440" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch22:0  switch i3 %select_ln30_11, label %branch1149 [
    i3 0, label %branch945
    i3 1, label %branch1047
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="441" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="6">
<![CDATA[
branch1047:0  %input_0_2_load_7 = load float* %input_0_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_7"/></StgValue>
</operation>

<operation id="442" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="6">
<![CDATA[
branch945:0  %input_0_1_load_7 = load float* %input_0_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_7"/></StgValue>
</operation>

<operation id="443" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="7">
<![CDATA[
branch1149:0  %input_0_0_load_7 = load float* %input_0_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_7"/></StgValue>
</operation>

<operation id="444" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch21:0  switch i3 %select_ln30_11, label %branch254 [
    i3 0, label %branch252
    i3 1, label %branch253
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="445" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="6">
<![CDATA[
branch253:0  %input_3_2_load_7 = load float* %input_3_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_7"/></StgValue>
</operation>

<operation id="446" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="6">
<![CDATA[
branch252:0  %input_3_1_load_7 = load float* %input_3_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_7"/></StgValue>
</operation>

<operation id="447" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="7">
<![CDATA[
branch254:0  %input_3_0_load_7 = load float* %input_3_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_7"/></StgValue>
</operation>

<operation id="448" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch20:0  switch i3 %select_ln30_11, label %branch173 [
    i3 0, label %branch171
    i3 1, label %branch172
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="449" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="6">
<![CDATA[
branch172:0  %input_2_2_load_7 = load float* %input_2_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_7"/></StgValue>
</operation>

<operation id="450" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="6">
<![CDATA[
branch171:0  %input_2_1_load_7 = load float* %input_2_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_7"/></StgValue>
</operation>

<operation id="451" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="7">
<![CDATA[
branch173:0  %input_2_0_load_7 = load float* %input_2_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_7"/></StgValue>
</operation>

<operation id="452" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch23:0  switch i3 %select_ln30_11, label %branch92296 [
    i3 0, label %branch90292
    i3 1, label %branch91294
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="453" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="6">
<![CDATA[
branch91294:0  %input_1_2_load_7 = load float* %input_1_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_7"/></StgValue>
</operation>

<operation id="454" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="6">
<![CDATA[
branch90292:0  %input_1_1_load_7 = load float* %input_1_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_7"/></StgValue>
</operation>

<operation id="455" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="7">
<![CDATA[
branch92296:0  %input_1_0_load_7 = load float* %input_1_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_7"/></StgValue>
</operation>

<operation id="456" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch10:0  switch i3 %select_ln30_11, label %branch222 [
    i3 0, label %branch018
    i3 1, label %branch120
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="457" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="7">
<![CDATA[
branch120:0  %input_0_0_load_8 = load float* %input_0_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_8"/></StgValue>
</operation>

<operation id="458" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="6">
<![CDATA[
branch018:0  %input_0_2_load_8 = load float* %input_0_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_8"/></StgValue>
</operation>

<operation id="459" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="6">
<![CDATA[
branch222:0  %input_0_1_load_8 = load float* %input_0_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_8"/></StgValue>
</operation>

<operation id="460" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch9:0  switch i3 %select_ln30_11, label %branch245 [
    i3 0, label %branch243
    i3 1, label %branch244
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="461" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="7">
<![CDATA[
branch244:0  %input_3_0_load_8 = load float* %input_3_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_8"/></StgValue>
</operation>

<operation id="462" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="6">
<![CDATA[
branch243:0  %input_3_2_load_8 = load float* %input_3_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_8"/></StgValue>
</operation>

<operation id="463" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="6">
<![CDATA[
branch245:0  %input_3_1_load_8 = load float* %input_3_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_8"/></StgValue>
</operation>

<operation id="464" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch8:0  switch i3 %select_ln30_11, label %branch164 [
    i3 0, label %branch162
    i3 1, label %branch163
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="465" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="7">
<![CDATA[
branch163:0  %input_2_0_load_8 = load float* %input_2_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_8"/></StgValue>
</operation>

<operation id="466" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="6">
<![CDATA[
branch162:0  %input_2_2_load_8 = load float* %input_2_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_8"/></StgValue>
</operation>

<operation id="467" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="6">
<![CDATA[
branch164:0  %input_2_1_load_8 = load float* %input_2_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_8"/></StgValue>
</operation>

<operation id="468" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch11:0  switch i3 %select_ln30_11, label %branch83269 [
    i3 0, label %branch81265
    i3 1, label %branch82267
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="469" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="7">
<![CDATA[
branch82267:0  %input_1_0_load_8 = load float* %input_1_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_8"/></StgValue>
</operation>

<operation id="470" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="6">
<![CDATA[
branch81265:0  %input_1_2_load_8 = load float* %input_1_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_8"/></StgValue>
</operation>

<operation id="471" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="6">
<![CDATA[
branch83269:0  %input_1_1_load_8 = load float* %input_1_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_8"/></StgValue>
</operation>

<operation id="472" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Filter1_Loop_end:17  %add_ln14 = add i3 1, %select_ln30_9

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="473" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="6" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:20  %zext_ln23_47 = zext i3 %add_ln14 to i6

]]></Node>
<StgValue><ssdm name="zext_ln23_47"/></StgValue>
</operation>

<operation id="474" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter1_Loop_end:35  %add_ln23_39 = add i6 30, %zext_ln23_47

]]></Node>
<StgValue><ssdm name="add_ln23_39"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:36  %zext_ln23_53 = zext i6 %add_ln23_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_53"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:37  %conv_1_weights_addr_14 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_53

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_14"/></StgValue>
</operation>

<operation id="477" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter1_Loop_end:38  %add_ln23_40 = add i6 -28, %zext_ln23_47

]]></Node>
<StgValue><ssdm name="add_ln23_40"/></StgValue>
</operation>

<operation id="478" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:39  %zext_ln23_54 = zext i6 %add_ln23_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_54"/></StgValue>
</operation>

<operation id="479" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:40  %conv_1_weights_addr_15 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_54

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_15"/></StgValue>
</operation>

<operation id="480" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
Filter1_Loop_end:50  switch i2 %trunc_ln30, label %branch103 [
    i2 0, label %branch100
    i2 1, label %branch101
    i2 -2, label %branch102
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="481" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch102:0  switch i3 %select_ln30_11, label %branch239 [
    i3 0, label %branch237
    i3 1, label %branch238
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="6">
<![CDATA[
branch238:0  %input_2_1_load_9 = load float* %input_2_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_9"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="7">
<![CDATA[
branch237:0  %input_2_0_load_9 = load float* %input_2_0_addr21, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_9"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="6">
<![CDATA[
branch239:0  %input_2_2_load_9 = load float* %input_2_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_9"/></StgValue>
</operation>

<operation id="485" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch101:0  switch i3 %select_ln30_11, label %branch158 [
    i3 0, label %branch156
    i3 1, label %branch157
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="486" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="6">
<![CDATA[
branch157:0  %input_1_1_load_9 = load float* %input_1_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_9"/></StgValue>
</operation>

<operation id="487" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="7">
<![CDATA[
branch156:0  %input_1_0_load_9 = load float* %input_1_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_9"/></StgValue>
</operation>

<operation id="488" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="6">
<![CDATA[
branch158:0  %input_1_2_load_9 = load float* %input_1_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_9"/></StgValue>
</operation>

<operation id="489" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch100:0  switch i3 %select_ln30_11, label %branch77249 [
    i3 0, label %branch75245
    i3 1, label %branch76247
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="490" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="6">
<![CDATA[
branch76247:0  %input_0_1_load_9 = load float* %input_0_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_9"/></StgValue>
</operation>

<operation id="491" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="7">
<![CDATA[
branch75245:0  %input_0_0_load_9 = load float* %input_0_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_9"/></StgValue>
</operation>

<operation id="492" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="6">
<![CDATA[
branch77249:0  %input_0_2_load_9 = load float* %input_0_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_9"/></StgValue>
</operation>

<operation id="493" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch103:0  switch i3 %select_ln30_11, label %branch320 [
    i3 0, label %branch318
    i3 1, label %branch319
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="494" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="6">
<![CDATA[
branch319:0  %input_3_1_load_9 = load float* %input_3_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_9"/></StgValue>
</operation>

<operation id="495" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="7">
<![CDATA[
branch318:0  %input_3_0_load_9 = load float* %input_3_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_9"/></StgValue>
</operation>

<operation id="496" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="6">
<![CDATA[
branch320:0  %input_3_2_load_9 = load float* %input_3_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_9"/></StgValue>
</operation>

<operation id="497" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch90:0  switch i3 %select_ln30_11, label %branch230 [
    i3 0, label %branch228
    i3 1, label %branch229
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="498" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="6">
<![CDATA[
branch229:0  %input_2_2_load_10 = load float* %input_2_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_10"/></StgValue>
</operation>

<operation id="499" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="6">
<![CDATA[
branch228:0  %input_2_1_load_10 = load float* %input_2_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_10"/></StgValue>
</operation>

<operation id="500" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="7">
<![CDATA[
branch230:0  %input_2_0_load_10 = load float* %input_2_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_10"/></StgValue>
</operation>

<operation id="501" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch89:0  switch i3 %select_ln30_11, label %branch149 [
    i3 0, label %branch147
    i3 1, label %branch148
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="502" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="6">
<![CDATA[
branch148:0  %input_1_2_load_10 = load float* %input_1_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_10"/></StgValue>
</operation>

<operation id="503" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="6">
<![CDATA[
branch147:0  %input_1_1_load_10 = load float* %input_1_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_10"/></StgValue>
</operation>

<operation id="504" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="7">
<![CDATA[
branch149:0  %input_1_0_load_10 = load float* %input_1_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_10"/></StgValue>
</operation>

<operation id="505" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch88:0  switch i3 %select_ln30_11, label %branch68222 [
    i3 0, label %branch66218
    i3 1, label %branch67220
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="506" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="6">
<![CDATA[
branch67220:0  %input_0_2_load_10 = load float* %input_0_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_10"/></StgValue>
</operation>

<operation id="507" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="6">
<![CDATA[
branch66218:0  %input_0_1_load_10 = load float* %input_0_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_10"/></StgValue>
</operation>

<operation id="508" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="7">
<![CDATA[
branch68222:0  %input_0_0_load_10 = load float* %input_0_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_10"/></StgValue>
</operation>

<operation id="509" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch91:0  switch i3 %select_ln30_11, label %branch311 [
    i3 0, label %branch309
    i3 1, label %branch310
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="510" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="6">
<![CDATA[
branch310:0  %input_3_2_load_10 = load float* %input_3_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_10"/></StgValue>
</operation>

<operation id="511" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="6">
<![CDATA[
branch309:0  %input_3_1_load_10 = load float* %input_3_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_10"/></StgValue>
</operation>

<operation id="512" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="7">
<![CDATA[
branch311:0  %input_3_0_load_10 = load float* %input_3_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_10"/></StgValue>
</operation>

<operation id="513" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch78:0  switch i3 %select_ln30_11, label %branch221 [
    i3 0, label %branch219
    i3 1, label %branch220
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="514" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="7">
<![CDATA[
branch220:0  %input_2_0_load_11 = load float* %input_2_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_11"/></StgValue>
</operation>

<operation id="515" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="6">
<![CDATA[
branch219:0  %input_2_2_load_11 = load float* %input_2_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_11"/></StgValue>
</operation>

<operation id="516" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="6">
<![CDATA[
branch221:0  %input_2_1_load_11 = load float* %input_2_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_11"/></StgValue>
</operation>

<operation id="517" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch77:0  switch i3 %select_ln30_11, label %branch140 [
    i3 0, label %branch138
    i3 1, label %branch139
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="518" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="7">
<![CDATA[
branch139:0  %input_1_0_load_11 = load float* %input_1_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_11"/></StgValue>
</operation>

<operation id="519" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="6">
<![CDATA[
branch138:0  %input_1_2_load_11 = load float* %input_1_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_11"/></StgValue>
</operation>

<operation id="520" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="6">
<![CDATA[
branch140:0  %input_1_1_load_11 = load float* %input_1_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_11"/></StgValue>
</operation>

<operation id="521" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch76:0  switch i3 %select_ln30_11, label %branch59195 [
    i3 0, label %branch57191
    i3 1, label %branch58193
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="522" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="7">
<![CDATA[
branch58193:0  %input_0_0_load_11 = load float* %input_0_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_11"/></StgValue>
</operation>

<operation id="523" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="6">
<![CDATA[
branch57191:0  %input_0_2_load_11 = load float* %input_0_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_11"/></StgValue>
</operation>

<operation id="524" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="6">
<![CDATA[
branch59195:0  %input_0_1_load_11 = load float* %input_0_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_11"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch79:0  switch i3 %select_ln30_11, label %branch302 [
    i3 0, label %branch300
    i3 1, label %branch301
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="7">
<![CDATA[
branch301:0  %input_3_0_load_11 = load float* %input_3_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_11"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="6">
<![CDATA[
branch300:0  %input_3_2_load_11 = load float* %input_3_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_11"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="6">
<![CDATA[
branch302:0  %input_3_1_load_11 = load float* %input_3_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_11"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch66:0  switch i3 %select_ln30_11, label %branch293 [
    i3 0, label %branch291
    i3 1, label %branch292
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="6">
<![CDATA[
branch292:0  %input_3_1_load_12 = load float* %input_3_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_12"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="7">
<![CDATA[
branch291:0  %input_3_0_load_12 = load float* %input_3_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_12"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="6">
<![CDATA[
branch293:0  %input_3_2_load_12 = load float* %input_3_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_12"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch65:0  switch i3 %select_ln30_11, label %branch212 [
    i3 0, label %branch210
    i3 1, label %branch211
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="6">
<![CDATA[
branch211:0  %input_2_1_load_12 = load float* %input_2_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_12"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="7">
<![CDATA[
branch210:0  %input_2_0_load_12 = load float* %input_2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_12"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="6">
<![CDATA[
branch212:0  %input_2_2_load_12 = load float* %input_2_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_12"/></StgValue>
</operation>

<operation id="537" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch64:0  switch i3 %select_ln30_11, label %branch131 [
    i3 0, label %branch129
    i3 1, label %branch130
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="538" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="6">
<![CDATA[
branch130:0  %input_1_1_load_12 = load float* %input_1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_12"/></StgValue>
</operation>

<operation id="539" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="7">
<![CDATA[
branch129:0  %input_1_0_load_12 = load float* %input_1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_12"/></StgValue>
</operation>

<operation id="540" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="6">
<![CDATA[
branch131:0  %input_1_2_load_12 = load float* %input_1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_12"/></StgValue>
</operation>

<operation id="541" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch67:0  switch i3 %select_ln30_11, label %branch50168 [
    i3 0, label %branch48164
    i3 1, label %branch49166
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="542" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="6">
<![CDATA[
branch49166:0  %input_0_1_load_12 = load float* %input_0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_12"/></StgValue>
</operation>

<operation id="543" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="7">
<![CDATA[
branch48164:0  %input_0_0_load_12 = load float* %input_0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_12"/></StgValue>
</operation>

<operation id="544" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="6">
<![CDATA[
branch50168:0  %input_0_2_load_12 = load float* %input_0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_12"/></StgValue>
</operation>

<operation id="545" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch54:0  switch i3 %select_ln30_11, label %branch284 [
    i3 0, label %branch282
    i3 1, label %branch283
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="546" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="6">
<![CDATA[
branch283:0  %input_3_2_load_13 = load float* %input_3_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_13"/></StgValue>
</operation>

<operation id="547" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="6">
<![CDATA[
branch282:0  %input_3_1_load_13 = load float* %input_3_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_13"/></StgValue>
</operation>

<operation id="548" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="7">
<![CDATA[
branch284:0  %input_3_0_load_13 = load float* %input_3_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_13"/></StgValue>
</operation>

<operation id="549" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch53:0  switch i3 %select_ln30_11, label %branch203 [
    i3 0, label %branch201
    i3 1, label %branch202
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="550" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="6">
<![CDATA[
branch202:0  %input_2_2_load_13 = load float* %input_2_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_13"/></StgValue>
</operation>

<operation id="551" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="6">
<![CDATA[
branch201:0  %input_2_1_load_13 = load float* %input_2_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_13"/></StgValue>
</operation>

<operation id="552" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="7">
<![CDATA[
branch203:0  %input_2_0_load_13 = load float* %input_2_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_13"/></StgValue>
</operation>

<operation id="553" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch52:0  switch i3 %select_ln30_11, label %branch122 [
    i3 0, label %branch120368
    i3 1, label %branch121
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="554" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="6">
<![CDATA[
branch121:0  %input_1_2_load_13 = load float* %input_1_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_13"/></StgValue>
</operation>

<operation id="555" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="6">
<![CDATA[
branch120368:0  %input_1_1_load_13 = load float* %input_1_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_13"/></StgValue>
</operation>

<operation id="556" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="7">
<![CDATA[
branch122:0  %input_1_0_load_13 = load float* %input_1_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_13"/></StgValue>
</operation>

<operation id="557" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch55:0  switch i3 %select_ln30_11, label %branch41141 [
    i3 0, label %branch39137
    i3 1, label %branch40139
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="558" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="6">
<![CDATA[
branch40139:0  %input_0_2_load_13 = load float* %input_0_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_13"/></StgValue>
</operation>

<operation id="559" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="6">
<![CDATA[
branch39137:0  %input_0_1_load_13 = load float* %input_0_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_13"/></StgValue>
</operation>

<operation id="560" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="7">
<![CDATA[
branch41141:0  %input_0_0_load_13 = load float* %input_0_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_13"/></StgValue>
</operation>

<operation id="561" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="6">
<![CDATA[
branch52367:3  %conv_1_weights_load_14 = load float* %conv_1_weights_addr_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_14"/></StgValue>
</operation>

<operation id="562" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch52367:4  switch i2 %trunc_ln30, label %branch43 [
    i2 0, label %branch40
    i2 1, label %branch41
    i2 -2, label %branch42
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="563" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch42:0  switch i3 %select_ln30_11, label %branch275 [
    i3 0, label %branch273
    i3 1, label %branch274
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="564" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="7">
<![CDATA[
branch274:0  %input_3_0_load_14 = load float* %input_3_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_14"/></StgValue>
</operation>

<operation id="565" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="6">
<![CDATA[
branch273:0  %input_3_2_load_14 = load float* %input_3_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_14"/></StgValue>
</operation>

<operation id="566" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="6">
<![CDATA[
branch275:0  %input_3_1_load_14 = load float* %input_3_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_14"/></StgValue>
</operation>

<operation id="567" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch41:0  switch i3 %select_ln30_11, label %branch194 [
    i3 0, label %branch192
    i3 1, label %branch193
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="568" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="7">
<![CDATA[
branch193:0  %input_2_0_load_14 = load float* %input_2_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_14"/></StgValue>
</operation>

<operation id="569" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="6">
<![CDATA[
branch192:0  %input_2_2_load_14 = load float* %input_2_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_14"/></StgValue>
</operation>

<operation id="570" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="6">
<![CDATA[
branch194:0  %input_2_1_load_14 = load float* %input_2_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_14"/></StgValue>
</operation>

<operation id="571" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch40:0  switch i3 %select_ln30_11, label %branch113 [
    i3 0, label %branch111
    i3 1, label %branch112
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="572" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="7">
<![CDATA[
branch112:0  %input_1_0_load_14 = load float* %input_1_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_14"/></StgValue>
</operation>

<operation id="573" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="6">
<![CDATA[
branch111:0  %input_1_2_load_14 = load float* %input_1_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_14"/></StgValue>
</operation>

<operation id="574" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="6">
<![CDATA[
branch113:0  %input_1_1_load_14 = load float* %input_1_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_14"/></StgValue>
</operation>

<operation id="575" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch43:0  switch i3 %select_ln30_11, label %branch32110 [
    i3 0, label %branch30106
    i3 1, label %branch31108
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="576" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="7">
<![CDATA[
branch31108:0  %input_0_0_load_14 = load float* %input_0_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_14"/></StgValue>
</operation>

<operation id="577" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="6">
<![CDATA[
branch30106:0  %input_0_2_load_14 = load float* %input_0_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_14"/></StgValue>
</operation>

<operation id="578" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="6">
<![CDATA[
branch32110:0  %input_0_1_load_14 = load float* %input_0_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_14"/></StgValue>
</operation>

<operation id="579" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="6">
<![CDATA[
branch40349:3  %conv_1_weights_load_15 = load float* %conv_1_weights_addr_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_15"/></StgValue>
</operation>

<operation id="580" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch40349:4  switch i2 %trunc_ln30, label %branch31 [
    i2 0, label %branch28
    i2 1, label %branch29
    i2 -2, label %branch30
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="581" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch30:0  switch i3 %select_ln30_11, label %branch2383 [
    i3 0, label %branch2179
    i3 1, label %branch2281
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="582" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="6">
<![CDATA[
branch2281:0  %input_0_1_load_15 = load float* %input_0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_15"/></StgValue>
</operation>

<operation id="583" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="7">
<![CDATA[
branch2179:0  %input_0_0_load_15 = load float* %input_0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_15"/></StgValue>
</operation>

<operation id="584" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="6">
<![CDATA[
branch2383:0  %input_0_2_load_15 = load float* %input_0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_15"/></StgValue>
</operation>

<operation id="585" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch29:0  switch i3 %select_ln30_11, label %branch266 [
    i3 0, label %branch264
    i3 1, label %branch265
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="586" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="6">
<![CDATA[
branch265:0  %input_3_1_load_15 = load float* %input_3_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_15"/></StgValue>
</operation>

<operation id="587" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="7">
<![CDATA[
branch264:0  %input_3_0_load_15 = load float* %input_3_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_15"/></StgValue>
</operation>

<operation id="588" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="6">
<![CDATA[
branch266:0  %input_3_2_load_15 = load float* %input_3_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_15"/></StgValue>
</operation>

<operation id="589" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch28:0  switch i3 %select_ln30_11, label %branch185 [
    i3 0, label %branch183
    i3 1, label %branch184
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="590" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="6">
<![CDATA[
branch184:0  %input_2_1_load_15 = load float* %input_2_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_15"/></StgValue>
</operation>

<operation id="591" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="7">
<![CDATA[
branch183:0  %input_2_0_load_15 = load float* %input_2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_15"/></StgValue>
</operation>

<operation id="592" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="6">
<![CDATA[
branch185:0  %input_2_2_load_15 = load float* %input_2_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_15"/></StgValue>
</operation>

<operation id="593" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch31:0  switch i3 %select_ln30_11, label %branch104330 [
    i3 0, label %branch102326
    i3 1, label %branch103328
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="594" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="6">
<![CDATA[
branch103328:0  %input_1_1_load_15 = load float* %input_1_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_15"/></StgValue>
</operation>

<operation id="595" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="7">
<![CDATA[
branch102326:0  %input_1_0_load_15 = load float* %input_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_15"/></StgValue>
</operation>

<operation id="596" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="6">
<![CDATA[
branch104330:0  %input_1_2_load_15 = load float* %input_1_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_15"/></StgValue>
</operation>

<operation id="597" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch18:0  switch i3 %select_ln30_11, label %branch1456 [
    i3 0, label %branch1252
    i3 1, label %branch1354
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="598" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="6">
<![CDATA[
branch1354:0  %input_0_2_load_16 = load float* %input_0_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_16"/></StgValue>
</operation>

<operation id="599" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="6">
<![CDATA[
branch1252:0  %input_0_1_load_16 = load float* %input_0_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_16"/></StgValue>
</operation>

<operation id="600" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="7">
<![CDATA[
branch1456:0  %input_0_0_load_16 = load float* %input_0_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_16"/></StgValue>
</operation>

<operation id="601" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch17:0  switch i3 %select_ln30_11, label %branch257 [
    i3 0, label %branch255
    i3 1, label %branch256
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="602" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="6">
<![CDATA[
branch256:0  %input_3_2_load_16 = load float* %input_3_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_16"/></StgValue>
</operation>

<operation id="603" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="6">
<![CDATA[
branch255:0  %input_3_1_load_16 = load float* %input_3_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_16"/></StgValue>
</operation>

<operation id="604" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="7">
<![CDATA[
branch257:0  %input_3_0_load_16 = load float* %input_3_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_16"/></StgValue>
</operation>

<operation id="605" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch16:0  switch i3 %select_ln30_11, label %branch176 [
    i3 0, label %branch174
    i3 1, label %branch175
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="606" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="6">
<![CDATA[
branch175:0  %input_2_2_load_16 = load float* %input_2_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_16"/></StgValue>
</operation>

<operation id="607" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="6">
<![CDATA[
branch174:0  %input_2_1_load_16 = load float* %input_2_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_16"/></StgValue>
</operation>

<operation id="608" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="7">
<![CDATA[
branch176:0  %input_2_0_load_16 = load float* %input_2_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_16"/></StgValue>
</operation>

<operation id="609" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch19:0  switch i3 %select_ln30_11, label %branch95303 [
    i3 0, label %branch93299
    i3 1, label %branch94301
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="610" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="6">
<![CDATA[
branch94301:0  %input_1_2_load_16 = load float* %input_1_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_16"/></StgValue>
</operation>

<operation id="611" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="6">
<![CDATA[
branch93299:0  %input_1_1_load_16 = load float* %input_1_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_16"/></StgValue>
</operation>

<operation id="612" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="7">
<![CDATA[
branch95303:0  %input_1_0_load_16 = load float* %input_1_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_16"/></StgValue>
</operation>

<operation id="613" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch6:0  switch i3 %select_ln30_11, label %branch529 [
    i3 0, label %branch325
    i3 1, label %branch427
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="614" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="7">
<![CDATA[
branch427:0  %input_0_0_load_17 = load float* %input_0_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_17"/></StgValue>
</operation>

<operation id="615" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="6">
<![CDATA[
branch325:0  %input_0_2_load_17 = load float* %input_0_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_17"/></StgValue>
</operation>

<operation id="616" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="6">
<![CDATA[
branch529:0  %input_0_1_load_17 = load float* %input_0_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_17"/></StgValue>
</operation>

<operation id="617" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch5:0  switch i3 %select_ln30_11, label %branch248 [
    i3 0, label %branch246
    i3 1, label %branch247
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="618" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="7">
<![CDATA[
branch247:0  %input_3_0_load_17 = load float* %input_3_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_17"/></StgValue>
</operation>

<operation id="619" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="6">
<![CDATA[
branch246:0  %input_3_2_load_17 = load float* %input_3_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_17"/></StgValue>
</operation>

<operation id="620" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="6">
<![CDATA[
branch248:0  %input_3_1_load_17 = load float* %input_3_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_17"/></StgValue>
</operation>

<operation id="621" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch4:0  switch i3 %select_ln30_11, label %branch167 [
    i3 0, label %branch165
    i3 1, label %branch166
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="622" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="7">
<![CDATA[
branch166:0  %input_2_0_load_17 = load float* %input_2_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_17"/></StgValue>
</operation>

<operation id="623" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="6">
<![CDATA[
branch165:0  %input_2_2_load_17 = load float* %input_2_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_17"/></StgValue>
</operation>

<operation id="624" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="6">
<![CDATA[
branch167:0  %input_2_1_load_17 = load float* %input_2_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_17"/></StgValue>
</operation>

<operation id="625" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch7:0  switch i3 %select_ln30_11, label %branch86276 [
    i3 0, label %branch84272
    i3 1, label %branch85274
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="626" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="7">
<![CDATA[
branch85274:0  %input_1_0_load_17 = load float* %input_1_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_17"/></StgValue>
</operation>

<operation id="627" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="6">
<![CDATA[
branch84272:0  %input_1_2_load_17 = load float* %input_1_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_17"/></StgValue>
</operation>

<operation id="628" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="6">
<![CDATA[
branch86276:0  %input_1_1_load_17 = load float* %input_1_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_17"/></StgValue>
</operation>

<operation id="629" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch98:0  switch i3 %select_ln30_11, label %branch242 [
    i3 0, label %branch240
    i3 1, label %branch241
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="630" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch97:0  switch i3 %select_ln30_11, label %branch161 [
    i3 0, label %branch159
    i3 1, label %branch160
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="631" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch96:0  switch i3 %select_ln30_11, label %branch80256 [
    i3 0, label %branch78252
    i3 1, label %branch79254
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="632" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch99:0  switch i3 %select_ln30_11, label %branch323 [
    i3 0, label %branch321
    i3 1, label %branch322
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="633" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch86:0  switch i3 %select_ln30_11, label %branch233 [
    i3 0, label %branch231589
    i3 1, label %branch232
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="634" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch85:0  switch i3 %select_ln30_11, label %branch152 [
    i3 0, label %branch150
    i3 1, label %branch151
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="635" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch84:0  switch i3 %select_ln30_11, label %branch71229 [
    i3 0, label %branch69225
    i3 1, label %branch70227
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="636" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch87:0  switch i3 %select_ln30_11, label %branch314 [
    i3 0, label %branch312
    i3 1, label %branch313
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="637" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch74:0  switch i3 %select_ln30_11, label %branch224 [
    i3 0, label %branch222570
    i3 1, label %branch223
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="638" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch73:0  switch i3 %select_ln30_11, label %branch143 [
    i3 0, label %branch141
    i3 1, label %branch142
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="639" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch72:0  switch i3 %select_ln30_11, label %branch62202 [
    i3 0, label %branch60198
    i3 1, label %branch61200
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="640" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch75:0  switch i3 %select_ln30_11, label %branch305 [
    i3 0, label %branch303
    i3 1, label %branch304
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="641" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch62:0  switch i3 %select_ln30_11, label %branch296 [
    i3 0, label %branch294
    i3 1, label %branch295
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="642" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch61:0  switch i3 %select_ln30_11, label %branch215 [
    i3 0, label %branch213
    i3 1, label %branch214
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="643" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch60:0  switch i3 %select_ln30_11, label %branch134 [
    i3 0, label %branch132
    i3 1, label %branch133
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="644" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch63:0  switch i3 %select_ln30_11, label %branch53175 [
    i3 0, label %branch51171
    i3 1, label %branch52173
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="645" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch50:0  switch i3 %select_ln30_11, label %branch287 [
    i3 0, label %branch285
    i3 1, label %branch286
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="646" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch49:0  switch i3 %select_ln30_11, label %branch206 [
    i3 0, label %branch204
    i3 1, label %branch205
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="647" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch48:0  switch i3 %select_ln30_11, label %branch125 [
    i3 0, label %branch123
    i3 1, label %branch124
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="648" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch51:0  switch i3 %select_ln30_11, label %branch44148 [
    i3 0, label %branch42144
    i3 1, label %branch43146
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="649" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch38:0  switch i3 %select_ln30_11, label %branch278 [
    i3 0, label %branch276
    i3 1, label %branch277
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="650" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch37:0  switch i3 %select_ln30_11, label %branch197 [
    i3 0, label %branch195
    i3 1, label %branch196
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="651" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch36:0  switch i3 %select_ln30_11, label %branch116 [
    i3 0, label %branch114
    i3 1, label %branch115
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="652" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch39:0  switch i3 %select_ln30_11, label %branch35117 [
    i3 0, label %branch33113
    i3 1, label %branch34115
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="653" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch26:0  switch i3 %select_ln30_11, label %branch2690 [
    i3 0, label %branch2486
    i3 1, label %branch2588
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="654" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch25:0  switch i3 %select_ln30_11, label %branch269 [
    i3 0, label %branch267
    i3 1, label %branch268
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="655" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch24:0  switch i3 %select_ln30_11, label %branch188 [
    i3 0, label %branch186
    i3 1, label %branch187
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="656" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch27:0  switch i3 %select_ln30_11, label %branch107337 [
    i3 0, label %branch105333
    i3 1, label %branch106335
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="657" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch14:0  switch i3 %select_ln30_11, label %branch1763 [
    i3 0, label %branch1559
    i3 1, label %branch1661
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="658" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch13:0  switch i3 %select_ln30_11, label %branch260 [
    i3 0, label %branch258
    i3 1, label %branch259
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="659" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch12:0  switch i3 %select_ln30_11, label %branch179 [
    i3 0, label %branch177
    i3 1, label %branch178
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="660" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch15:0  switch i3 %select_ln30_11, label %branch98310 [
    i3 0, label %branch96306
    i3 1, label %branch97308
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="661" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch2:0  switch i3 %select_ln30_11, label %branch836 [
    i3 0, label %branch632
    i3 1, label %branch734
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="662" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch1:0  switch i3 %select_ln30_11, label %branch251 [
    i3 0, label %branch249
    i3 1, label %branch250
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="663" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch0:0  switch i3 %select_ln30_11, label %branch170 [
    i3 0, label %branch168
    i3 1, label %branch169
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="664" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch3:0  switch i3 %select_ln30_11, label %branch89283 [
    i3 0, label %branch87279
    i3 1, label %branch88281
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="665" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:226  %zext_ln23 = zext i3 %select_ln30_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="666" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="5" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:229  %zext_ln23_38 = zext i3 %select_ln30_9 to i5

]]></Node>
<StgValue><ssdm name="zext_ln23_38"/></StgValue>
</operation>

<operation id="667" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:230  %zext_ln23_39 = zext i3 %select_ln30_9 to i4

]]></Node>
<StgValue><ssdm name="zext_ln23_39"/></StgValue>
</operation>

<operation id="668" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:231  %conv_1_weights_addr = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr"/></StgValue>
</operation>

<operation id="669" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Filter1_Loop_begin:232  %add_ln23_30 = add i4 6, %zext_ln23_39

]]></Node>
<StgValue><ssdm name="add_ln23_30"/></StgValue>
</operation>

<operation id="670" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="4">
<![CDATA[
Filter1_Loop_begin:233  %zext_ln23_40 = zext i4 %add_ln23_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_40"/></StgValue>
</operation>

<operation id="671" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:234  %conv_1_weights_addr_1 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_40

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_1"/></StgValue>
</operation>

<operation id="672" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:235  %add_ln23_31 = add i5 12, %zext_ln23_38

]]></Node>
<StgValue><ssdm name="add_ln23_31"/></StgValue>
</operation>

<operation id="673" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:236  %zext_ln23_41 = zext i5 %add_ln23_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_41"/></StgValue>
</operation>

<operation id="674" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:237  %conv_1_weights_addr_2 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_41

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_2"/></StgValue>
</operation>

<operation id="675" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:238  %add_ln23_32 = add i5 -14, %zext_ln23_38

]]></Node>
<StgValue><ssdm name="add_ln23_32"/></StgValue>
</operation>

<operation id="676" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:239  %zext_ln23_42 = zext i5 %add_ln23_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_42"/></StgValue>
</operation>

<operation id="677" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:240  %conv_1_weights_addr_3 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_42

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_3"/></StgValue>
</operation>

<operation id="678" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:241  %tmp_18 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %select_ln30_9)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="679" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:242  %conv_1_weights_addr_4 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_4"/></StgValue>
</operation>

<operation id="680" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:257  %conv_1_weights_load = load float* %conv_1_weights_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load"/></StgValue>
</operation>

<operation id="681" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="6">
<![CDATA[
branch235:0  %input_2_1_load = load float* %input_2_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load"/></StgValue>
</operation>

<operation id="682" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
branch235:1  br label %branch104237

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="683" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="7">
<![CDATA[
branch234:0  %input_2_0_load = load float* %input_2_0_addr21, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load"/></StgValue>
</operation>

<operation id="684" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
branch234:1  br label %branch104237

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="685" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="6">
<![CDATA[
branch236:0  %input_2_2_load = load float* %input_2_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load"/></StgValue>
</operation>

<operation id="686" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
branch236:1  br label %branch104237

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="687" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="6">
<![CDATA[
branch154:0  %input_1_1_load = load float* %input_1_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load"/></StgValue>
</operation>

<operation id="688" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
branch154:1  br label %branch104237

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="689" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="7">
<![CDATA[
branch153:0  %input_1_0_load = load float* %input_1_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load"/></StgValue>
</operation>

<operation id="690" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
branch153:1  br label %branch104237

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="691" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="6">
<![CDATA[
branch155:0  %input_1_2_load = load float* %input_1_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load"/></StgValue>
</operation>

<operation id="692" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
branch155:1  br label %branch104237

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="693" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="6">
<![CDATA[
branch73240:0  %input_0_1_load = load float* %input_0_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load"/></StgValue>
</operation>

<operation id="694" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
branch73240:1  br label %branch104237

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="695" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="7">
<![CDATA[
branch72238:0  %input_0_0_load = load float* %input_0_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load"/></StgValue>
</operation>

<operation id="696" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
branch72238:1  br label %branch104237

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="697" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="6">
<![CDATA[
branch74242:0  %input_0_2_load = load float* %input_0_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load"/></StgValue>
</operation>

<operation id="698" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
branch74242:1  br label %branch104237

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="699" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="6">
<![CDATA[
branch316:0  %input_3_1_load = load float* %input_3_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load"/></StgValue>
</operation>

<operation id="700" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
branch316:1  br label %branch104237

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="701" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="7">
<![CDATA[
branch315:0  %input_3_0_load = load float* %input_3_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load"/></StgValue>
</operation>

<operation id="702" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
branch315:1  br label %branch104237

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="703" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="6">
<![CDATA[
branch317:0  %input_3_2_load = load float* %input_3_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load"/></StgValue>
</operation>

<operation id="704" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
branch317:1  br label %branch104237

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="705" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="6">
<![CDATA[
branch104237:3  %conv_1_weights_load_1 = load float* %conv_1_weights_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_1"/></StgValue>
</operation>

<operation id="706" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch104237:4  switch i2 %trunc_ln30, label %branch95 [
    i2 0, label %branch92
    i2 1, label %branch93
    i2 -2, label %branch94
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="707" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="6">
<![CDATA[
branch226:0  %input_2_2_load_1 = load float* %input_2_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_1"/></StgValue>
</operation>

<operation id="708" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
branch226:1  br label %branch92210

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="709" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="6">
<![CDATA[
branch225:0  %input_2_1_load_1 = load float* %input_2_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_1"/></StgValue>
</operation>

<operation id="710" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
branch225:1  br label %branch92210

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="711" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="7">
<![CDATA[
branch227:0  %input_2_0_load_1 = load float* %input_2_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_1"/></StgValue>
</operation>

<operation id="712" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
branch227:1  br label %branch92210

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="713" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="6">
<![CDATA[
branch145:0  %input_1_2_load_1 = load float* %input_1_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_1"/></StgValue>
</operation>

<operation id="714" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
branch145:1  br label %branch92210

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="715" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="6">
<![CDATA[
branch144:0  %input_1_1_load_1 = load float* %input_1_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_1"/></StgValue>
</operation>

<operation id="716" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
branch144:1  br label %branch92210

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="717" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="7">
<![CDATA[
branch146:0  %input_1_0_load_1 = load float* %input_1_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_1"/></StgValue>
</operation>

<operation id="718" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
branch146:1  br label %branch92210

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="719" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="6">
<![CDATA[
branch64213:0  %input_0_2_load_1 = load float* %input_0_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_1"/></StgValue>
</operation>

<operation id="720" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
branch64213:1  br label %branch92210

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="721" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="6">
<![CDATA[
branch63211:0  %input_0_1_load_1 = load float* %input_0_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_1"/></StgValue>
</operation>

<operation id="722" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
branch63211:1  br label %branch92210

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="723" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="7">
<![CDATA[
branch65215:0  %input_0_0_load_1 = load float* %input_0_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_1"/></StgValue>
</operation>

<operation id="724" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch65215:1  br label %branch92210

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="725" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="6">
<![CDATA[
branch307:0  %input_3_2_load_1 = load float* %input_3_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_1"/></StgValue>
</operation>

<operation id="726" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
branch307:1  br label %branch92210

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="727" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="6">
<![CDATA[
branch306:0  %input_3_1_load_1 = load float* %input_3_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_1"/></StgValue>
</operation>

<operation id="728" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
branch306:1  br label %branch92210

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="729" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="7">
<![CDATA[
branch308:0  %input_3_0_load_1 = load float* %input_3_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_1"/></StgValue>
</operation>

<operation id="730" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
branch308:1  br label %branch92210

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="731" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="6">
<![CDATA[
branch92210:3  %conv_1_weights_load_2 = load float* %conv_1_weights_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_2"/></StgValue>
</operation>

<operation id="732" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch92210:4  switch i2 %trunc_ln30, label %branch83 [
    i2 0, label %branch80
    i2 1, label %branch81
    i2 -2, label %branch82
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="733" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="7">
<![CDATA[
branch217:0  %input_2_0_load_2 = load float* %input_2_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_2"/></StgValue>
</operation>

<operation id="734" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
branch217:1  br label %branch80183

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="735" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="6">
<![CDATA[
branch216:0  %input_2_2_load_2 = load float* %input_2_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_2"/></StgValue>
</operation>

<operation id="736" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
branch216:1  br label %branch80183

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="737" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="6">
<![CDATA[
branch218:0  %input_2_1_load_2 = load float* %input_2_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_2"/></StgValue>
</operation>

<operation id="738" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
branch218:1  br label %branch80183

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="739" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="7">
<![CDATA[
branch136:0  %input_1_0_load_2 = load float* %input_1_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_2"/></StgValue>
</operation>

<operation id="740" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
branch136:1  br label %branch80183

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="741" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="6">
<![CDATA[
branch135:0  %input_1_2_load_2 = load float* %input_1_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_2"/></StgValue>
</operation>

<operation id="742" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
branch135:1  br label %branch80183

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="743" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="6">
<![CDATA[
branch137:0  %input_1_1_load_2 = load float* %input_1_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_2"/></StgValue>
</operation>

<operation id="744" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch137:1  br label %branch80183

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="745" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="7">
<![CDATA[
branch55186:0  %input_0_0_load_2 = load float* %input_0_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_2"/></StgValue>
</operation>

<operation id="746" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
branch55186:1  br label %branch80183

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="747" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="6">
<![CDATA[
branch54184:0  %input_0_2_load_2 = load float* %input_0_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_2"/></StgValue>
</operation>

<operation id="748" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
branch54184:1  br label %branch80183

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="749" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="6">
<![CDATA[
branch56188:0  %input_0_1_load_2 = load float* %input_0_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_2"/></StgValue>
</operation>

<operation id="750" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
branch56188:1  br label %branch80183

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="751" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="7">
<![CDATA[
branch298:0  %input_3_0_load_2 = load float* %input_3_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_2"/></StgValue>
</operation>

<operation id="752" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
branch298:1  br label %branch80183

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="753" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="6">
<![CDATA[
branch297:0  %input_3_2_load_2 = load float* %input_3_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_2"/></StgValue>
</operation>

<operation id="754" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
branch297:1  br label %branch80183

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="755" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="6">
<![CDATA[
branch299:0  %input_3_1_load_2 = load float* %input_3_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_2"/></StgValue>
</operation>

<operation id="756" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
branch299:1  br label %branch80183

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="757" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="6">
<![CDATA[
branch80183:3  %conv_1_weights_load_3 = load float* %conv_1_weights_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_3"/></StgValue>
</operation>

<operation id="758" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch80183:4  switch i2 %trunc_ln30, label %branch71 [
    i2 0, label %branch68
    i2 1, label %branch69
    i2 -2, label %branch70
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="759" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="6">
<![CDATA[
branch289:0  %input_3_1_load_3 = load float* %input_3_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_3"/></StgValue>
</operation>

<operation id="760" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
branch289:1  br label %branch68382

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="761" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="7">
<![CDATA[
branch288:0  %input_3_0_load_3 = load float* %input_3_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_3"/></StgValue>
</operation>

<operation id="762" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
branch288:1  br label %branch68382

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="763" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="6">
<![CDATA[
branch290:0  %input_3_2_load_3 = load float* %input_3_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_3"/></StgValue>
</operation>

<operation id="764" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
branch290:1  br label %branch68382

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="765" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="6">
<![CDATA[
branch208:0  %input_2_1_load_3 = load float* %input_2_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_3"/></StgValue>
</operation>

<operation id="766" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
branch208:1  br label %branch68382

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="767" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="7">
<![CDATA[
branch207:0  %input_2_0_load_3 = load float* %input_2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_3"/></StgValue>
</operation>

<operation id="768" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
branch207:1  br label %branch68382

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="769" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="6">
<![CDATA[
branch209:0  %input_2_2_load_3 = load float* %input_2_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_3"/></StgValue>
</operation>

<operation id="770" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
branch209:1  br label %branch68382

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="771" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="6">
<![CDATA[
branch127:0  %input_1_1_load_3 = load float* %input_1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_3"/></StgValue>
</operation>

<operation id="772" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
branch127:1  br label %branch68382

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="773" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="7">
<![CDATA[
branch126:0  %input_1_0_load_3 = load float* %input_1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_3"/></StgValue>
</operation>

<operation id="774" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
branch126:1  br label %branch68382

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="775" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="6">
<![CDATA[
branch128:0  %input_1_2_load_3 = load float* %input_1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_3"/></StgValue>
</operation>

<operation id="776" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
branch128:1  br label %branch68382

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="777" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="6">
<![CDATA[
branch46159:0  %input_0_1_load_3 = load float* %input_0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_3"/></StgValue>
</operation>

<operation id="778" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
branch46159:1  br label %branch68382

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="779" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="7">
<![CDATA[
branch45157:0  %input_0_0_load_3 = load float* %input_0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_3"/></StgValue>
</operation>

<operation id="780" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
branch45157:1  br label %branch68382

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="781" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="6">
<![CDATA[
branch47161:0  %input_0_2_load_3 = load float* %input_0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_3"/></StgValue>
</operation>

<operation id="782" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
branch47161:1  br label %branch68382

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="783" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="6">
<![CDATA[
branch68382:3  %conv_1_weights_load_4 = load float* %conv_1_weights_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_4"/></StgValue>
</operation>

<operation id="784" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch68382:4  switch i2 %trunc_ln30, label %branch59 [
    i2 0, label %branch56
    i2 1, label %branch57
    i2 -2, label %branch58
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="785" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="6">
<![CDATA[
branch280:0  %input_3_2_load_4 = load float* %input_3_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_4"/></StgValue>
</operation>

<operation id="786" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
branch280:1  br label %branch56363

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="787" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="6">
<![CDATA[
branch279:0  %input_3_1_load_4 = load float* %input_3_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_4"/></StgValue>
</operation>

<operation id="788" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
branch279:1  br label %branch56363

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="789" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="7">
<![CDATA[
branch281:0  %input_3_0_load_4 = load float* %input_3_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_4"/></StgValue>
</operation>

<operation id="790" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
branch281:1  br label %branch56363

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="791" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="6">
<![CDATA[
branch199:0  %input_2_2_load_4 = load float* %input_2_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_4"/></StgValue>
</operation>

<operation id="792" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
branch199:1  br label %branch56363

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="793" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="6">
<![CDATA[
branch198:0  %input_2_1_load_4 = load float* %input_2_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_4"/></StgValue>
</operation>

<operation id="794" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
branch198:1  br label %branch56363

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="795" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="7">
<![CDATA[
branch200:0  %input_2_0_load_4 = load float* %input_2_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_4"/></StgValue>
</operation>

<operation id="796" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
branch200:1  br label %branch56363

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="797" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="6">
<![CDATA[
branch118:0  %input_1_2_load_4 = load float* %input_1_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_4"/></StgValue>
</operation>

<operation id="798" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
branch118:1  br label %branch56363

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="799" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="6">
<![CDATA[
branch117:0  %input_1_1_load_4 = load float* %input_1_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_4"/></StgValue>
</operation>

<operation id="800" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
branch117:1  br label %branch56363

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="801" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="7">
<![CDATA[
branch119:0  %input_1_0_load_4 = load float* %input_1_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_4"/></StgValue>
</operation>

<operation id="802" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
branch119:1  br label %branch56363

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="803" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="6">
<![CDATA[
branch37132:0  %input_0_2_load_4 = load float* %input_0_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_4"/></StgValue>
</operation>

<operation id="804" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0">
<![CDATA[
branch37132:1  br label %branch56363

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="805" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="6">
<![CDATA[
branch36130:0  %input_0_1_load_4 = load float* %input_0_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_4"/></StgValue>
</operation>

<operation id="806" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
branch36130:1  br label %branch56363

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="807" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="7">
<![CDATA[
branch38134:0  %input_0_0_load_4 = load float* %input_0_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_4"/></StgValue>
</operation>

<operation id="808" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
branch38134:1  br label %branch56363

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="809" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="6">
<![CDATA[
branch56363:3  %conv_1_weights_load_5 = load float* %conv_1_weights_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_5"/></StgValue>
</operation>

<operation id="810" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="7">
<![CDATA[
branch271:0  %input_3_0_load_5 = load float* %input_3_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_5"/></StgValue>
</operation>

<operation id="811" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
branch271:1  br label %branch44345

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="812" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="6">
<![CDATA[
branch270:0  %input_3_2_load_5 = load float* %input_3_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_5"/></StgValue>
</operation>

<operation id="813" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
branch270:1  br label %branch44345

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="814" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="6">
<![CDATA[
branch272:0  %input_3_1_load_5 = load float* %input_3_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_5"/></StgValue>
</operation>

<operation id="815" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
branch272:1  br label %branch44345

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="816" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="7">
<![CDATA[
branch190:0  %input_2_0_load_5 = load float* %input_2_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_5"/></StgValue>
</operation>

<operation id="817" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
branch190:1  br label %branch44345

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="818" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="6">
<![CDATA[
branch189:0  %input_2_2_load_5 = load float* %input_2_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_5"/></StgValue>
</operation>

<operation id="819" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
branch189:1  br label %branch44345

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="820" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="6">
<![CDATA[
branch191:0  %input_2_1_load_5 = load float* %input_2_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_5"/></StgValue>
</operation>

<operation id="821" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
branch191:1  br label %branch44345

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="822" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="7">
<![CDATA[
branch109:0  %input_1_0_load_5 = load float* %input_1_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_5"/></StgValue>
</operation>

<operation id="823" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
branch109:1  br label %branch44345

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="824" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="6">
<![CDATA[
branch108:0  %input_1_2_load_5 = load float* %input_1_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_5"/></StgValue>
</operation>

<operation id="825" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
branch108:1  br label %branch44345

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="826" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="6">
<![CDATA[
branch110:0  %input_1_1_load_5 = load float* %input_1_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_5"/></StgValue>
</operation>

<operation id="827" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
branch110:1  br label %branch44345

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="828" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="7">
<![CDATA[
branch28101:0  %input_0_0_load_5 = load float* %input_0_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_5"/></StgValue>
</operation>

<operation id="829" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
branch28101:1  br label %branch44345

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="830" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="6">
<![CDATA[
branch2799:0  %input_0_2_load_5 = load float* %input_0_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_5"/></StgValue>
</operation>

<operation id="831" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
branch2799:1  br label %branch44345

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="832" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="6">
<![CDATA[
branch29103:0  %input_0_1_load_5 = load float* %input_0_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_5"/></StgValue>
</operation>

<operation id="833" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
branch29103:1  br label %branch44345

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="834" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="6">
<![CDATA[
branch44345:3  %conv_1_weights_load_6 = load float* %conv_1_weights_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_6"/></StgValue>
</operation>

<operation id="835" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="6">
<![CDATA[
branch1974:0  %input_0_1_load_6 = load float* %input_0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_6"/></StgValue>
</operation>

<operation id="836" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
branch1974:1  br label %branch32489

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="837" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="7">
<![CDATA[
branch1872:0  %input_0_0_load_6 = load float* %input_0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_6"/></StgValue>
</operation>

<operation id="838" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
branch1872:1  br label %branch32489

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="839" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="6">
<![CDATA[
branch2076:0  %input_0_2_load_6 = load float* %input_0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_6"/></StgValue>
</operation>

<operation id="840" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
branch2076:1  br label %branch32489

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="841" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="6">
<![CDATA[
branch262:0  %input_3_1_load_6 = load float* %input_3_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_6"/></StgValue>
</operation>

<operation id="842" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
branch262:1  br label %branch32489

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="843" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="7">
<![CDATA[
branch261:0  %input_3_0_load_6 = load float* %input_3_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_6"/></StgValue>
</operation>

<operation id="844" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
branch261:1  br label %branch32489

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="845" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="6">
<![CDATA[
branch263:0  %input_3_2_load_6 = load float* %input_3_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_6"/></StgValue>
</operation>

<operation id="846" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0">
<![CDATA[
branch263:1  br label %branch32489

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="847" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="6">
<![CDATA[
branch181:0  %input_2_1_load_6 = load float* %input_2_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_6"/></StgValue>
</operation>

<operation id="848" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
branch181:1  br label %branch32489

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="849" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="7">
<![CDATA[
branch180:0  %input_2_0_load_6 = load float* %input_2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_6"/></StgValue>
</operation>

<operation id="850" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
branch180:1  br label %branch32489

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="851" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="6">
<![CDATA[
branch182:0  %input_2_2_load_6 = load float* %input_2_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_6"/></StgValue>
</operation>

<operation id="852" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
branch182:1  br label %branch32489

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="853" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="6">
<![CDATA[
branch100321:0  %input_1_1_load_6 = load float* %input_1_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_6"/></StgValue>
</operation>

<operation id="854" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
branch100321:1  br label %branch32489

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="855" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="7">
<![CDATA[
branch99319:0  %input_1_0_load_6 = load float* %input_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_6"/></StgValue>
</operation>

<operation id="856" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
branch99319:1  br label %branch32489

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="857" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="6">
<![CDATA[
branch101323:0  %input_1_2_load_6 = load float* %input_1_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_6"/></StgValue>
</operation>

<operation id="858" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
branch101323:1  br label %branch32489

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="859" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="6">
<![CDATA[
branch1047:0  %input_0_2_load_7 = load float* %input_0_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_7"/></StgValue>
</operation>

<operation id="860" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
branch1047:1  br label %branch20471

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="861" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="6">
<![CDATA[
branch945:0  %input_0_1_load_7 = load float* %input_0_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_7"/></StgValue>
</operation>

<operation id="862" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0">
<![CDATA[
branch945:1  br label %branch20471

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="863" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="7">
<![CDATA[
branch1149:0  %input_0_0_load_7 = load float* %input_0_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_7"/></StgValue>
</operation>

<operation id="864" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
branch1149:1  br label %branch20471

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="865" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="6">
<![CDATA[
branch253:0  %input_3_2_load_7 = load float* %input_3_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_7"/></StgValue>
</operation>

<operation id="866" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
branch253:1  br label %branch20471

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="867" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="6">
<![CDATA[
branch252:0  %input_3_1_load_7 = load float* %input_3_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_7"/></StgValue>
</operation>

<operation id="868" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
branch252:1  br label %branch20471

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="869" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="7">
<![CDATA[
branch254:0  %input_3_0_load_7 = load float* %input_3_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_7"/></StgValue>
</operation>

<operation id="870" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
branch254:1  br label %branch20471

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="871" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="6">
<![CDATA[
branch172:0  %input_2_2_load_7 = load float* %input_2_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_7"/></StgValue>
</operation>

<operation id="872" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
branch172:1  br label %branch20471

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="873" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="6">
<![CDATA[
branch171:0  %input_2_1_load_7 = load float* %input_2_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_7"/></StgValue>
</operation>

<operation id="874" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
branch171:1  br label %branch20471

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="875" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="7">
<![CDATA[
branch173:0  %input_2_0_load_7 = load float* %input_2_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_7"/></StgValue>
</operation>

<operation id="876" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
branch173:1  br label %branch20471

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="877" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="6">
<![CDATA[
branch91294:0  %input_1_2_load_7 = load float* %input_1_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_7"/></StgValue>
</operation>

<operation id="878" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0">
<![CDATA[
branch91294:1  br label %branch20471

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="879" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="6">
<![CDATA[
branch90292:0  %input_1_1_load_7 = load float* %input_1_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_7"/></StgValue>
</operation>

<operation id="880" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0">
<![CDATA[
branch90292:1  br label %branch20471

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="881" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="7">
<![CDATA[
branch92296:0  %input_1_0_load_7 = load float* %input_1_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_7"/></StgValue>
</operation>

<operation id="882" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0">
<![CDATA[
branch92296:1  br label %branch20471

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="883" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="7">
<![CDATA[
branch120:0  %input_0_0_load_8 = load float* %input_0_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_8"/></StgValue>
</operation>

<operation id="884" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="885" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="6">
<![CDATA[
branch018:0  %input_0_2_load_8 = load float* %input_0_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_8"/></StgValue>
</operation>

<operation id="886" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0">
<![CDATA[
branch018:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="887" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="6">
<![CDATA[
branch222:0  %input_0_1_load_8 = load float* %input_0_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_8"/></StgValue>
</operation>

<operation id="888" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0">
<![CDATA[
branch222:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="889" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="7">
<![CDATA[
branch244:0  %input_3_0_load_8 = load float* %input_3_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_8"/></StgValue>
</operation>

<operation id="890" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
branch244:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="891" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="6">
<![CDATA[
branch243:0  %input_3_2_load_8 = load float* %input_3_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_8"/></StgValue>
</operation>

<operation id="892" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
branch243:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="893" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="6">
<![CDATA[
branch245:0  %input_3_1_load_8 = load float* %input_3_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_8"/></StgValue>
</operation>

<operation id="894" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
branch245:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="895" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="7">
<![CDATA[
branch163:0  %input_2_0_load_8 = load float* %input_2_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_8"/></StgValue>
</operation>

<operation id="896" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
branch163:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="897" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="6">
<![CDATA[
branch162:0  %input_2_2_load_8 = load float* %input_2_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_8"/></StgValue>
</operation>

<operation id="898" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
branch162:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="899" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="6">
<![CDATA[
branch164:0  %input_2_1_load_8 = load float* %input_2_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_8"/></StgValue>
</operation>

<operation id="900" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0">
<![CDATA[
branch164:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="901" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="7">
<![CDATA[
branch82267:0  %input_1_0_load_8 = load float* %input_1_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_8"/></StgValue>
</operation>

<operation id="902" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
branch82267:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="903" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="6">
<![CDATA[
branch81265:0  %input_1_2_load_8 = load float* %input_1_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_8"/></StgValue>
</operation>

<operation id="904" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0">
<![CDATA[
branch81265:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="905" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="6">
<![CDATA[
branch83269:0  %input_1_1_load_8 = load float* %input_1_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_8"/></StgValue>
</operation>

<operation id="906" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
branch83269:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="907" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:18  %zext_ln23_7 = zext i3 %add_ln14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_7"/></StgValue>
</operation>

<operation id="908" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="5" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:21  %zext_ln23_48 = zext i3 %add_ln14 to i5

]]></Node>
<StgValue><ssdm name="zext_ln23_48"/></StgValue>
</operation>

<operation id="909" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="4" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:22  %zext_ln23_49 = zext i3 %add_ln14 to i4

]]></Node>
<StgValue><ssdm name="zext_ln23_49"/></StgValue>
</operation>

<operation id="910" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:23  %conv_1_weights_addr_9 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_7

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_9"/></StgValue>
</operation>

<operation id="911" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Filter1_Loop_end:24  %add_ln23_36 = add i4 6, %zext_ln23_49

]]></Node>
<StgValue><ssdm name="add_ln23_36"/></StgValue>
</operation>

<operation id="912" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="4">
<![CDATA[
Filter1_Loop_end:25  %zext_ln23_50 = zext i4 %add_ln23_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_50"/></StgValue>
</operation>

<operation id="913" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:26  %conv_1_weights_addr_10 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_50

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_10"/></StgValue>
</operation>

<operation id="914" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_end:27  %add_ln23_37 = add i5 12, %zext_ln23_48

]]></Node>
<StgValue><ssdm name="add_ln23_37"/></StgValue>
</operation>

<operation id="915" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop_end:28  %zext_ln23_51 = zext i5 %add_ln23_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_51"/></StgValue>
</operation>

<operation id="916" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:29  %conv_1_weights_addr_11 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_51

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_11"/></StgValue>
</operation>

<operation id="917" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_end:30  %add_ln23_38 = add i5 -14, %zext_ln23_48

]]></Node>
<StgValue><ssdm name="add_ln23_38"/></StgValue>
</operation>

<operation id="918" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop_end:31  %zext_ln23_52 = zext i5 %add_ln23_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_52"/></StgValue>
</operation>

<operation id="919" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:32  %conv_1_weights_addr_12 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_52

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_12"/></StgValue>
</operation>

<operation id="920" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter1_Loop_end:33  %tmp_20 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %add_ln14)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="921" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:34  %conv_1_weights_addr_13 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_13"/></StgValue>
</operation>

<operation id="922" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:49  %conv_1_weights_load_9 = load float* %conv_1_weights_addr_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_9"/></StgValue>
</operation>

<operation id="923" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="6">
<![CDATA[
branch238:0  %input_2_1_load_9 = load float* %input_2_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_9"/></StgValue>
</operation>

<operation id="924" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
branch238:1  br label %branch100244

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="925" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="7">
<![CDATA[
branch237:0  %input_2_0_load_9 = load float* %input_2_0_addr21, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_9"/></StgValue>
</operation>

<operation id="926" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
branch237:1  br label %branch100244

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="927" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="6">
<![CDATA[
branch239:0  %input_2_2_load_9 = load float* %input_2_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_9"/></StgValue>
</operation>

<operation id="928" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
branch239:1  br label %branch100244

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="929" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="6">
<![CDATA[
branch157:0  %input_1_1_load_9 = load float* %input_1_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_9"/></StgValue>
</operation>

<operation id="930" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0">
<![CDATA[
branch157:1  br label %branch100244

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="931" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="7">
<![CDATA[
branch156:0  %input_1_0_load_9 = load float* %input_1_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_9"/></StgValue>
</operation>

<operation id="932" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
branch156:1  br label %branch100244

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="933" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="6">
<![CDATA[
branch158:0  %input_1_2_load_9 = load float* %input_1_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_9"/></StgValue>
</operation>

<operation id="934" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
branch158:1  br label %branch100244

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="935" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="6">
<![CDATA[
branch76247:0  %input_0_1_load_9 = load float* %input_0_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_9"/></StgValue>
</operation>

<operation id="936" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0">
<![CDATA[
branch76247:1  br label %branch100244

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="937" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="7">
<![CDATA[
branch75245:0  %input_0_0_load_9 = load float* %input_0_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_9"/></StgValue>
</operation>

<operation id="938" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0">
<![CDATA[
branch75245:1  br label %branch100244

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="939" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="6">
<![CDATA[
branch77249:0  %input_0_2_load_9 = load float* %input_0_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_9"/></StgValue>
</operation>

<operation id="940" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0">
<![CDATA[
branch77249:1  br label %branch100244

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="941" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="6">
<![CDATA[
branch319:0  %input_3_1_load_9 = load float* %input_3_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_9"/></StgValue>
</operation>

<operation id="942" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0">
<![CDATA[
branch319:1  br label %branch100244

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="943" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="7">
<![CDATA[
branch318:0  %input_3_0_load_9 = load float* %input_3_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_9"/></StgValue>
</operation>

<operation id="944" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
branch318:1  br label %branch100244

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="945" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="6">
<![CDATA[
branch320:0  %input_3_2_load_9 = load float* %input_3_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_9"/></StgValue>
</operation>

<operation id="946" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0">
<![CDATA[
branch320:1  br label %branch100244

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="947" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="6">
<![CDATA[
branch100244:3  %conv_1_weights_load_10 = load float* %conv_1_weights_addr_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_10"/></StgValue>
</operation>

<operation id="948" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch100244:4  switch i2 %trunc_ln30, label %branch91 [
    i2 0, label %branch88
    i2 1, label %branch89
    i2 -2, label %branch90
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="949" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="6">
<![CDATA[
branch229:0  %input_2_2_load_10 = load float* %input_2_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_10"/></StgValue>
</operation>

<operation id="950" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
branch229:1  br label %branch88217

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="951" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="6">
<![CDATA[
branch228:0  %input_2_1_load_10 = load float* %input_2_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_10"/></StgValue>
</operation>

<operation id="952" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0">
<![CDATA[
branch228:1  br label %branch88217

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="953" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="7">
<![CDATA[
branch230:0  %input_2_0_load_10 = load float* %input_2_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_10"/></StgValue>
</operation>

<operation id="954" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
branch230:1  br label %branch88217

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="955" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="6">
<![CDATA[
branch148:0  %input_1_2_load_10 = load float* %input_1_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_10"/></StgValue>
</operation>

<operation id="956" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0">
<![CDATA[
branch148:1  br label %branch88217

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="957" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="6">
<![CDATA[
branch147:0  %input_1_1_load_10 = load float* %input_1_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_10"/></StgValue>
</operation>

<operation id="958" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0">
<![CDATA[
branch147:1  br label %branch88217

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="959" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="7">
<![CDATA[
branch149:0  %input_1_0_load_10 = load float* %input_1_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_10"/></StgValue>
</operation>

<operation id="960" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0">
<![CDATA[
branch149:1  br label %branch88217

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="961" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="6">
<![CDATA[
branch67220:0  %input_0_2_load_10 = load float* %input_0_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_10"/></StgValue>
</operation>

<operation id="962" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0">
<![CDATA[
branch67220:1  br label %branch88217

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="963" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="6">
<![CDATA[
branch66218:0  %input_0_1_load_10 = load float* %input_0_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_10"/></StgValue>
</operation>

<operation id="964" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0">
<![CDATA[
branch66218:1  br label %branch88217

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="965" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="7">
<![CDATA[
branch68222:0  %input_0_0_load_10 = load float* %input_0_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_10"/></StgValue>
</operation>

<operation id="966" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0">
<![CDATA[
branch68222:1  br label %branch88217

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="967" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="6">
<![CDATA[
branch310:0  %input_3_2_load_10 = load float* %input_3_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_10"/></StgValue>
</operation>

<operation id="968" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0">
<![CDATA[
branch310:1  br label %branch88217

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="969" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="6">
<![CDATA[
branch309:0  %input_3_1_load_10 = load float* %input_3_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_10"/></StgValue>
</operation>

<operation id="970" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
branch309:1  br label %branch88217

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="971" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="7">
<![CDATA[
branch311:0  %input_3_0_load_10 = load float* %input_3_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_10"/></StgValue>
</operation>

<operation id="972" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
branch311:1  br label %branch88217

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="973" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="6">
<![CDATA[
branch88217:3  %conv_1_weights_load_11 = load float* %conv_1_weights_addr_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_11"/></StgValue>
</operation>

<operation id="974" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch88217:4  switch i2 %trunc_ln30, label %branch79 [
    i2 0, label %branch76
    i2 1, label %branch77
    i2 -2, label %branch78
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="975" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="7">
<![CDATA[
branch220:0  %input_2_0_load_11 = load float* %input_2_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_11"/></StgValue>
</operation>

<operation id="976" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0">
<![CDATA[
branch220:1  br label %branch76190

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="977" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="6">
<![CDATA[
branch219:0  %input_2_2_load_11 = load float* %input_2_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_11"/></StgValue>
</operation>

<operation id="978" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0">
<![CDATA[
branch219:1  br label %branch76190

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="979" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="6">
<![CDATA[
branch221:0  %input_2_1_load_11 = load float* %input_2_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_11"/></StgValue>
</operation>

<operation id="980" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0">
<![CDATA[
branch221:1  br label %branch76190

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="981" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="7">
<![CDATA[
branch139:0  %input_1_0_load_11 = load float* %input_1_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_11"/></StgValue>
</operation>

<operation id="982" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0">
<![CDATA[
branch139:1  br label %branch76190

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="983" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="6">
<![CDATA[
branch138:0  %input_1_2_load_11 = load float* %input_1_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_11"/></StgValue>
</operation>

<operation id="984" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0">
<![CDATA[
branch138:1  br label %branch76190

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="985" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="6">
<![CDATA[
branch140:0  %input_1_1_load_11 = load float* %input_1_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_11"/></StgValue>
</operation>

<operation id="986" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0">
<![CDATA[
branch140:1  br label %branch76190

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="987" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="7">
<![CDATA[
branch58193:0  %input_0_0_load_11 = load float* %input_0_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_11"/></StgValue>
</operation>

<operation id="988" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
branch58193:1  br label %branch76190

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="989" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="6">
<![CDATA[
branch57191:0  %input_0_2_load_11 = load float* %input_0_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_11"/></StgValue>
</operation>

<operation id="990" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
branch57191:1  br label %branch76190

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="991" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="6">
<![CDATA[
branch59195:0  %input_0_1_load_11 = load float* %input_0_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_11"/></StgValue>
</operation>

<operation id="992" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0">
<![CDATA[
branch59195:1  br label %branch76190

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="993" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="7">
<![CDATA[
branch301:0  %input_3_0_load_11 = load float* %input_3_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_11"/></StgValue>
</operation>

<operation id="994" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0">
<![CDATA[
branch301:1  br label %branch76190

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="995" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="6">
<![CDATA[
branch300:0  %input_3_2_load_11 = load float* %input_3_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_11"/></StgValue>
</operation>

<operation id="996" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0">
<![CDATA[
branch300:1  br label %branch76190

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="997" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="6">
<![CDATA[
branch302:0  %input_3_1_load_11 = load float* %input_3_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_11"/></StgValue>
</operation>

<operation id="998" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0">
<![CDATA[
branch302:1  br label %branch76190

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="999" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="6">
<![CDATA[
branch76190:3  %conv_1_weights_load_12 = load float* %conv_1_weights_addr_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_12"/></StgValue>
</operation>

<operation id="1000" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch76190:4  switch i2 %trunc_ln30, label %branch67 [
    i2 0, label %branch64
    i2 1, label %branch65
    i2 -2, label %branch66
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1001" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="6">
<![CDATA[
branch292:0  %input_3_1_load_12 = load float* %input_3_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_12"/></StgValue>
</operation>

<operation id="1002" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0">
<![CDATA[
branch292:1  br label %branch64386

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1003" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="7">
<![CDATA[
branch291:0  %input_3_0_load_12 = load float* %input_3_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_12"/></StgValue>
</operation>

<operation id="1004" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0">
<![CDATA[
branch291:1  br label %branch64386

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1005" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="6">
<![CDATA[
branch293:0  %input_3_2_load_12 = load float* %input_3_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_12"/></StgValue>
</operation>

<operation id="1006" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0">
<![CDATA[
branch293:1  br label %branch64386

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1007" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="6">
<![CDATA[
branch211:0  %input_2_1_load_12 = load float* %input_2_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_12"/></StgValue>
</operation>

<operation id="1008" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0">
<![CDATA[
branch211:1  br label %branch64386

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1009" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="7">
<![CDATA[
branch210:0  %input_2_0_load_12 = load float* %input_2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_12"/></StgValue>
</operation>

<operation id="1010" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0">
<![CDATA[
branch210:1  br label %branch64386

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1011" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="6">
<![CDATA[
branch212:0  %input_2_2_load_12 = load float* %input_2_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_12"/></StgValue>
</operation>

<operation id="1012" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0">
<![CDATA[
branch212:1  br label %branch64386

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1013" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="6">
<![CDATA[
branch130:0  %input_1_1_load_12 = load float* %input_1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_12"/></StgValue>
</operation>

<operation id="1014" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0">
<![CDATA[
branch130:1  br label %branch64386

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1015" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="7">
<![CDATA[
branch129:0  %input_1_0_load_12 = load float* %input_1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_12"/></StgValue>
</operation>

<operation id="1016" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0">
<![CDATA[
branch129:1  br label %branch64386

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1017" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="6">
<![CDATA[
branch131:0  %input_1_2_load_12 = load float* %input_1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_12"/></StgValue>
</operation>

<operation id="1018" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0">
<![CDATA[
branch131:1  br label %branch64386

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1019" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="6">
<![CDATA[
branch49166:0  %input_0_1_load_12 = load float* %input_0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_12"/></StgValue>
</operation>

<operation id="1020" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0">
<![CDATA[
branch49166:1  br label %branch64386

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1021" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="7">
<![CDATA[
branch48164:0  %input_0_0_load_12 = load float* %input_0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_12"/></StgValue>
</operation>

<operation id="1022" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0">
<![CDATA[
branch48164:1  br label %branch64386

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1023" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="6">
<![CDATA[
branch50168:0  %input_0_2_load_12 = load float* %input_0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_12"/></StgValue>
</operation>

<operation id="1024" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0">
<![CDATA[
branch50168:1  br label %branch64386

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1025" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="6">
<![CDATA[
branch64386:3  %conv_1_weights_load_13 = load float* %conv_1_weights_addr_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_13"/></StgValue>
</operation>

<operation id="1026" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch64386:4  switch i2 %trunc_ln30, label %branch55 [
    i2 0, label %branch52
    i2 1, label %branch53
    i2 -2, label %branch54
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1027" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="6">
<![CDATA[
branch283:0  %input_3_2_load_13 = load float* %input_3_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_13"/></StgValue>
</operation>

<operation id="1028" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0">
<![CDATA[
branch283:1  br label %branch52367

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1029" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="6">
<![CDATA[
branch282:0  %input_3_1_load_13 = load float* %input_3_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_13"/></StgValue>
</operation>

<operation id="1030" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0">
<![CDATA[
branch282:1  br label %branch52367

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1031" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="7">
<![CDATA[
branch284:0  %input_3_0_load_13 = load float* %input_3_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_13"/></StgValue>
</operation>

<operation id="1032" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0">
<![CDATA[
branch284:1  br label %branch52367

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1033" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="6">
<![CDATA[
branch202:0  %input_2_2_load_13 = load float* %input_2_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_13"/></StgValue>
</operation>

<operation id="1034" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0">
<![CDATA[
branch202:1  br label %branch52367

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1035" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="6">
<![CDATA[
branch201:0  %input_2_1_load_13 = load float* %input_2_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_13"/></StgValue>
</operation>

<operation id="1036" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0">
<![CDATA[
branch201:1  br label %branch52367

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1037" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="7">
<![CDATA[
branch203:0  %input_2_0_load_13 = load float* %input_2_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_13"/></StgValue>
</operation>

<operation id="1038" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0">
<![CDATA[
branch203:1  br label %branch52367

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1039" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="6">
<![CDATA[
branch121:0  %input_1_2_load_13 = load float* %input_1_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_13"/></StgValue>
</operation>

<operation id="1040" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %branch52367

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1041" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="6">
<![CDATA[
branch120368:0  %input_1_1_load_13 = load float* %input_1_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_13"/></StgValue>
</operation>

<operation id="1042" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="0">
<![CDATA[
branch120368:1  br label %branch52367

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1043" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="7">
<![CDATA[
branch122:0  %input_1_0_load_13 = load float* %input_1_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_13"/></StgValue>
</operation>

<operation id="1044" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0">
<![CDATA[
branch122:1  br label %branch52367

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1045" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="6">
<![CDATA[
branch40139:0  %input_0_2_load_13 = load float* %input_0_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_13"/></StgValue>
</operation>

<operation id="1046" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0">
<![CDATA[
branch40139:1  br label %branch52367

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1047" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="6">
<![CDATA[
branch39137:0  %input_0_1_load_13 = load float* %input_0_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_13"/></StgValue>
</operation>

<operation id="1048" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0">
<![CDATA[
branch39137:1  br label %branch52367

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1049" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="7">
<![CDATA[
branch41141:0  %input_0_0_load_13 = load float* %input_0_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_13"/></StgValue>
</operation>

<operation id="1050" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0">
<![CDATA[
branch41141:1  br label %branch52367

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1051" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="6">
<![CDATA[
branch52367:3  %conv_1_weights_load_14 = load float* %conv_1_weights_addr_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_14"/></StgValue>
</operation>

<operation id="1052" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="7">
<![CDATA[
branch274:0  %input_3_0_load_14 = load float* %input_3_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_14"/></StgValue>
</operation>

<operation id="1053" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0">
<![CDATA[
branch274:1  br label %branch40349

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1054" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="6">
<![CDATA[
branch273:0  %input_3_2_load_14 = load float* %input_3_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_14"/></StgValue>
</operation>

<operation id="1055" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0">
<![CDATA[
branch273:1  br label %branch40349

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1056" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="6">
<![CDATA[
branch275:0  %input_3_1_load_14 = load float* %input_3_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_14"/></StgValue>
</operation>

<operation id="1057" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0">
<![CDATA[
branch275:1  br label %branch40349

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1058" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="7">
<![CDATA[
branch193:0  %input_2_0_load_14 = load float* %input_2_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_14"/></StgValue>
</operation>

<operation id="1059" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="0">
<![CDATA[
branch193:1  br label %branch40349

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1060" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="6">
<![CDATA[
branch192:0  %input_2_2_load_14 = load float* %input_2_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_14"/></StgValue>
</operation>

<operation id="1061" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0">
<![CDATA[
branch192:1  br label %branch40349

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1062" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="6">
<![CDATA[
branch194:0  %input_2_1_load_14 = load float* %input_2_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_14"/></StgValue>
</operation>

<operation id="1063" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="0">
<![CDATA[
branch194:1  br label %branch40349

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1064" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="7">
<![CDATA[
branch112:0  %input_1_0_load_14 = load float* %input_1_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_14"/></StgValue>
</operation>

<operation id="1065" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %branch40349

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1066" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="6">
<![CDATA[
branch111:0  %input_1_2_load_14 = load float* %input_1_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_14"/></StgValue>
</operation>

<operation id="1067" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %branch40349

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1068" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="6">
<![CDATA[
branch113:0  %input_1_1_load_14 = load float* %input_1_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_14"/></StgValue>
</operation>

<operation id="1069" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %branch40349

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1070" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="7">
<![CDATA[
branch31108:0  %input_0_0_load_14 = load float* %input_0_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_14"/></StgValue>
</operation>

<operation id="1071" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="0">
<![CDATA[
branch31108:1  br label %branch40349

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1072" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="6">
<![CDATA[
branch30106:0  %input_0_2_load_14 = load float* %input_0_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_14"/></StgValue>
</operation>

<operation id="1073" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="0">
<![CDATA[
branch30106:1  br label %branch40349

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1074" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="6">
<![CDATA[
branch32110:0  %input_0_1_load_14 = load float* %input_0_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_14"/></StgValue>
</operation>

<operation id="1075" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="0">
<![CDATA[
branch32110:1  br label %branch40349

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1076" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="6">
<![CDATA[
branch40349:3  %conv_1_weights_load_15 = load float* %conv_1_weights_addr_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_15"/></StgValue>
</operation>

<operation id="1077" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="6">
<![CDATA[
branch2281:0  %input_0_1_load_15 = load float* %input_0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_15"/></StgValue>
</operation>

<operation id="1078" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="0">
<![CDATA[
branch2281:1  br label %branch28493

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1079" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="7">
<![CDATA[
branch2179:0  %input_0_0_load_15 = load float* %input_0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_15"/></StgValue>
</operation>

<operation id="1080" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="0">
<![CDATA[
branch2179:1  br label %branch28493

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1081" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="6">
<![CDATA[
branch2383:0  %input_0_2_load_15 = load float* %input_0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_15"/></StgValue>
</operation>

<operation id="1082" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="0">
<![CDATA[
branch2383:1  br label %branch28493

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1083" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="6">
<![CDATA[
branch265:0  %input_3_1_load_15 = load float* %input_3_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_15"/></StgValue>
</operation>

<operation id="1084" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0">
<![CDATA[
branch265:1  br label %branch28493

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1085" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="7">
<![CDATA[
branch264:0  %input_3_0_load_15 = load float* %input_3_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_15"/></StgValue>
</operation>

<operation id="1086" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="0">
<![CDATA[
branch264:1  br label %branch28493

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1087" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="6">
<![CDATA[
branch266:0  %input_3_2_load_15 = load float* %input_3_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_15"/></StgValue>
</operation>

<operation id="1088" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0">
<![CDATA[
branch266:1  br label %branch28493

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1089" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="6">
<![CDATA[
branch184:0  %input_2_1_load_15 = load float* %input_2_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_15"/></StgValue>
</operation>

<operation id="1090" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="0">
<![CDATA[
branch184:1  br label %branch28493

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1091" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="7">
<![CDATA[
branch183:0  %input_2_0_load_15 = load float* %input_2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_15"/></StgValue>
</operation>

<operation id="1092" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0">
<![CDATA[
branch183:1  br label %branch28493

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1093" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="6">
<![CDATA[
branch185:0  %input_2_2_load_15 = load float* %input_2_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_15"/></StgValue>
</operation>

<operation id="1094" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="0">
<![CDATA[
branch185:1  br label %branch28493

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1095" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="6">
<![CDATA[
branch103328:0  %input_1_1_load_15 = load float* %input_1_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_15"/></StgValue>
</operation>

<operation id="1096" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="0">
<![CDATA[
branch103328:1  br label %branch28493

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1097" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="7">
<![CDATA[
branch102326:0  %input_1_0_load_15 = load float* %input_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_15"/></StgValue>
</operation>

<operation id="1098" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="0">
<![CDATA[
branch102326:1  br label %branch28493

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1099" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="6">
<![CDATA[
branch104330:0  %input_1_2_load_15 = load float* %input_1_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_15"/></StgValue>
</operation>

<operation id="1100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0">
<![CDATA[
branch104330:1  br label %branch28493

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1101" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="6">
<![CDATA[
branch1354:0  %input_0_2_load_16 = load float* %input_0_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_16"/></StgValue>
</operation>

<operation id="1102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="0">
<![CDATA[
branch1354:1  br label %branch16475

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1103" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="6">
<![CDATA[
branch1252:0  %input_0_1_load_16 = load float* %input_0_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_16"/></StgValue>
</operation>

<operation id="1104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="0">
<![CDATA[
branch1252:1  br label %branch16475

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1105" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="7">
<![CDATA[
branch1456:0  %input_0_0_load_16 = load float* %input_0_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_16"/></StgValue>
</operation>

<operation id="1106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="0">
<![CDATA[
branch1456:1  br label %branch16475

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1107" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="6">
<![CDATA[
branch256:0  %input_3_2_load_16 = load float* %input_3_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_16"/></StgValue>
</operation>

<operation id="1108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="0">
<![CDATA[
branch256:1  br label %branch16475

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1109" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="6">
<![CDATA[
branch255:0  %input_3_1_load_16 = load float* %input_3_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_16"/></StgValue>
</operation>

<operation id="1110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="0">
<![CDATA[
branch255:1  br label %branch16475

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1111" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="7">
<![CDATA[
branch257:0  %input_3_0_load_16 = load float* %input_3_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_16"/></StgValue>
</operation>

<operation id="1112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="0">
<![CDATA[
branch257:1  br label %branch16475

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1113" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="6">
<![CDATA[
branch175:0  %input_2_2_load_16 = load float* %input_2_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_16"/></StgValue>
</operation>

<operation id="1114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0">
<![CDATA[
branch175:1  br label %branch16475

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1115" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="6">
<![CDATA[
branch174:0  %input_2_1_load_16 = load float* %input_2_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_16"/></StgValue>
</operation>

<operation id="1116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0">
<![CDATA[
branch174:1  br label %branch16475

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1117" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="7">
<![CDATA[
branch176:0  %input_2_0_load_16 = load float* %input_2_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_16"/></StgValue>
</operation>

<operation id="1118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0">
<![CDATA[
branch176:1  br label %branch16475

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1119" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="6">
<![CDATA[
branch94301:0  %input_1_2_load_16 = load float* %input_1_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_16"/></StgValue>
</operation>

<operation id="1120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="0">
<![CDATA[
branch94301:1  br label %branch16475

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1121" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="6">
<![CDATA[
branch93299:0  %input_1_1_load_16 = load float* %input_1_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_16"/></StgValue>
</operation>

<operation id="1122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="0">
<![CDATA[
branch93299:1  br label %branch16475

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1123" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="7">
<![CDATA[
branch95303:0  %input_1_0_load_16 = load float* %input_1_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_16"/></StgValue>
</operation>

<operation id="1124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0">
<![CDATA[
branch95303:1  br label %branch16475

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1125" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="7">
<![CDATA[
branch427:0  %input_0_0_load_17 = load float* %input_0_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_17"/></StgValue>
</operation>

<operation id="1126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0">
<![CDATA[
branch427:1  br label %branch4458

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1127" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="6">
<![CDATA[
branch325:0  %input_0_2_load_17 = load float* %input_0_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_17"/></StgValue>
</operation>

<operation id="1128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="0">
<![CDATA[
branch325:1  br label %branch4458

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1129" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="6">
<![CDATA[
branch529:0  %input_0_1_load_17 = load float* %input_0_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_17"/></StgValue>
</operation>

<operation id="1130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="0">
<![CDATA[
branch529:1  br label %branch4458

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1131" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="7">
<![CDATA[
branch247:0  %input_3_0_load_17 = load float* %input_3_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_17"/></StgValue>
</operation>

<operation id="1132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0">
<![CDATA[
branch247:1  br label %branch4458

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1133" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="6">
<![CDATA[
branch246:0  %input_3_2_load_17 = load float* %input_3_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_17"/></StgValue>
</operation>

<operation id="1134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0">
<![CDATA[
branch246:1  br label %branch4458

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1135" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="6">
<![CDATA[
branch248:0  %input_3_1_load_17 = load float* %input_3_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_17"/></StgValue>
</operation>

<operation id="1136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0">
<![CDATA[
branch248:1  br label %branch4458

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1137" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="7">
<![CDATA[
branch166:0  %input_2_0_load_17 = load float* %input_2_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_17"/></StgValue>
</operation>

<operation id="1138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="0">
<![CDATA[
branch166:1  br label %branch4458

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1139" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="6">
<![CDATA[
branch165:0  %input_2_2_load_17 = load float* %input_2_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_17"/></StgValue>
</operation>

<operation id="1140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0">
<![CDATA[
branch165:1  br label %branch4458

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1141" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="6">
<![CDATA[
branch167:0  %input_2_1_load_17 = load float* %input_2_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_17"/></StgValue>
</operation>

<operation id="1142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0">
<![CDATA[
branch167:1  br label %branch4458

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1143" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="7">
<![CDATA[
branch85274:0  %input_1_0_load_17 = load float* %input_1_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_17"/></StgValue>
</operation>

<operation id="1144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="0">
<![CDATA[
branch85274:1  br label %branch4458

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1145" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="6">
<![CDATA[
branch84272:0  %input_1_2_load_17 = load float* %input_1_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_17"/></StgValue>
</operation>

<operation id="1146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0">
<![CDATA[
branch84272:1  br label %branch4458

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1147" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="6">
<![CDATA[
branch86276:0  %input_1_1_load_17 = load float* %input_1_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_17"/></StgValue>
</operation>

<operation id="1148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="0">
<![CDATA[
branch86276:1  br label %branch4458

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1149" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch4458:16  %add_ln14_1 = add i3 2, %select_ln30_9

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="1150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="3">
<![CDATA[
branch4458:17  %zext_ln23_8 = zext i3 %add_ln14_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_8"/></StgValue>
</operation>

<operation id="1151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="5" op_0_bw="3">
<![CDATA[
branch4458:20  %zext_ln23_58 = zext i3 %add_ln14_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln23_58"/></StgValue>
</operation>

<operation id="1152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="4" op_0_bw="3">
<![CDATA[
branch4458:21  %zext_ln23_59 = zext i3 %add_ln14_1 to i4

]]></Node>
<StgValue><ssdm name="zext_ln23_59"/></StgValue>
</operation>

<operation id="1153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4458:22  %conv_1_weights_addr_18 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_8

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_18"/></StgValue>
</operation>

<operation id="1154" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch4458:23  %add_ln23_42 = add i4 6, %zext_ln23_59

]]></Node>
<StgValue><ssdm name="add_ln23_42"/></StgValue>
</operation>

<operation id="1155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="4">
<![CDATA[
branch4458:24  %zext_ln23_60 = zext i4 %add_ln23_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_60"/></StgValue>
</operation>

<operation id="1156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4458:25  %conv_1_weights_addr_19 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_60

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_19"/></StgValue>
</operation>

<operation id="1157" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch4458:26  %add_ln23_43 = add i5 12, %zext_ln23_58

]]></Node>
<StgValue><ssdm name="add_ln23_43"/></StgValue>
</operation>

<operation id="1158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="5">
<![CDATA[
branch4458:27  %zext_ln23_61 = zext i5 %add_ln23_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_61"/></StgValue>
</operation>

<operation id="1159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4458:28  %conv_1_weights_addr_20 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_61

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_20"/></StgValue>
</operation>

<operation id="1160" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch4458:29  %add_ln23_44 = add i5 -14, %zext_ln23_58

]]></Node>
<StgValue><ssdm name="add_ln23_44"/></StgValue>
</operation>

<operation id="1161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="5">
<![CDATA[
branch4458:30  %zext_ln23_62 = zext i5 %add_ln23_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_62"/></StgValue>
</operation>

<operation id="1162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4458:31  %conv_1_weights_addr_21 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_62

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_21"/></StgValue>
</operation>

<operation id="1163" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="6">
<![CDATA[
branch4458:48  %conv_1_weights_load_18 = load float* %conv_1_weights_addr_18, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_18"/></StgValue>
</operation>

<operation id="1164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch4458:49  switch i2 %trunc_ln30, label %branch99 [
    i2 0, label %branch96
    i2 1, label %branch97
    i2 -2, label %branch98
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1165" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="6">
<![CDATA[
branch241:0  %input_2_1_load_18 = load float* %input_2_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_18"/></StgValue>
</operation>

<operation id="1166" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="7">
<![CDATA[
branch240:0  %input_2_0_load_18 = load float* %input_2_0_addr21, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_18"/></StgValue>
</operation>

<operation id="1167" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="6">
<![CDATA[
branch242:0  %input_2_2_load_18 = load float* %input_2_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_18"/></StgValue>
</operation>

<operation id="1168" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="6">
<![CDATA[
branch160:0  %input_1_1_load_18 = load float* %input_1_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_18"/></StgValue>
</operation>

<operation id="1169" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="7">
<![CDATA[
branch159:0  %input_1_0_load_18 = load float* %input_1_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_18"/></StgValue>
</operation>

<operation id="1170" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="6">
<![CDATA[
branch161:0  %input_1_2_load_18 = load float* %input_1_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_18"/></StgValue>
</operation>

<operation id="1171" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="6">
<![CDATA[
branch79254:0  %input_0_1_load_18 = load float* %input_0_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_18"/></StgValue>
</operation>

<operation id="1172" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="7">
<![CDATA[
branch78252:0  %input_0_0_load_18 = load float* %input_0_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_18"/></StgValue>
</operation>

<operation id="1173" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="6">
<![CDATA[
branch80256:0  %input_0_2_load_18 = load float* %input_0_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_18"/></StgValue>
</operation>

<operation id="1174" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="6">
<![CDATA[
branch322:0  %input_3_1_load_18 = load float* %input_3_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_18"/></StgValue>
</operation>

<operation id="1175" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="7">
<![CDATA[
branch321:0  %input_3_0_load_18 = load float* %input_3_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_18"/></StgValue>
</operation>

<operation id="1176" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="6">
<![CDATA[
branch323:0  %input_3_2_load_18 = load float* %input_3_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_18"/></StgValue>
</operation>

<operation id="1177" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="6">
<![CDATA[
branch96251:3  %conv_1_weights_load_19 = load float* %conv_1_weights_addr_19, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_19"/></StgValue>
</operation>

<operation id="1178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch96251:4  switch i2 %trunc_ln30, label %branch87 [
    i2 0, label %branch84
    i2 1, label %branch85
    i2 -2, label %branch86
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1179" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="6">
<![CDATA[
branch232:0  %input_2_2_load_19 = load float* %input_2_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_19"/></StgValue>
</operation>

<operation id="1180" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="6">
<![CDATA[
branch231589:0  %input_2_1_load_19 = load float* %input_2_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_19"/></StgValue>
</operation>

<operation id="1181" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="7">
<![CDATA[
branch233:0  %input_2_0_load_19 = load float* %input_2_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_19"/></StgValue>
</operation>

<operation id="1182" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="6">
<![CDATA[
branch151:0  %input_1_2_load_19 = load float* %input_1_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_19"/></StgValue>
</operation>

<operation id="1183" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="6">
<![CDATA[
branch150:0  %input_1_1_load_19 = load float* %input_1_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_19"/></StgValue>
</operation>

<operation id="1184" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="7">
<![CDATA[
branch152:0  %input_1_0_load_19 = load float* %input_1_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_19"/></StgValue>
</operation>

<operation id="1185" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="6">
<![CDATA[
branch70227:0  %input_0_2_load_19 = load float* %input_0_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_19"/></StgValue>
</operation>

<operation id="1186" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="6">
<![CDATA[
branch69225:0  %input_0_1_load_19 = load float* %input_0_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_19"/></StgValue>
</operation>

<operation id="1187" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="7">
<![CDATA[
branch71229:0  %input_0_0_load_19 = load float* %input_0_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_19"/></StgValue>
</operation>

<operation id="1188" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="6">
<![CDATA[
branch313:0  %input_3_2_load_19 = load float* %input_3_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_19"/></StgValue>
</operation>

<operation id="1189" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="6">
<![CDATA[
branch312:0  %input_3_1_load_19 = load float* %input_3_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_19"/></StgValue>
</operation>

<operation id="1190" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="7">
<![CDATA[
branch314:0  %input_3_0_load_19 = load float* %input_3_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_19"/></StgValue>
</operation>

<operation id="1191" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="6">
<![CDATA[
branch84224:3  %conv_1_weights_load_20 = load float* %conv_1_weights_addr_20, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_20"/></StgValue>
</operation>

<operation id="1192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch84224:4  switch i2 %trunc_ln30, label %branch75 [
    i2 0, label %branch72
    i2 1, label %branch73
    i2 -2, label %branch74
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1193" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="7">
<![CDATA[
branch223:0  %input_2_0_load_20 = load float* %input_2_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_20"/></StgValue>
</operation>

<operation id="1194" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="6">
<![CDATA[
branch222570:0  %input_2_2_load_20 = load float* %input_2_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_20"/></StgValue>
</operation>

<operation id="1195" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="6">
<![CDATA[
branch224:0  %input_2_1_load_20 = load float* %input_2_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_20"/></StgValue>
</operation>

<operation id="1196" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="7">
<![CDATA[
branch142:0  %input_1_0_load_20 = load float* %input_1_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_20"/></StgValue>
</operation>

<operation id="1197" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="6">
<![CDATA[
branch141:0  %input_1_2_load_20 = load float* %input_1_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_20"/></StgValue>
</operation>

<operation id="1198" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="6">
<![CDATA[
branch143:0  %input_1_1_load_20 = load float* %input_1_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_20"/></StgValue>
</operation>

<operation id="1199" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="7">
<![CDATA[
branch61200:0  %input_0_0_load_20 = load float* %input_0_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_20"/></StgValue>
</operation>

<operation id="1200" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="6">
<![CDATA[
branch60198:0  %input_0_2_load_20 = load float* %input_0_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_20"/></StgValue>
</operation>

<operation id="1201" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="6">
<![CDATA[
branch62202:0  %input_0_1_load_20 = load float* %input_0_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_20"/></StgValue>
</operation>

<operation id="1202" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="7">
<![CDATA[
branch304:0  %input_3_0_load_20 = load float* %input_3_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_20"/></StgValue>
</operation>

<operation id="1203" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="6">
<![CDATA[
branch303:0  %input_3_2_load_20 = load float* %input_3_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_20"/></StgValue>
</operation>

<operation id="1204" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="6">
<![CDATA[
branch305:0  %input_3_1_load_20 = load float* %input_3_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_20"/></StgValue>
</operation>

<operation id="1205" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="6">
<![CDATA[
branch72197:3  %conv_1_weights_load_21 = load float* %conv_1_weights_addr_21, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_21"/></StgValue>
</operation>

<operation id="1206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch72197:4  switch i2 %trunc_ln30, label %branch63 [
    i2 0, label %branch60
    i2 1, label %branch61
    i2 -2, label %branch62
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1207" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="6">
<![CDATA[
branch295:0  %input_3_1_load_21 = load float* %input_3_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_21"/></StgValue>
</operation>

<operation id="1208" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="7">
<![CDATA[
branch294:0  %input_3_0_load_21 = load float* %input_3_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_21"/></StgValue>
</operation>

<operation id="1209" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="6">
<![CDATA[
branch296:0  %input_3_2_load_21 = load float* %input_3_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_21"/></StgValue>
</operation>

<operation id="1210" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="6">
<![CDATA[
branch214:0  %input_2_1_load_21 = load float* %input_2_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_21"/></StgValue>
</operation>

<operation id="1211" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="7">
<![CDATA[
branch213:0  %input_2_0_load_21 = load float* %input_2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_21"/></StgValue>
</operation>

<operation id="1212" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="6">
<![CDATA[
branch215:0  %input_2_2_load_21 = load float* %input_2_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_21"/></StgValue>
</operation>

<operation id="1213" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="6">
<![CDATA[
branch133:0  %input_1_1_load_21 = load float* %input_1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_21"/></StgValue>
</operation>

<operation id="1214" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="7">
<![CDATA[
branch132:0  %input_1_0_load_21 = load float* %input_1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_21"/></StgValue>
</operation>

<operation id="1215" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="6">
<![CDATA[
branch134:0  %input_1_2_load_21 = load float* %input_1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_21"/></StgValue>
</operation>

<operation id="1216" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="6">
<![CDATA[
branch52173:0  %input_0_1_load_21 = load float* %input_0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_21"/></StgValue>
</operation>

<operation id="1217" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="7">
<![CDATA[
branch51171:0  %input_0_0_load_21 = load float* %input_0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_21"/></StgValue>
</operation>

<operation id="1218" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="6">
<![CDATA[
branch53175:0  %input_0_2_load_21 = load float* %input_0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_21"/></StgValue>
</operation>

<operation id="1219" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="6">
<![CDATA[
branch286:0  %input_3_2_load_22 = load float* %input_3_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_22"/></StgValue>
</operation>

<operation id="1220" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="6">
<![CDATA[
branch285:0  %input_3_1_load_22 = load float* %input_3_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_22"/></StgValue>
</operation>

<operation id="1221" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="7">
<![CDATA[
branch287:0  %input_3_0_load_22 = load float* %input_3_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_22"/></StgValue>
</operation>

<operation id="1222" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="6">
<![CDATA[
branch205:0  %input_2_2_load_22 = load float* %input_2_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_22"/></StgValue>
</operation>

<operation id="1223" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="6">
<![CDATA[
branch204:0  %input_2_1_load_22 = load float* %input_2_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_22"/></StgValue>
</operation>

<operation id="1224" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="7">
<![CDATA[
branch206:0  %input_2_0_load_22 = load float* %input_2_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_22"/></StgValue>
</operation>

<operation id="1225" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="6">
<![CDATA[
branch124:0  %input_1_2_load_22 = load float* %input_1_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_22"/></StgValue>
</operation>

<operation id="1226" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="6">
<![CDATA[
branch123:0  %input_1_1_load_22 = load float* %input_1_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_22"/></StgValue>
</operation>

<operation id="1227" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="7">
<![CDATA[
branch125:0  %input_1_0_load_22 = load float* %input_1_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_22"/></StgValue>
</operation>

<operation id="1228" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="6">
<![CDATA[
branch43146:0  %input_0_2_load_22 = load float* %input_0_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_22"/></StgValue>
</operation>

<operation id="1229" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="6">
<![CDATA[
branch42144:0  %input_0_1_load_22 = load float* %input_0_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_22"/></StgValue>
</operation>

<operation id="1230" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="7">
<![CDATA[
branch44148:0  %input_0_0_load_22 = load float* %input_0_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_22"/></StgValue>
</operation>

<operation id="1231" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="7">
<![CDATA[
branch277:0  %input_3_0_load_23 = load float* %input_3_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_23"/></StgValue>
</operation>

<operation id="1232" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="6">
<![CDATA[
branch276:0  %input_3_2_load_23 = load float* %input_3_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_23"/></StgValue>
</operation>

<operation id="1233" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="6">
<![CDATA[
branch278:0  %input_3_1_load_23 = load float* %input_3_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_23"/></StgValue>
</operation>

<operation id="1234" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="7">
<![CDATA[
branch196:0  %input_2_0_load_23 = load float* %input_2_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_23"/></StgValue>
</operation>

<operation id="1235" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="6">
<![CDATA[
branch195:0  %input_2_2_load_23 = load float* %input_2_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_23"/></StgValue>
</operation>

<operation id="1236" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="6">
<![CDATA[
branch197:0  %input_2_1_load_23 = load float* %input_2_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_23"/></StgValue>
</operation>

<operation id="1237" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="7">
<![CDATA[
branch115:0  %input_1_0_load_23 = load float* %input_1_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_23"/></StgValue>
</operation>

<operation id="1238" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="6">
<![CDATA[
branch114:0  %input_1_2_load_23 = load float* %input_1_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_23"/></StgValue>
</operation>

<operation id="1239" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="6">
<![CDATA[
branch116:0  %input_1_1_load_23 = load float* %input_1_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_23"/></StgValue>
</operation>

<operation id="1240" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="7">
<![CDATA[
branch34115:0  %input_0_0_load_23 = load float* %input_0_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_23"/></StgValue>
</operation>

<operation id="1241" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="6">
<![CDATA[
branch33113:0  %input_0_2_load_23 = load float* %input_0_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_23"/></StgValue>
</operation>

<operation id="1242" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="6">
<![CDATA[
branch35117:0  %input_0_1_load_23 = load float* %input_0_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_23"/></StgValue>
</operation>

<operation id="1243" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="6">
<![CDATA[
branch2588:0  %input_0_1_load_24 = load float* %input_0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_24"/></StgValue>
</operation>

<operation id="1244" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="7">
<![CDATA[
branch2486:0  %input_0_0_load_24 = load float* %input_0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_24"/></StgValue>
</operation>

<operation id="1245" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="6">
<![CDATA[
branch2690:0  %input_0_2_load_24 = load float* %input_0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_24"/></StgValue>
</operation>

<operation id="1246" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="6">
<![CDATA[
branch268:0  %input_3_1_load_24 = load float* %input_3_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_24"/></StgValue>
</operation>

<operation id="1247" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="7">
<![CDATA[
branch267:0  %input_3_0_load_24 = load float* %input_3_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_24"/></StgValue>
</operation>

<operation id="1248" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="6">
<![CDATA[
branch269:0  %input_3_2_load_24 = load float* %input_3_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_24"/></StgValue>
</operation>

<operation id="1249" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="6">
<![CDATA[
branch187:0  %input_2_1_load_24 = load float* %input_2_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_24"/></StgValue>
</operation>

<operation id="1250" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="7">
<![CDATA[
branch186:0  %input_2_0_load_24 = load float* %input_2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_24"/></StgValue>
</operation>

<operation id="1251" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="6">
<![CDATA[
branch188:0  %input_2_2_load_24 = load float* %input_2_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_24"/></StgValue>
</operation>

<operation id="1252" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="6">
<![CDATA[
branch106335:0  %input_1_1_load_24 = load float* %input_1_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_24"/></StgValue>
</operation>

<operation id="1253" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="7">
<![CDATA[
branch105333:0  %input_1_0_load_24 = load float* %input_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_24"/></StgValue>
</operation>

<operation id="1254" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="6">
<![CDATA[
branch107337:0  %input_1_2_load_24 = load float* %input_1_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_24"/></StgValue>
</operation>

<operation id="1255" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="6">
<![CDATA[
branch1661:0  %input_0_2_load_25 = load float* %input_0_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_25"/></StgValue>
</operation>

<operation id="1256" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="6">
<![CDATA[
branch1559:0  %input_0_1_load_25 = load float* %input_0_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_25"/></StgValue>
</operation>

<operation id="1257" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="7">
<![CDATA[
branch1763:0  %input_0_0_load_25 = load float* %input_0_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_25"/></StgValue>
</operation>

<operation id="1258" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="6">
<![CDATA[
branch259:0  %input_3_2_load_25 = load float* %input_3_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_25"/></StgValue>
</operation>

<operation id="1259" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="6">
<![CDATA[
branch258:0  %input_3_1_load_25 = load float* %input_3_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_25"/></StgValue>
</operation>

<operation id="1260" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="7">
<![CDATA[
branch260:0  %input_3_0_load_25 = load float* %input_3_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_25"/></StgValue>
</operation>

<operation id="1261" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="6">
<![CDATA[
branch178:0  %input_2_2_load_25 = load float* %input_2_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_25"/></StgValue>
</operation>

<operation id="1262" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="6">
<![CDATA[
branch177:0  %input_2_1_load_25 = load float* %input_2_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_25"/></StgValue>
</operation>

<operation id="1263" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="7">
<![CDATA[
branch179:0  %input_2_0_load_25 = load float* %input_2_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_25"/></StgValue>
</operation>

<operation id="1264" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="6">
<![CDATA[
branch97308:0  %input_1_2_load_25 = load float* %input_1_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_25"/></StgValue>
</operation>

<operation id="1265" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="6">
<![CDATA[
branch96306:0  %input_1_1_load_25 = load float* %input_1_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_25"/></StgValue>
</operation>

<operation id="1266" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="7">
<![CDATA[
branch98310:0  %input_1_0_load_25 = load float* %input_1_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_25"/></StgValue>
</operation>

<operation id="1267" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="7">
<![CDATA[
branch734:0  %input_0_0_load_26 = load float* %input_0_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_26"/></StgValue>
</operation>

<operation id="1268" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="6">
<![CDATA[
branch632:0  %input_0_2_load_26 = load float* %input_0_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_26"/></StgValue>
</operation>

<operation id="1269" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="6">
<![CDATA[
branch836:0  %input_0_1_load_26 = load float* %input_0_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_26"/></StgValue>
</operation>

<operation id="1270" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="7">
<![CDATA[
branch250:0  %input_3_0_load_26 = load float* %input_3_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_26"/></StgValue>
</operation>

<operation id="1271" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="6">
<![CDATA[
branch249:0  %input_3_2_load_26 = load float* %input_3_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_26"/></StgValue>
</operation>

<operation id="1272" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="6">
<![CDATA[
branch251:0  %input_3_1_load_26 = load float* %input_3_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_26"/></StgValue>
</operation>

<operation id="1273" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="7">
<![CDATA[
branch169:0  %input_2_0_load_26 = load float* %input_2_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_26"/></StgValue>
</operation>

<operation id="1274" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="6">
<![CDATA[
branch168:0  %input_2_2_load_26 = load float* %input_2_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_26"/></StgValue>
</operation>

<operation id="1275" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="6">
<![CDATA[
branch170:0  %input_2_1_load_26 = load float* %input_2_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_26"/></StgValue>
</operation>

<operation id="1276" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="7">
<![CDATA[
branch88281:0  %input_1_0_load_26 = load float* %input_1_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_26"/></StgValue>
</operation>

<operation id="1277" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="6">
<![CDATA[
branch87279:0  %input_1_2_load_26 = load float* %input_1_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_26"/></StgValue>
</operation>

<operation id="1278" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="6">
<![CDATA[
branch89283:0  %input_1_1_load_26 = load float* %input_1_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_26"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1279" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter1_Loop_begin:249  %add_ln23_35 = add i6 -22, %zext_ln23_37

]]></Node>
<StgValue><ssdm name="add_ln23_35"/></StgValue>
</operation>

<operation id="1280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:250  %zext_ln23_45 = zext i6 %add_ln23_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_45"/></StgValue>
</operation>

<operation id="1281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:251  %conv_1_weights_addr_7 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_45

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_7"/></StgValue>
</operation>

<operation id="1282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:252  %tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %select_ln30_9)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:253  %conv_1_weights_addr_8 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_8"/></StgValue>
</operation>

<operation id="1284" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:257  %conv_1_weights_load = load float* %conv_1_weights_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load"/></StgValue>
</operation>

<operation id="1285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch104237:0  %phi_ln23 = phi float [ %input_0_0_load, %branch72238 ], [ %input_0_1_load, %branch73240 ], [ %input_0_2_load, %branch74242 ], [ %input_1_0_load, %branch153 ], [ %input_1_1_load, %branch154 ], [ %input_1_2_load, %branch155 ], [ %input_2_0_load, %branch234 ], [ %input_2_1_load, %branch235 ], [ %input_2_2_load, %branch236 ], [ %input_3_0_load, %branch315 ], [ %input_3_1_load, %branch316 ], [ %input_3_2_load, %branch317 ]

]]></Node>
<StgValue><ssdm name="phi_ln23"/></StgValue>
</operation>

<operation id="1286" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch104237:1  %tmp_1 = fmul float %conv_1_weights_load, %phi_ln23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1287" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="6">
<![CDATA[
branch104237:3  %conv_1_weights_load_1 = load float* %conv_1_weights_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_1"/></StgValue>
</operation>

<operation id="1288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch92210:0  %phi_ln23_1 = phi float [ %input_0_1_load_1, %branch63211 ], [ %input_0_2_load_1, %branch64213 ], [ %input_0_0_load_1, %branch65215 ], [ %input_1_1_load_1, %branch144 ], [ %input_1_2_load_1, %branch145 ], [ %input_1_0_load_1, %branch146 ], [ %input_2_1_load_1, %branch225 ], [ %input_2_2_load_1, %branch226 ], [ %input_2_0_load_1, %branch227 ], [ %input_3_1_load_1, %branch306 ], [ %input_3_2_load_1, %branch307 ], [ %input_3_0_load_1, %branch308 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_1"/></StgValue>
</operation>

<operation id="1289" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch92210:1  %tmp_0_0_1 = fmul float %conv_1_weights_load_1, %phi_ln23_1

]]></Node>
<StgValue><ssdm name="tmp_0_0_1"/></StgValue>
</operation>

<operation id="1290" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="6">
<![CDATA[
branch92210:3  %conv_1_weights_load_2 = load float* %conv_1_weights_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_2"/></StgValue>
</operation>

<operation id="1291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch80183:0  %phi_ln23_2 = phi float [ %input_0_2_load_2, %branch54184 ], [ %input_0_0_load_2, %branch55186 ], [ %input_0_1_load_2, %branch56188 ], [ %input_1_2_load_2, %branch135 ], [ %input_1_0_load_2, %branch136 ], [ %input_1_1_load_2, %branch137 ], [ %input_2_2_load_2, %branch216 ], [ %input_2_0_load_2, %branch217 ], [ %input_2_1_load_2, %branch218 ], [ %input_3_2_load_2, %branch297 ], [ %input_3_0_load_2, %branch298 ], [ %input_3_1_load_2, %branch299 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_2"/></StgValue>
</operation>

<operation id="1292" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch80183:1  %tmp_0_0_2 = fmul float %conv_1_weights_load_2, %phi_ln23_2

]]></Node>
<StgValue><ssdm name="tmp_0_0_2"/></StgValue>
</operation>

<operation id="1293" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="6">
<![CDATA[
branch80183:3  %conv_1_weights_load_3 = load float* %conv_1_weights_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_3"/></StgValue>
</operation>

<operation id="1294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch68382:0  %phi_ln23_3 = phi float [ %input_1_0_load_3, %branch126 ], [ %input_1_1_load_3, %branch127 ], [ %input_1_2_load_3, %branch128 ], [ %input_2_0_load_3, %branch207 ], [ %input_2_1_load_3, %branch208 ], [ %input_2_2_load_3, %branch209 ], [ %input_3_0_load_3, %branch288 ], [ %input_3_1_load_3, %branch289 ], [ %input_3_2_load_3, %branch290 ], [ %input_0_0_load_3, %branch45157 ], [ %input_0_1_load_3, %branch46159 ], [ %input_0_2_load_3, %branch47161 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_3"/></StgValue>
</operation>

<operation id="1295" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch68382:1  %tmp_0_1 = fmul float %conv_1_weights_load_3, %phi_ln23_3

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="1296" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="6">
<![CDATA[
branch68382:3  %conv_1_weights_load_4 = load float* %conv_1_weights_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_4"/></StgValue>
</operation>

<operation id="1297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch56363:0  %phi_ln23_4 = phi float [ %input_1_1_load_4, %branch117 ], [ %input_1_2_load_4, %branch118 ], [ %input_1_0_load_4, %branch119 ], [ %input_2_1_load_4, %branch198 ], [ %input_2_2_load_4, %branch199 ], [ %input_2_0_load_4, %branch200 ], [ %input_3_1_load_4, %branch279 ], [ %input_3_2_load_4, %branch280 ], [ %input_3_0_load_4, %branch281 ], [ %input_0_1_load_4, %branch36130 ], [ %input_0_2_load_4, %branch37132 ], [ %input_0_0_load_4, %branch38134 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_4"/></StgValue>
</operation>

<operation id="1298" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch56363:1  %tmp_0_1_1 = fmul float %conv_1_weights_load_4, %phi_ln23_4

]]></Node>
<StgValue><ssdm name="tmp_0_1_1"/></StgValue>
</operation>

<operation id="1299" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch44345:0  %phi_ln23_5 = phi float [ %input_1_2_load_5, %branch108 ], [ %input_1_0_load_5, %branch109 ], [ %input_1_1_load_5, %branch110 ], [ %input_2_2_load_5, %branch189 ], [ %input_2_0_load_5, %branch190 ], [ %input_2_1_load_5, %branch191 ], [ %input_3_2_load_5, %branch270 ], [ %input_3_0_load_5, %branch271 ], [ %input_3_1_load_5, %branch272 ], [ %input_0_2_load_5, %branch2799 ], [ %input_0_0_load_5, %branch28101 ], [ %input_0_1_load_5, %branch29103 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_5"/></StgValue>
</operation>

<operation id="1300" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch44345:1  %tmp_0_1_2 = fmul float %conv_1_weights_load_5, %phi_ln23_5

]]></Node>
<StgValue><ssdm name="tmp_0_1_2"/></StgValue>
</operation>

<operation id="1301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch32489:0  %phi_ln23_6 = phi float [ %input_2_0_load_6, %branch180 ], [ %input_2_1_load_6, %branch181 ], [ %input_2_2_load_6, %branch182 ], [ %input_3_0_load_6, %branch261 ], [ %input_3_1_load_6, %branch262 ], [ %input_3_2_load_6, %branch263 ], [ %input_0_0_load_6, %branch1872 ], [ %input_0_1_load_6, %branch1974 ], [ %input_0_2_load_6, %branch2076 ], [ %input_1_0_load_6, %branch99319 ], [ %input_1_1_load_6, %branch100321 ], [ %input_1_2_load_6, %branch101323 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_6"/></StgValue>
</operation>

<operation id="1302" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32489:1  %tmp_0_2 = fmul float %conv_1_weights_load_6, %phi_ln23_6

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="1303" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="6">
<![CDATA[
branch32489:3  %conv_1_weights_load_7 = load float* %conv_1_weights_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_7"/></StgValue>
</operation>

<operation id="1304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch32489:4  switch i2 %trunc_ln30, label %branch23 [
    i2 0, label %branch20
    i2 1, label %branch21
    i2 -2, label %branch22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch20471:0  %phi_ln23_7 = phi float [ %input_2_1_load_7, %branch171 ], [ %input_2_2_load_7, %branch172 ], [ %input_2_0_load_7, %branch173 ], [ %input_3_1_load_7, %branch252 ], [ %input_3_2_load_7, %branch253 ], [ %input_3_0_load_7, %branch254 ], [ %input_0_1_load_7, %branch945 ], [ %input_0_2_load_7, %branch1047 ], [ %input_0_0_load_7, %branch1149 ], [ %input_1_1_load_7, %branch90292 ], [ %input_1_2_load_7, %branch91294 ], [ %input_1_0_load_7, %branch92296 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_7"/></StgValue>
</operation>

<operation id="1306" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="6">
<![CDATA[
branch20471:3  %conv_1_weights_load_8 = load float* %conv_1_weights_addr_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_8"/></StgValue>
</operation>

<operation id="1307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch20471:4  switch i2 %trunc_ln30, label %branch11 [
    i2 0, label %branch8
    i2 1, label %branch9
    i2 -2, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
Filter1_Loop_end:0  %phi_ln23_8 = phi float [ %input_2_2_load_8, %branch162 ], [ %input_2_0_load_8, %branch163 ], [ %input_2_1_load_8, %branch164 ], [ %input_3_2_load_8, %branch243 ], [ %input_3_0_load_8, %branch244 ], [ %input_3_1_load_8, %branch245 ], [ %input_0_2_load_8, %branch018 ], [ %input_0_0_load_8, %branch120 ], [ %input_0_1_load_8, %branch222 ], [ %input_1_2_load_8, %branch81265 ], [ %input_1_0_load_8, %branch82267 ], [ %input_1_1_load_8, %branch83269 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_8"/></StgValue>
</operation>

<operation id="1309" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter1_Loop_end:41  %add_ln23_41 = add i6 -22, %zext_ln23_47

]]></Node>
<StgValue><ssdm name="add_ln23_41"/></StgValue>
</operation>

<operation id="1310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:42  %zext_ln23_55 = zext i6 %add_ln23_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_55"/></StgValue>
</operation>

<operation id="1311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:43  %conv_1_weights_addr_16 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_55

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_16"/></StgValue>
</operation>

<operation id="1312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter1_Loop_end:44  %tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %add_ln14)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:45  %conv_1_weights_addr_17 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_17"/></StgValue>
</operation>

<operation id="1314" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:49  %conv_1_weights_load_9 = load float* %conv_1_weights_addr_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_9"/></StgValue>
</operation>

<operation id="1315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch100244:0  %phi_ln23_9 = phi float [ %input_0_0_load_9, %branch75245 ], [ %input_0_1_load_9, %branch76247 ], [ %input_0_2_load_9, %branch77249 ], [ %input_1_0_load_9, %branch156 ], [ %input_1_1_load_9, %branch157 ], [ %input_1_2_load_9, %branch158 ], [ %input_2_0_load_9, %branch237 ], [ %input_2_1_load_9, %branch238 ], [ %input_2_2_load_9, %branch239 ], [ %input_3_0_load_9, %branch318 ], [ %input_3_1_load_9, %branch319 ], [ %input_3_2_load_9, %branch320 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_9"/></StgValue>
</operation>

<operation id="1316" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch100244:1  %tmp_1_44 = fmul float %conv_1_weights_load_9, %phi_ln23_9

]]></Node>
<StgValue><ssdm name="tmp_1_44"/></StgValue>
</operation>

<operation id="1317" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="6">
<![CDATA[
branch100244:3  %conv_1_weights_load_10 = load float* %conv_1_weights_addr_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_10"/></StgValue>
</operation>

<operation id="1318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch88217:0  %phi_ln23_10 = phi float [ %input_0_1_load_10, %branch66218 ], [ %input_0_2_load_10, %branch67220 ], [ %input_0_0_load_10, %branch68222 ], [ %input_1_1_load_10, %branch147 ], [ %input_1_2_load_10, %branch148 ], [ %input_1_0_load_10, %branch149 ], [ %input_2_1_load_10, %branch228 ], [ %input_2_2_load_10, %branch229 ], [ %input_2_0_load_10, %branch230 ], [ %input_3_1_load_10, %branch309 ], [ %input_3_2_load_10, %branch310 ], [ %input_3_0_load_10, %branch311 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_10"/></StgValue>
</operation>

<operation id="1319" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch88217:1  %tmp_1_0_1 = fmul float %conv_1_weights_load_10, %phi_ln23_10

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="1320" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="6">
<![CDATA[
branch88217:3  %conv_1_weights_load_11 = load float* %conv_1_weights_addr_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_11"/></StgValue>
</operation>

<operation id="1321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch76190:0  %phi_ln23_11 = phi float [ %input_0_2_load_11, %branch57191 ], [ %input_0_0_load_11, %branch58193 ], [ %input_0_1_load_11, %branch59195 ], [ %input_1_2_load_11, %branch138 ], [ %input_1_0_load_11, %branch139 ], [ %input_1_1_load_11, %branch140 ], [ %input_2_2_load_11, %branch219 ], [ %input_2_0_load_11, %branch220 ], [ %input_2_1_load_11, %branch221 ], [ %input_3_2_load_11, %branch300 ], [ %input_3_0_load_11, %branch301 ], [ %input_3_1_load_11, %branch302 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_11"/></StgValue>
</operation>

<operation id="1322" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch76190:1  %tmp_1_0_2 = fmul float %conv_1_weights_load_11, %phi_ln23_11

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="1323" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="6">
<![CDATA[
branch76190:3  %conv_1_weights_load_12 = load float* %conv_1_weights_addr_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_12"/></StgValue>
</operation>

<operation id="1324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch64386:0  %phi_ln23_12 = phi float [ %input_1_0_load_12, %branch129 ], [ %input_1_1_load_12, %branch130 ], [ %input_1_2_load_12, %branch131 ], [ %input_2_0_load_12, %branch210 ], [ %input_2_1_load_12, %branch211 ], [ %input_2_2_load_12, %branch212 ], [ %input_3_0_load_12, %branch291 ], [ %input_3_1_load_12, %branch292 ], [ %input_3_2_load_12, %branch293 ], [ %input_0_0_load_12, %branch48164 ], [ %input_0_1_load_12, %branch49166 ], [ %input_0_2_load_12, %branch50168 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_12"/></StgValue>
</operation>

<operation id="1325" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch64386:1  %tmp_1_1 = fmul float %conv_1_weights_load_12, %phi_ln23_12

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="1326" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="6">
<![CDATA[
branch64386:3  %conv_1_weights_load_13 = load float* %conv_1_weights_addr_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_13"/></StgValue>
</operation>

<operation id="1327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch52367:0  %phi_ln23_13 = phi float [ %input_1_1_load_13, %branch120368 ], [ %input_1_2_load_13, %branch121 ], [ %input_1_0_load_13, %branch122 ], [ %input_2_1_load_13, %branch201 ], [ %input_2_2_load_13, %branch202 ], [ %input_2_0_load_13, %branch203 ], [ %input_3_1_load_13, %branch282 ], [ %input_3_2_load_13, %branch283 ], [ %input_3_0_load_13, %branch284 ], [ %input_0_1_load_13, %branch39137 ], [ %input_0_2_load_13, %branch40139 ], [ %input_0_0_load_13, %branch41141 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_13"/></StgValue>
</operation>

<operation id="1328" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch52367:1  %tmp_1_1_1 = fmul float %conv_1_weights_load_13, %phi_ln23_13

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="1329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch40349:0  %phi_ln23_14 = phi float [ %input_1_2_load_14, %branch111 ], [ %input_1_0_load_14, %branch112 ], [ %input_1_1_load_14, %branch113 ], [ %input_2_2_load_14, %branch192 ], [ %input_2_0_load_14, %branch193 ], [ %input_2_1_load_14, %branch194 ], [ %input_3_2_load_14, %branch273 ], [ %input_3_0_load_14, %branch274 ], [ %input_3_1_load_14, %branch275 ], [ %input_0_2_load_14, %branch30106 ], [ %input_0_0_load_14, %branch31108 ], [ %input_0_1_load_14, %branch32110 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_14"/></StgValue>
</operation>

<operation id="1330" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch40349:1  %tmp_1_1_2 = fmul float %conv_1_weights_load_14, %phi_ln23_14

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="1331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch28493:0  %phi_ln23_15 = phi float [ %input_2_0_load_15, %branch183 ], [ %input_2_1_load_15, %branch184 ], [ %input_2_2_load_15, %branch185 ], [ %input_3_0_load_15, %branch264 ], [ %input_3_1_load_15, %branch265 ], [ %input_3_2_load_15, %branch266 ], [ %input_0_0_load_15, %branch2179 ], [ %input_0_1_load_15, %branch2281 ], [ %input_0_2_load_15, %branch2383 ], [ %input_1_0_load_15, %branch102326 ], [ %input_1_1_load_15, %branch103328 ], [ %input_1_2_load_15, %branch104330 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_15"/></StgValue>
</operation>

<operation id="1332" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch28493:1  %tmp_1_2 = fmul float %conv_1_weights_load_15, %phi_ln23_15

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="1333" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="6">
<![CDATA[
branch28493:3  %conv_1_weights_load_16 = load float* %conv_1_weights_addr_16, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_16"/></StgValue>
</operation>

<operation id="1334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch28493:4  switch i2 %trunc_ln30, label %branch19 [
    i2 0, label %branch16
    i2 1, label %branch17
    i2 -2, label %branch18
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch16475:0  %phi_ln23_16 = phi float [ %input_2_1_load_16, %branch174 ], [ %input_2_2_load_16, %branch175 ], [ %input_2_0_load_16, %branch176 ], [ %input_3_1_load_16, %branch255 ], [ %input_3_2_load_16, %branch256 ], [ %input_3_0_load_16, %branch257 ], [ %input_0_1_load_16, %branch1252 ], [ %input_0_2_load_16, %branch1354 ], [ %input_0_0_load_16, %branch1456 ], [ %input_1_1_load_16, %branch93299 ], [ %input_1_2_load_16, %branch94301 ], [ %input_1_0_load_16, %branch95303 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_16"/></StgValue>
</operation>

<operation id="1336" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="6">
<![CDATA[
branch16475:3  %conv_1_weights_load_17 = load float* %conv_1_weights_addr_17, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_17"/></StgValue>
</operation>

<operation id="1337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch16475:4  switch i2 %trunc_ln30, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch4458:0  %phi_ln23_17 = phi float [ %input_2_2_load_17, %branch165 ], [ %input_2_0_load_17, %branch166 ], [ %input_2_1_load_17, %branch167 ], [ %input_3_2_load_17, %branch246 ], [ %input_3_0_load_17, %branch247 ], [ %input_3_1_load_17, %branch248 ], [ %input_0_2_load_17, %branch325 ], [ %input_0_0_load_17, %branch427 ], [ %input_0_1_load_17, %branch529 ], [ %input_1_2_load_17, %branch84272 ], [ %input_1_0_load_17, %branch85274 ], [ %input_1_1_load_17, %branch86276 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_17"/></StgValue>
</operation>

<operation id="1339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="6" op_0_bw="3">
<![CDATA[
branch4458:19  %zext_ln23_57 = zext i3 %add_ln14_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln23_57"/></StgValue>
</operation>

<operation id="1340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
branch4458:32  %tmp_22 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %add_ln14_1)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4458:33  %conv_1_weights_addr_22 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_22"/></StgValue>
</operation>

<operation id="1342" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch4458:34  %add_ln23_45 = add i6 30, %zext_ln23_57

]]></Node>
<StgValue><ssdm name="add_ln23_45"/></StgValue>
</operation>

<operation id="1343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="6">
<![CDATA[
branch4458:35  %zext_ln23_63 = zext i6 %add_ln23_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_63"/></StgValue>
</operation>

<operation id="1344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4458:36  %conv_1_weights_addr_23 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_63

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_23"/></StgValue>
</operation>

<operation id="1345" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch4458:37  %add_ln23_46 = add i6 -28, %zext_ln23_57

]]></Node>
<StgValue><ssdm name="add_ln23_46"/></StgValue>
</operation>

<operation id="1346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="6">
<![CDATA[
branch4458:38  %zext_ln23_64 = zext i6 %add_ln23_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_64"/></StgValue>
</operation>

<operation id="1347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4458:39  %conv_1_weights_addr_24 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_64

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_24"/></StgValue>
</operation>

<operation id="1348" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch4458:40  %add_ln23_47 = add i6 -22, %zext_ln23_57

]]></Node>
<StgValue><ssdm name="add_ln23_47"/></StgValue>
</operation>

<operation id="1349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="6">
<![CDATA[
branch4458:41  %zext_ln23_65 = zext i6 %add_ln23_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_65"/></StgValue>
</operation>

<operation id="1350" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4458:42  %conv_1_weights_addr_25 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_65

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_25"/></StgValue>
</operation>

<operation id="1351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
branch4458:43  %tmp_23 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %add_ln14_1)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1352" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4458:44  %conv_1_weights_addr_26 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_26"/></StgValue>
</operation>

<operation id="1353" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="6">
<![CDATA[
branch4458:48  %conv_1_weights_load_18 = load float* %conv_1_weights_addr_18, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_18"/></StgValue>
</operation>

<operation id="1354" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="6">
<![CDATA[
branch241:0  %input_2_1_load_18 = load float* %input_2_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_18"/></StgValue>
</operation>

<operation id="1355" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0">
<![CDATA[
branch241:1  br label %branch96251

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1356" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="7">
<![CDATA[
branch240:0  %input_2_0_load_18 = load float* %input_2_0_addr21, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_18"/></StgValue>
</operation>

<operation id="1357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="0">
<![CDATA[
branch240:1  br label %branch96251

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1358" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="6">
<![CDATA[
branch242:0  %input_2_2_load_18 = load float* %input_2_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_18"/></StgValue>
</operation>

<operation id="1359" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0">
<![CDATA[
branch242:1  br label %branch96251

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1360" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="6">
<![CDATA[
branch160:0  %input_1_1_load_18 = load float* %input_1_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_18"/></StgValue>
</operation>

<operation id="1361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="0">
<![CDATA[
branch160:1  br label %branch96251

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1362" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="7">
<![CDATA[
branch159:0  %input_1_0_load_18 = load float* %input_1_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_18"/></StgValue>
</operation>

<operation id="1363" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0">
<![CDATA[
branch159:1  br label %branch96251

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1364" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="6">
<![CDATA[
branch161:0  %input_1_2_load_18 = load float* %input_1_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_18"/></StgValue>
</operation>

<operation id="1365" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0">
<![CDATA[
branch161:1  br label %branch96251

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1366" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="6">
<![CDATA[
branch79254:0  %input_0_1_load_18 = load float* %input_0_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_18"/></StgValue>
</operation>

<operation id="1367" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="0">
<![CDATA[
branch79254:1  br label %branch96251

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1368" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="7">
<![CDATA[
branch78252:0  %input_0_0_load_18 = load float* %input_0_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_18"/></StgValue>
</operation>

<operation id="1369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0">
<![CDATA[
branch78252:1  br label %branch96251

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1370" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="6">
<![CDATA[
branch80256:0  %input_0_2_load_18 = load float* %input_0_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_18"/></StgValue>
</operation>

<operation id="1371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="0">
<![CDATA[
branch80256:1  br label %branch96251

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1372" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="6">
<![CDATA[
branch322:0  %input_3_1_load_18 = load float* %input_3_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_18"/></StgValue>
</operation>

<operation id="1373" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0">
<![CDATA[
branch322:1  br label %branch96251

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1374" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="7">
<![CDATA[
branch321:0  %input_3_0_load_18 = load float* %input_3_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_18"/></StgValue>
</operation>

<operation id="1375" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="0">
<![CDATA[
branch321:1  br label %branch96251

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1376" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="6">
<![CDATA[
branch323:0  %input_3_2_load_18 = load float* %input_3_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_18"/></StgValue>
</operation>

<operation id="1377" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0">
<![CDATA[
branch323:1  br label %branch96251

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1378" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="6">
<![CDATA[
branch96251:3  %conv_1_weights_load_19 = load float* %conv_1_weights_addr_19, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_19"/></StgValue>
</operation>

<operation id="1379" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="6">
<![CDATA[
branch232:0  %input_2_2_load_19 = load float* %input_2_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_19"/></StgValue>
</operation>

<operation id="1380" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="0">
<![CDATA[
branch232:1  br label %branch84224

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1381" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="6">
<![CDATA[
branch231589:0  %input_2_1_load_19 = load float* %input_2_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_19"/></StgValue>
</operation>

<operation id="1382" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0">
<![CDATA[
branch231589:1  br label %branch84224

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1383" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="7">
<![CDATA[
branch233:0  %input_2_0_load_19 = load float* %input_2_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_19"/></StgValue>
</operation>

<operation id="1384" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="0">
<![CDATA[
branch233:1  br label %branch84224

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1385" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="6">
<![CDATA[
branch151:0  %input_1_2_load_19 = load float* %input_1_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_19"/></StgValue>
</operation>

<operation id="1386" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="0">
<![CDATA[
branch151:1  br label %branch84224

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1387" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="6">
<![CDATA[
branch150:0  %input_1_1_load_19 = load float* %input_1_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_19"/></StgValue>
</operation>

<operation id="1388" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="0">
<![CDATA[
branch150:1  br label %branch84224

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1389" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="7">
<![CDATA[
branch152:0  %input_1_0_load_19 = load float* %input_1_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_19"/></StgValue>
</operation>

<operation id="1390" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0">
<![CDATA[
branch152:1  br label %branch84224

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1391" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="6">
<![CDATA[
branch70227:0  %input_0_2_load_19 = load float* %input_0_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_19"/></StgValue>
</operation>

<operation id="1392" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="0">
<![CDATA[
branch70227:1  br label %branch84224

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1393" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="6">
<![CDATA[
branch69225:0  %input_0_1_load_19 = load float* %input_0_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_19"/></StgValue>
</operation>

<operation id="1394" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="0">
<![CDATA[
branch69225:1  br label %branch84224

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1395" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="7">
<![CDATA[
branch71229:0  %input_0_0_load_19 = load float* %input_0_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_19"/></StgValue>
</operation>

<operation id="1396" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="0">
<![CDATA[
branch71229:1  br label %branch84224

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1397" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="6">
<![CDATA[
branch313:0  %input_3_2_load_19 = load float* %input_3_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_19"/></StgValue>
</operation>

<operation id="1398" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0">
<![CDATA[
branch313:1  br label %branch84224

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1399" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="6">
<![CDATA[
branch312:0  %input_3_1_load_19 = load float* %input_3_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_19"/></StgValue>
</operation>

<operation id="1400" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="0">
<![CDATA[
branch312:1  br label %branch84224

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1401" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="7">
<![CDATA[
branch314:0  %input_3_0_load_19 = load float* %input_3_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_19"/></StgValue>
</operation>

<operation id="1402" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="0">
<![CDATA[
branch314:1  br label %branch84224

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1403" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="6">
<![CDATA[
branch84224:3  %conv_1_weights_load_20 = load float* %conv_1_weights_addr_20, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_20"/></StgValue>
</operation>

<operation id="1404" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="7">
<![CDATA[
branch223:0  %input_2_0_load_20 = load float* %input_2_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_20"/></StgValue>
</operation>

<operation id="1405" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="0">
<![CDATA[
branch223:1  br label %branch72197

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1406" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="6">
<![CDATA[
branch222570:0  %input_2_2_load_20 = load float* %input_2_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_20"/></StgValue>
</operation>

<operation id="1407" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="0">
<![CDATA[
branch222570:1  br label %branch72197

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1408" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="6">
<![CDATA[
branch224:0  %input_2_1_load_20 = load float* %input_2_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_20"/></StgValue>
</operation>

<operation id="1409" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="0">
<![CDATA[
branch224:1  br label %branch72197

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1410" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="7">
<![CDATA[
branch142:0  %input_1_0_load_20 = load float* %input_1_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_20"/></StgValue>
</operation>

<operation id="1411" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="0">
<![CDATA[
branch142:1  br label %branch72197

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1412" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="6">
<![CDATA[
branch141:0  %input_1_2_load_20 = load float* %input_1_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_20"/></StgValue>
</operation>

<operation id="1413" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0">
<![CDATA[
branch141:1  br label %branch72197

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1414" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="6">
<![CDATA[
branch143:0  %input_1_1_load_20 = load float* %input_1_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_20"/></StgValue>
</operation>

<operation id="1415" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="0">
<![CDATA[
branch143:1  br label %branch72197

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1416" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="7">
<![CDATA[
branch61200:0  %input_0_0_load_20 = load float* %input_0_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_20"/></StgValue>
</operation>

<operation id="1417" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="0">
<![CDATA[
branch61200:1  br label %branch72197

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1418" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="6">
<![CDATA[
branch60198:0  %input_0_2_load_20 = load float* %input_0_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_20"/></StgValue>
</operation>

<operation id="1419" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="0">
<![CDATA[
branch60198:1  br label %branch72197

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1420" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="6">
<![CDATA[
branch62202:0  %input_0_1_load_20 = load float* %input_0_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_20"/></StgValue>
</operation>

<operation id="1421" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="0">
<![CDATA[
branch62202:1  br label %branch72197

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1422" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="7">
<![CDATA[
branch304:0  %input_3_0_load_20 = load float* %input_3_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_20"/></StgValue>
</operation>

<operation id="1423" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="0" op_0_bw="0">
<![CDATA[
branch304:1  br label %branch72197

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1424" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="6">
<![CDATA[
branch303:0  %input_3_2_load_20 = load float* %input_3_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_20"/></StgValue>
</operation>

<operation id="1425" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="0">
<![CDATA[
branch303:1  br label %branch72197

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1426" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="6">
<![CDATA[
branch305:0  %input_3_1_load_20 = load float* %input_3_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_20"/></StgValue>
</operation>

<operation id="1427" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="0">
<![CDATA[
branch305:1  br label %branch72197

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1428" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="6">
<![CDATA[
branch72197:3  %conv_1_weights_load_21 = load float* %conv_1_weights_addr_21, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_21"/></StgValue>
</operation>

<operation id="1429" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="6">
<![CDATA[
branch295:0  %input_3_1_load_21 = load float* %input_3_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_21"/></StgValue>
</operation>

<operation id="1430" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="0">
<![CDATA[
branch295:1  br label %branch60390

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1431" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="7">
<![CDATA[
branch294:0  %input_3_0_load_21 = load float* %input_3_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_21"/></StgValue>
</operation>

<operation id="1432" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="0">
<![CDATA[
branch294:1  br label %branch60390

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1433" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="6">
<![CDATA[
branch296:0  %input_3_2_load_21 = load float* %input_3_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_21"/></StgValue>
</operation>

<operation id="1434" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="0">
<![CDATA[
branch296:1  br label %branch60390

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1435" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="6">
<![CDATA[
branch214:0  %input_2_1_load_21 = load float* %input_2_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_21"/></StgValue>
</operation>

<operation id="1436" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="0">
<![CDATA[
branch214:1  br label %branch60390

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1437" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="7">
<![CDATA[
branch213:0  %input_2_0_load_21 = load float* %input_2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_21"/></StgValue>
</operation>

<operation id="1438" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="0">
<![CDATA[
branch213:1  br label %branch60390

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1439" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="6">
<![CDATA[
branch215:0  %input_2_2_load_21 = load float* %input_2_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_21"/></StgValue>
</operation>

<operation id="1440" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="0">
<![CDATA[
branch215:1  br label %branch60390

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1441" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="6">
<![CDATA[
branch133:0  %input_1_1_load_21 = load float* %input_1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_21"/></StgValue>
</operation>

<operation id="1442" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="0">
<![CDATA[
branch133:1  br label %branch60390

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1443" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="7">
<![CDATA[
branch132:0  %input_1_0_load_21 = load float* %input_1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_21"/></StgValue>
</operation>

<operation id="1444" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="0">
<![CDATA[
branch132:1  br label %branch60390

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1445" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="6">
<![CDATA[
branch134:0  %input_1_2_load_21 = load float* %input_1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_21"/></StgValue>
</operation>

<operation id="1446" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="0">
<![CDATA[
branch134:1  br label %branch60390

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1447" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="6">
<![CDATA[
branch52173:0  %input_0_1_load_21 = load float* %input_0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_21"/></StgValue>
</operation>

<operation id="1448" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="0" op_0_bw="0">
<![CDATA[
branch52173:1  br label %branch60390

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1449" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="7">
<![CDATA[
branch51171:0  %input_0_0_load_21 = load float* %input_0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_21"/></StgValue>
</operation>

<operation id="1450" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="0">
<![CDATA[
branch51171:1  br label %branch60390

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1451" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="6">
<![CDATA[
branch53175:0  %input_0_2_load_21 = load float* %input_0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_21"/></StgValue>
</operation>

<operation id="1452" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="0">
<![CDATA[
branch53175:1  br label %branch60390

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1453" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="6">
<![CDATA[
branch60390:3  %conv_1_weights_load_22 = load float* %conv_1_weights_addr_22, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_22"/></StgValue>
</operation>

<operation id="1454" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch60390:4  switch i2 %trunc_ln30, label %branch51 [
    i2 0, label %branch48
    i2 1, label %branch49
    i2 -2, label %branch50
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1455" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="6">
<![CDATA[
branch286:0  %input_3_2_load_22 = load float* %input_3_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_22"/></StgValue>
</operation>

<operation id="1456" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="0" op_0_bw="0">
<![CDATA[
branch286:1  br label %branch48372

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1457" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="6">
<![CDATA[
branch285:0  %input_3_1_load_22 = load float* %input_3_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_22"/></StgValue>
</operation>

<operation id="1458" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="0" op_0_bw="0">
<![CDATA[
branch285:1  br label %branch48372

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1459" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="7">
<![CDATA[
branch287:0  %input_3_0_load_22 = load float* %input_3_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_22"/></StgValue>
</operation>

<operation id="1460" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="0" op_0_bw="0">
<![CDATA[
branch287:1  br label %branch48372

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1461" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="6">
<![CDATA[
branch205:0  %input_2_2_load_22 = load float* %input_2_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_22"/></StgValue>
</operation>

<operation id="1462" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="0" op_0_bw="0">
<![CDATA[
branch205:1  br label %branch48372

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1463" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="6">
<![CDATA[
branch204:0  %input_2_1_load_22 = load float* %input_2_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_22"/></StgValue>
</operation>

<operation id="1464" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="0" op_0_bw="0">
<![CDATA[
branch204:1  br label %branch48372

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1465" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="7">
<![CDATA[
branch206:0  %input_2_0_load_22 = load float* %input_2_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_22"/></StgValue>
</operation>

<operation id="1466" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="0">
<![CDATA[
branch206:1  br label %branch48372

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1467" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="6">
<![CDATA[
branch124:0  %input_1_2_load_22 = load float* %input_1_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_22"/></StgValue>
</operation>

<operation id="1468" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %branch48372

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1469" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="6">
<![CDATA[
branch123:0  %input_1_1_load_22 = load float* %input_1_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_22"/></StgValue>
</operation>

<operation id="1470" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %branch48372

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1471" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="7">
<![CDATA[
branch125:0  %input_1_0_load_22 = load float* %input_1_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_22"/></StgValue>
</operation>

<operation id="1472" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %branch48372

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1473" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="6">
<![CDATA[
branch43146:0  %input_0_2_load_22 = load float* %input_0_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_22"/></StgValue>
</operation>

<operation id="1474" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="0">
<![CDATA[
branch43146:1  br label %branch48372

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1475" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="6">
<![CDATA[
branch42144:0  %input_0_1_load_22 = load float* %input_0_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_22"/></StgValue>
</operation>

<operation id="1476" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="0">
<![CDATA[
branch42144:1  br label %branch48372

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1477" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="7">
<![CDATA[
branch44148:0  %input_0_0_load_22 = load float* %input_0_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_22"/></StgValue>
</operation>

<operation id="1478" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="0">
<![CDATA[
branch44148:1  br label %branch48372

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1479" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="6">
<![CDATA[
branch48372:3  %conv_1_weights_load_23 = load float* %conv_1_weights_addr_23, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_23"/></StgValue>
</operation>

<operation id="1480" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch48372:4  switch i2 %trunc_ln30, label %branch39 [
    i2 0, label %branch36
    i2 1, label %branch37
    i2 -2, label %branch38
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1481" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="7">
<![CDATA[
branch277:0  %input_3_0_load_23 = load float* %input_3_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_23"/></StgValue>
</operation>

<operation id="1482" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="0">
<![CDATA[
branch277:1  br label %branch36353

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1483" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="6">
<![CDATA[
branch276:0  %input_3_2_load_23 = load float* %input_3_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_23"/></StgValue>
</operation>

<operation id="1484" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="0" op_0_bw="0">
<![CDATA[
branch276:1  br label %branch36353

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1485" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="6">
<![CDATA[
branch278:0  %input_3_1_load_23 = load float* %input_3_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_23"/></StgValue>
</operation>

<operation id="1486" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="0">
<![CDATA[
branch278:1  br label %branch36353

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1487" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="7">
<![CDATA[
branch196:0  %input_2_0_load_23 = load float* %input_2_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_23"/></StgValue>
</operation>

<operation id="1488" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="0" op_0_bw="0">
<![CDATA[
branch196:1  br label %branch36353

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1489" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="6">
<![CDATA[
branch195:0  %input_2_2_load_23 = load float* %input_2_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_23"/></StgValue>
</operation>

<operation id="1490" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="0">
<![CDATA[
branch195:1  br label %branch36353

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1491" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="6">
<![CDATA[
branch197:0  %input_2_1_load_23 = load float* %input_2_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_23"/></StgValue>
</operation>

<operation id="1492" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="0" op_0_bw="0">
<![CDATA[
branch197:1  br label %branch36353

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1493" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="7">
<![CDATA[
branch115:0  %input_1_0_load_23 = load float* %input_1_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_23"/></StgValue>
</operation>

<operation id="1494" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="0" op_0_bw="0">
<![CDATA[
branch115:1  br label %branch36353

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1495" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="6">
<![CDATA[
branch114:0  %input_1_2_load_23 = load float* %input_1_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_23"/></StgValue>
</operation>

<operation id="1496" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="0" op_0_bw="0">
<![CDATA[
branch114:1  br label %branch36353

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1497" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="6">
<![CDATA[
branch116:0  %input_1_1_load_23 = load float* %input_1_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_23"/></StgValue>
</operation>

<operation id="1498" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="0" op_0_bw="0">
<![CDATA[
branch116:1  br label %branch36353

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1499" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="7">
<![CDATA[
branch34115:0  %input_0_0_load_23 = load float* %input_0_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_23"/></StgValue>
</operation>

<operation id="1500" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="0" op_0_bw="0">
<![CDATA[
branch34115:1  br label %branch36353

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1501" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="6">
<![CDATA[
branch33113:0  %input_0_2_load_23 = load float* %input_0_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_23"/></StgValue>
</operation>

<operation id="1502" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="0">
<![CDATA[
branch33113:1  br label %branch36353

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1503" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="6">
<![CDATA[
branch35117:0  %input_0_1_load_23 = load float* %input_0_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_23"/></StgValue>
</operation>

<operation id="1504" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="0" op_0_bw="0">
<![CDATA[
branch35117:1  br label %branch36353

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1505" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="6">
<![CDATA[
branch36353:3  %conv_1_weights_load_24 = load float* %conv_1_weights_addr_24, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_24"/></StgValue>
</operation>

<operation id="1506" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch36353:4  switch i2 %trunc_ln30, label %branch27 [
    i2 0, label %branch24
    i2 1, label %branch25
    i2 -2, label %branch26
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1507" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="6">
<![CDATA[
branch2588:0  %input_0_1_load_24 = load float* %input_0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_24"/></StgValue>
</operation>

<operation id="1508" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="0">
<![CDATA[
branch2588:1  br label %branch24497

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1509" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="7">
<![CDATA[
branch2486:0  %input_0_0_load_24 = load float* %input_0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_24"/></StgValue>
</operation>

<operation id="1510" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="0" op_0_bw="0">
<![CDATA[
branch2486:1  br label %branch24497

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1511" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="6">
<![CDATA[
branch2690:0  %input_0_2_load_24 = load float* %input_0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_24"/></StgValue>
</operation>

<operation id="1512" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="0" op_0_bw="0">
<![CDATA[
branch2690:1  br label %branch24497

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1513" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="6">
<![CDATA[
branch268:0  %input_3_1_load_24 = load float* %input_3_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_24"/></StgValue>
</operation>

<operation id="1514" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="0">
<![CDATA[
branch268:1  br label %branch24497

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1515" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="7">
<![CDATA[
branch267:0  %input_3_0_load_24 = load float* %input_3_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_24"/></StgValue>
</operation>

<operation id="1516" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="0">
<![CDATA[
branch267:1  br label %branch24497

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1517" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="6">
<![CDATA[
branch269:0  %input_3_2_load_24 = load float* %input_3_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_24"/></StgValue>
</operation>

<operation id="1518" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="0" op_0_bw="0">
<![CDATA[
branch269:1  br label %branch24497

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1519" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="6">
<![CDATA[
branch187:0  %input_2_1_load_24 = load float* %input_2_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_24"/></StgValue>
</operation>

<operation id="1520" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="0">
<![CDATA[
branch187:1  br label %branch24497

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1521" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="7">
<![CDATA[
branch186:0  %input_2_0_load_24 = load float* %input_2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_24"/></StgValue>
</operation>

<operation id="1522" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="0">
<![CDATA[
branch186:1  br label %branch24497

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1523" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="6">
<![CDATA[
branch188:0  %input_2_2_load_24 = load float* %input_2_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_24"/></StgValue>
</operation>

<operation id="1524" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="0">
<![CDATA[
branch188:1  br label %branch24497

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1525" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="6">
<![CDATA[
branch106335:0  %input_1_1_load_24 = load float* %input_1_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_24"/></StgValue>
</operation>

<operation id="1526" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="0">
<![CDATA[
branch106335:1  br label %branch24497

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1527" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="7">
<![CDATA[
branch105333:0  %input_1_0_load_24 = load float* %input_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_24"/></StgValue>
</operation>

<operation id="1528" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="0">
<![CDATA[
branch105333:1  br label %branch24497

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1529" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="6">
<![CDATA[
branch107337:0  %input_1_2_load_24 = load float* %input_1_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_24"/></StgValue>
</operation>

<operation id="1530" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="0">
<![CDATA[
branch107337:1  br label %branch24497

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1531" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="6">
<![CDATA[
branch24497:3  %conv_1_weights_load_25 = load float* %conv_1_weights_addr_25, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_25"/></StgValue>
</operation>

<operation id="1532" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch24497:4  switch i2 %trunc_ln30, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1533" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="6">
<![CDATA[
branch1661:0  %input_0_2_load_25 = load float* %input_0_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_25"/></StgValue>
</operation>

<operation id="1534" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="0">
<![CDATA[
branch1661:1  br label %branch12479

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1535" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="6">
<![CDATA[
branch1559:0  %input_0_1_load_25 = load float* %input_0_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_25"/></StgValue>
</operation>

<operation id="1536" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="0" op_0_bw="0">
<![CDATA[
branch1559:1  br label %branch12479

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1537" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="7">
<![CDATA[
branch1763:0  %input_0_0_load_25 = load float* %input_0_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_25"/></StgValue>
</operation>

<operation id="1538" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="0">
<![CDATA[
branch1763:1  br label %branch12479

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1539" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="6">
<![CDATA[
branch259:0  %input_3_2_load_25 = load float* %input_3_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_25"/></StgValue>
</operation>

<operation id="1540" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="0" op_0_bw="0">
<![CDATA[
branch259:1  br label %branch12479

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1541" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="6">
<![CDATA[
branch258:0  %input_3_1_load_25 = load float* %input_3_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_25"/></StgValue>
</operation>

<operation id="1542" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="0">
<![CDATA[
branch258:1  br label %branch12479

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1543" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="7">
<![CDATA[
branch260:0  %input_3_0_load_25 = load float* %input_3_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_25"/></StgValue>
</operation>

<operation id="1544" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="0" op_0_bw="0">
<![CDATA[
branch260:1  br label %branch12479

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1545" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="6">
<![CDATA[
branch178:0  %input_2_2_load_25 = load float* %input_2_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_25"/></StgValue>
</operation>

<operation id="1546" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="0">
<![CDATA[
branch178:1  br label %branch12479

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1547" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="6">
<![CDATA[
branch177:0  %input_2_1_load_25 = load float* %input_2_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_25"/></StgValue>
</operation>

<operation id="1548" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="0">
<![CDATA[
branch177:1  br label %branch12479

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1549" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="7">
<![CDATA[
branch179:0  %input_2_0_load_25 = load float* %input_2_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_25"/></StgValue>
</operation>

<operation id="1550" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="0">
<![CDATA[
branch179:1  br label %branch12479

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1551" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="6">
<![CDATA[
branch97308:0  %input_1_2_load_25 = load float* %input_1_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_25"/></StgValue>
</operation>

<operation id="1552" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="0">
<![CDATA[
branch97308:1  br label %branch12479

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1553" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="6">
<![CDATA[
branch96306:0  %input_1_1_load_25 = load float* %input_1_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_25"/></StgValue>
</operation>

<operation id="1554" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="0">
<![CDATA[
branch96306:1  br label %branch12479

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1555" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="7">
<![CDATA[
branch98310:0  %input_1_0_load_25 = load float* %input_1_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_25"/></StgValue>
</operation>

<operation id="1556" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="0">
<![CDATA[
branch98310:1  br label %branch12479

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1557" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="6">
<![CDATA[
branch12479:3  %conv_1_weights_load_26 = load float* %conv_1_weights_addr_26, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_26"/></StgValue>
</operation>

<operation id="1558" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch12479:4  switch i2 %trunc_ln30, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1559" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="7">
<![CDATA[
branch734:0  %input_0_0_load_26 = load float* %input_0_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_26"/></StgValue>
</operation>

<operation id="1560" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="0" op_0_bw="0">
<![CDATA[
branch734:1  br label %branch0462

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1561" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="6">
<![CDATA[
branch632:0  %input_0_2_load_26 = load float* %input_0_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_26"/></StgValue>
</operation>

<operation id="1562" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="0">
<![CDATA[
branch632:1  br label %branch0462

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1563" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="6">
<![CDATA[
branch836:0  %input_0_1_load_26 = load float* %input_0_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_26"/></StgValue>
</operation>

<operation id="1564" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-2"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="0" op_0_bw="0">
<![CDATA[
branch836:1  br label %branch0462

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1565" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="7">
<![CDATA[
branch250:0  %input_3_0_load_26 = load float* %input_3_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_0_load_26"/></StgValue>
</operation>

<operation id="1566" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="0">
<![CDATA[
branch250:1  br label %branch0462

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1567" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="6">
<![CDATA[
branch249:0  %input_3_2_load_26 = load float* %input_3_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_2_load_26"/></StgValue>
</operation>

<operation id="1568" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="0" op_0_bw="0">
<![CDATA[
branch249:1  br label %branch0462

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1569" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="6">
<![CDATA[
branch251:0  %input_3_1_load_26 = load float* %input_3_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_1_load_26"/></StgValue>
</operation>

<operation id="1570" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="0">
<![CDATA[
branch251:1  br label %branch0462

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1571" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="7">
<![CDATA[
branch169:0  %input_2_0_load_26 = load float* %input_2_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_26"/></StgValue>
</operation>

<operation id="1572" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="0" op_0_bw="0">
<![CDATA[
branch169:1  br label %branch0462

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1573" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="6">
<![CDATA[
branch168:0  %input_2_2_load_26 = load float* %input_2_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_26"/></StgValue>
</operation>

<operation id="1574" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="0" op_0_bw="0">
<![CDATA[
branch168:1  br label %branch0462

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1575" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="6">
<![CDATA[
branch170:0  %input_2_1_load_26 = load float* %input_2_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_26"/></StgValue>
</operation>

<operation id="1576" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="0">
<![CDATA[
branch170:1  br label %branch0462

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1577" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="7">
<![CDATA[
branch88281:0  %input_1_0_load_26 = load float* %input_1_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_26"/></StgValue>
</operation>

<operation id="1578" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="0" op_0_bw="0">
<![CDATA[
branch88281:1  br label %branch0462

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1579" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="6">
<![CDATA[
branch87279:0  %input_1_2_load_26 = load float* %input_1_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_26"/></StgValue>
</operation>

<operation id="1580" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="0" op_0_bw="0">
<![CDATA[
branch87279:1  br label %branch0462

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1581" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="6">
<![CDATA[
branch89283:0  %input_1_1_load_26 = load float* %input_1_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_26"/></StgValue>
</operation>

<operation id="1582" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="-1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="0" op_0_bw="0">
<![CDATA[
branch89283:1  br label %branch0462

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1583" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch104237:1  %tmp_1 = fmul float %conv_1_weights_load, %phi_ln23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1584" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch92210:1  %tmp_0_0_1 = fmul float %conv_1_weights_load_1, %phi_ln23_1

]]></Node>
<StgValue><ssdm name="tmp_0_0_1"/></StgValue>
</operation>

<operation id="1585" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch80183:1  %tmp_0_0_2 = fmul float %conv_1_weights_load_2, %phi_ln23_2

]]></Node>
<StgValue><ssdm name="tmp_0_0_2"/></StgValue>
</operation>

<operation id="1586" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch68382:1  %tmp_0_1 = fmul float %conv_1_weights_load_3, %phi_ln23_3

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="1587" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch56363:1  %tmp_0_1_1 = fmul float %conv_1_weights_load_4, %phi_ln23_4

]]></Node>
<StgValue><ssdm name="tmp_0_1_1"/></StgValue>
</operation>

<operation id="1588" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch44345:1  %tmp_0_1_2 = fmul float %conv_1_weights_load_5, %phi_ln23_5

]]></Node>
<StgValue><ssdm name="tmp_0_1_2"/></StgValue>
</operation>

<operation id="1589" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32489:1  %tmp_0_2 = fmul float %conv_1_weights_load_6, %phi_ln23_6

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="1590" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="6">
<![CDATA[
branch32489:3  %conv_1_weights_load_7 = load float* %conv_1_weights_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_7"/></StgValue>
</operation>

<operation id="1591" st_id="14" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch20471:1  %tmp_0_2_1 = fmul float %conv_1_weights_load_7, %phi_ln23_7

]]></Node>
<StgValue><ssdm name="tmp_0_2_1"/></StgValue>
</operation>

<operation id="1592" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="6">
<![CDATA[
branch20471:3  %conv_1_weights_load_8 = load float* %conv_1_weights_addr_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_8"/></StgValue>
</operation>

<operation id="1593" st_id="14" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:1  %tmp_0_2_2 = fmul float %conv_1_weights_load_8, %phi_ln23_8

]]></Node>
<StgValue><ssdm name="tmp_0_2_2"/></StgValue>
</operation>

<operation id="1594" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch100244:1  %tmp_1_44 = fmul float %conv_1_weights_load_9, %phi_ln23_9

]]></Node>
<StgValue><ssdm name="tmp_1_44"/></StgValue>
</operation>

<operation id="1595" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch88217:1  %tmp_1_0_1 = fmul float %conv_1_weights_load_10, %phi_ln23_10

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="1596" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch76190:1  %tmp_1_0_2 = fmul float %conv_1_weights_load_11, %phi_ln23_11

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="1597" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch64386:1  %tmp_1_1 = fmul float %conv_1_weights_load_12, %phi_ln23_12

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="1598" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch52367:1  %tmp_1_1_1 = fmul float %conv_1_weights_load_13, %phi_ln23_13

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="1599" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch40349:1  %tmp_1_1_2 = fmul float %conv_1_weights_load_14, %phi_ln23_14

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="1600" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch28493:1  %tmp_1_2 = fmul float %conv_1_weights_load_15, %phi_ln23_15

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="1601" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="6">
<![CDATA[
branch28493:3  %conv_1_weights_load_16 = load float* %conv_1_weights_addr_16, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_16"/></StgValue>
</operation>

<operation id="1602" st_id="14" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch16475:1  %tmp_1_2_1 = fmul float %conv_1_weights_load_16, %phi_ln23_16

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="1603" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="6">
<![CDATA[
branch16475:3  %conv_1_weights_load_17 = load float* %conv_1_weights_addr_17, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_17"/></StgValue>
</operation>

<operation id="1604" st_id="14" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4458:1  %tmp_1_2_2 = fmul float %conv_1_weights_load_17, %phi_ln23_17

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>

<operation id="1605" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch96251:0  %phi_ln23_18 = phi float [ %input_0_0_load_18, %branch78252 ], [ %input_0_1_load_18, %branch79254 ], [ %input_0_2_load_18, %branch80256 ], [ %input_1_0_load_18, %branch159 ], [ %input_1_1_load_18, %branch160 ], [ %input_1_2_load_18, %branch161 ], [ %input_2_0_load_18, %branch240 ], [ %input_2_1_load_18, %branch241 ], [ %input_2_2_load_18, %branch242 ], [ %input_3_0_load_18, %branch321 ], [ %input_3_1_load_18, %branch322 ], [ %input_3_2_load_18, %branch323 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_18"/></StgValue>
</operation>

<operation id="1606" st_id="14" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch96251:1  %tmp_2 = fmul float %conv_1_weights_load_18, %phi_ln23_18

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1607" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch84224:0  %phi_ln23_19 = phi float [ %input_0_1_load_19, %branch69225 ], [ %input_0_2_load_19, %branch70227 ], [ %input_0_0_load_19, %branch71229 ], [ %input_1_1_load_19, %branch150 ], [ %input_1_2_load_19, %branch151 ], [ %input_1_0_load_19, %branch152 ], [ %input_2_1_load_19, %branch231589 ], [ %input_2_2_load_19, %branch232 ], [ %input_2_0_load_19, %branch233 ], [ %input_3_1_load_19, %branch312 ], [ %input_3_2_load_19, %branch313 ], [ %input_3_0_load_19, %branch314 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_19"/></StgValue>
</operation>

<operation id="1608" st_id="14" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch84224:1  %tmp_2_0_1 = fmul float %conv_1_weights_load_19, %phi_ln23_19

]]></Node>
<StgValue><ssdm name="tmp_2_0_1"/></StgValue>
</operation>

<operation id="1609" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch72197:0  %phi_ln23_20 = phi float [ %input_0_2_load_20, %branch60198 ], [ %input_0_0_load_20, %branch61200 ], [ %input_0_1_load_20, %branch62202 ], [ %input_1_2_load_20, %branch141 ], [ %input_1_0_load_20, %branch142 ], [ %input_1_1_load_20, %branch143 ], [ %input_2_2_load_20, %branch222570 ], [ %input_2_0_load_20, %branch223 ], [ %input_2_1_load_20, %branch224 ], [ %input_3_2_load_20, %branch303 ], [ %input_3_0_load_20, %branch304 ], [ %input_3_1_load_20, %branch305 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_20"/></StgValue>
</operation>

<operation id="1610" st_id="14" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch72197:1  %tmp_2_0_2 = fmul float %conv_1_weights_load_20, %phi_ln23_20

]]></Node>
<StgValue><ssdm name="tmp_2_0_2"/></StgValue>
</operation>

<operation id="1611" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch60390:0  %phi_ln23_21 = phi float [ %input_1_0_load_21, %branch132 ], [ %input_1_1_load_21, %branch133 ], [ %input_1_2_load_21, %branch134 ], [ %input_2_0_load_21, %branch213 ], [ %input_2_1_load_21, %branch214 ], [ %input_2_2_load_21, %branch215 ], [ %input_3_0_load_21, %branch294 ], [ %input_3_1_load_21, %branch295 ], [ %input_3_2_load_21, %branch296 ], [ %input_0_0_load_21, %branch51171 ], [ %input_0_1_load_21, %branch52173 ], [ %input_0_2_load_21, %branch53175 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_21"/></StgValue>
</operation>

<operation id="1612" st_id="14" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch60390:1  %tmp_2_1 = fmul float %conv_1_weights_load_21, %phi_ln23_21

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="1613" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="6">
<![CDATA[
branch60390:3  %conv_1_weights_load_22 = load float* %conv_1_weights_addr_22, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_22"/></StgValue>
</operation>

<operation id="1614" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch48372:0  %phi_ln23_22 = phi float [ %input_1_1_load_22, %branch123 ], [ %input_1_2_load_22, %branch124 ], [ %input_1_0_load_22, %branch125 ], [ %input_2_1_load_22, %branch204 ], [ %input_2_2_load_22, %branch205 ], [ %input_2_0_load_22, %branch206 ], [ %input_3_1_load_22, %branch285 ], [ %input_3_2_load_22, %branch286 ], [ %input_3_0_load_22, %branch287 ], [ %input_0_1_load_22, %branch42144 ], [ %input_0_2_load_22, %branch43146 ], [ %input_0_0_load_22, %branch44148 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_22"/></StgValue>
</operation>

<operation id="1615" st_id="14" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch48372:1  %tmp_2_1_1 = fmul float %conv_1_weights_load_22, %phi_ln23_22

]]></Node>
<StgValue><ssdm name="tmp_2_1_1"/></StgValue>
</operation>

<operation id="1616" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="6">
<![CDATA[
branch48372:3  %conv_1_weights_load_23 = load float* %conv_1_weights_addr_23, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_23"/></StgValue>
</operation>

<operation id="1617" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch36353:0  %phi_ln23_23 = phi float [ %input_1_2_load_23, %branch114 ], [ %input_1_0_load_23, %branch115 ], [ %input_1_1_load_23, %branch116 ], [ %input_2_2_load_23, %branch195 ], [ %input_2_0_load_23, %branch196 ], [ %input_2_1_load_23, %branch197 ], [ %input_3_2_load_23, %branch276 ], [ %input_3_0_load_23, %branch277 ], [ %input_3_1_load_23, %branch278 ], [ %input_0_2_load_23, %branch33113 ], [ %input_0_0_load_23, %branch34115 ], [ %input_0_1_load_23, %branch35117 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_23"/></StgValue>
</operation>

<operation id="1618" st_id="14" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch36353:1  %tmp_2_1_2 = fmul float %conv_1_weights_load_23, %phi_ln23_23

]]></Node>
<StgValue><ssdm name="tmp_2_1_2"/></StgValue>
</operation>

<operation id="1619" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="6">
<![CDATA[
branch36353:3  %conv_1_weights_load_24 = load float* %conv_1_weights_addr_24, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_24"/></StgValue>
</operation>

<operation id="1620" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch24497:0  %phi_ln23_24 = phi float [ %input_2_0_load_24, %branch186 ], [ %input_2_1_load_24, %branch187 ], [ %input_2_2_load_24, %branch188 ], [ %input_3_0_load_24, %branch267 ], [ %input_3_1_load_24, %branch268 ], [ %input_3_2_load_24, %branch269 ], [ %input_0_0_load_24, %branch2486 ], [ %input_0_1_load_24, %branch2588 ], [ %input_0_2_load_24, %branch2690 ], [ %input_1_0_load_24, %branch105333 ], [ %input_1_1_load_24, %branch106335 ], [ %input_1_2_load_24, %branch107337 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_24"/></StgValue>
</operation>

<operation id="1621" st_id="14" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch24497:1  %tmp_2_2 = fmul float %conv_1_weights_load_24, %phi_ln23_24

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="1622" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="6">
<![CDATA[
branch24497:3  %conv_1_weights_load_25 = load float* %conv_1_weights_addr_25, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_25"/></StgValue>
</operation>

<operation id="1623" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch12479:0  %phi_ln23_25 = phi float [ %input_2_1_load_25, %branch177 ], [ %input_2_2_load_25, %branch178 ], [ %input_2_0_load_25, %branch179 ], [ %input_3_1_load_25, %branch258 ], [ %input_3_2_load_25, %branch259 ], [ %input_3_0_load_25, %branch260 ], [ %input_0_1_load_25, %branch1559 ], [ %input_0_2_load_25, %branch1661 ], [ %input_0_0_load_25, %branch1763 ], [ %input_1_1_load_25, %branch96306 ], [ %input_1_2_load_25, %branch97308 ], [ %input_1_0_load_25, %branch98310 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_25"/></StgValue>
</operation>

<operation id="1624" st_id="14" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12479:1  %tmp_2_2_1 = fmul float %conv_1_weights_load_25, %phi_ln23_25

]]></Node>
<StgValue><ssdm name="tmp_2_2_1"/></StgValue>
</operation>

<operation id="1625" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="6">
<![CDATA[
branch12479:3  %conv_1_weights_load_26 = load float* %conv_1_weights_addr_26, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_26"/></StgValue>
</operation>

<operation id="1626" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch0462:0  %phi_ln23_26 = phi float [ %input_2_2_load_26, %branch168 ], [ %input_2_0_load_26, %branch169 ], [ %input_2_1_load_26, %branch170 ], [ %input_3_2_load_26, %branch249 ], [ %input_3_0_load_26, %branch250 ], [ %input_3_1_load_26, %branch251 ], [ %input_0_2_load_26, %branch632 ], [ %input_0_0_load_26, %branch734 ], [ %input_0_1_load_26, %branch836 ], [ %input_1_2_load_26, %branch87279 ], [ %input_1_0_load_26, %branch88281 ], [ %input_1_1_load_26, %branch89283 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_26"/></StgValue>
</operation>

<operation id="1627" st_id="14" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0462:1  %tmp_2_2_2 = fmul float %conv_1_weights_load_26, %phi_ln23_26

]]></Node>
<StgValue><ssdm name="tmp_2_2_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1628" st_id="15" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch104237:2  %w_sum_4 = fadd float %tmp_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>

<operation id="1629" st_id="15" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch20471:1  %tmp_0_2_1 = fmul float %conv_1_weights_load_7, %phi_ln23_7

]]></Node>
<StgValue><ssdm name="tmp_0_2_1"/></StgValue>
</operation>

<operation id="1630" st_id="15" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:1  %tmp_0_2_2 = fmul float %conv_1_weights_load_8, %phi_ln23_8

]]></Node>
<StgValue><ssdm name="tmp_0_2_2"/></StgValue>
</operation>

<operation id="1631" st_id="15" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch100244:2  %w_sum_4_1 = fadd float %tmp_1_44, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4_1"/></StgValue>
</operation>

<operation id="1632" st_id="15" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch16475:1  %tmp_1_2_1 = fmul float %conv_1_weights_load_16, %phi_ln23_16

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="1633" st_id="15" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4458:1  %tmp_1_2_2 = fmul float %conv_1_weights_load_17, %phi_ln23_17

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>

<operation id="1634" st_id="15" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch96251:1  %tmp_2 = fmul float %conv_1_weights_load_18, %phi_ln23_18

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1635" st_id="15" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch84224:1  %tmp_2_0_1 = fmul float %conv_1_weights_load_19, %phi_ln23_19

]]></Node>
<StgValue><ssdm name="tmp_2_0_1"/></StgValue>
</operation>

<operation id="1636" st_id="15" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch72197:1  %tmp_2_0_2 = fmul float %conv_1_weights_load_20, %phi_ln23_20

]]></Node>
<StgValue><ssdm name="tmp_2_0_2"/></StgValue>
</operation>

<operation id="1637" st_id="15" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch60390:1  %tmp_2_1 = fmul float %conv_1_weights_load_21, %phi_ln23_21

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="1638" st_id="15" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch48372:1  %tmp_2_1_1 = fmul float %conv_1_weights_load_22, %phi_ln23_22

]]></Node>
<StgValue><ssdm name="tmp_2_1_1"/></StgValue>
</operation>

<operation id="1639" st_id="15" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch36353:1  %tmp_2_1_2 = fmul float %conv_1_weights_load_23, %phi_ln23_23

]]></Node>
<StgValue><ssdm name="tmp_2_1_2"/></StgValue>
</operation>

<operation id="1640" st_id="15" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch24497:1  %tmp_2_2 = fmul float %conv_1_weights_load_24, %phi_ln23_24

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="1641" st_id="15" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12479:1  %tmp_2_2_1 = fmul float %conv_1_weights_load_25, %phi_ln23_25

]]></Node>
<StgValue><ssdm name="tmp_2_2_1"/></StgValue>
</operation>

<operation id="1642" st_id="15" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0462:1  %tmp_2_2_2 = fmul float %conv_1_weights_load_26, %phi_ln23_26

]]></Node>
<StgValue><ssdm name="tmp_2_2_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1643" st_id="16" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch104237:2  %w_sum_4 = fadd float %tmp_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>

<operation id="1644" st_id="16" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch100244:2  %w_sum_4_1 = fadd float %tmp_1_44, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4_1"/></StgValue>
</operation>

<operation id="1645" st_id="16" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch96251:2  %w_sum_4_2 = fadd float %tmp_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1646" st_id="17" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch104237:2  %w_sum_4 = fadd float %tmp_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>

<operation id="1647" st_id="17" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch100244:2  %w_sum_4_1 = fadd float %tmp_1_44, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4_1"/></StgValue>
</operation>

<operation id="1648" st_id="17" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch96251:2  %w_sum_4_2 = fadd float %tmp_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1649" st_id="18" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch104237:2  %w_sum_4 = fadd float %tmp_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>

<operation id="1650" st_id="18" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch100244:2  %w_sum_4_1 = fadd float %tmp_1_44, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4_1"/></StgValue>
</operation>

<operation id="1651" st_id="18" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch96251:2  %w_sum_4_2 = fadd float %tmp_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1652" st_id="19" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch92210:2  %w_sum_4_0_0_1 = fadd float %w_sum_4, %tmp_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_0_1"/></StgValue>
</operation>

<operation id="1653" st_id="19" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch88217:2  %w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_0_1"/></StgValue>
</operation>

<operation id="1654" st_id="19" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch96251:2  %w_sum_4_2 = fadd float %tmp_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1655" st_id="20" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch92210:2  %w_sum_4_0_0_1 = fadd float %w_sum_4, %tmp_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_0_1"/></StgValue>
</operation>

<operation id="1656" st_id="20" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch88217:2  %w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_0_1"/></StgValue>
</operation>

<operation id="1657" st_id="20" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch84224:2  %w_sum_4_2_0_1 = fadd float %w_sum_4_2, %tmp_2_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_0_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1658" st_id="21" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch92210:2  %w_sum_4_0_0_1 = fadd float %w_sum_4, %tmp_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_0_1"/></StgValue>
</operation>

<operation id="1659" st_id="21" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch88217:2  %w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_0_1"/></StgValue>
</operation>

<operation id="1660" st_id="21" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch84224:2  %w_sum_4_2_0_1 = fadd float %w_sum_4_2, %tmp_2_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_0_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1661" st_id="22" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch92210:2  %w_sum_4_0_0_1 = fadd float %w_sum_4, %tmp_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_0_1"/></StgValue>
</operation>

<operation id="1662" st_id="22" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch88217:2  %w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_0_1"/></StgValue>
</operation>

<operation id="1663" st_id="22" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch84224:2  %w_sum_4_2_0_1 = fadd float %w_sum_4_2, %tmp_2_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_0_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1664" st_id="23" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch80183:2  %w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_0_2"/></StgValue>
</operation>

<operation id="1665" st_id="23" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch76190:2  %w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_0_2"/></StgValue>
</operation>

<operation id="1666" st_id="23" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch84224:2  %w_sum_4_2_0_1 = fadd float %w_sum_4_2, %tmp_2_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_0_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1667" st_id="24" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch80183:2  %w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_0_2"/></StgValue>
</operation>

<operation id="1668" st_id="24" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch76190:2  %w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_0_2"/></StgValue>
</operation>

<operation id="1669" st_id="24" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch72197:2  %w_sum_4_2_0_2 = fadd float %w_sum_4_2_0_1, %tmp_2_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_0_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1670" st_id="25" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch80183:2  %w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_0_2"/></StgValue>
</operation>

<operation id="1671" st_id="25" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch76190:2  %w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_0_2"/></StgValue>
</operation>

<operation id="1672" st_id="25" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch72197:2  %w_sum_4_2_0_2 = fadd float %w_sum_4_2_0_1, %tmp_2_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_0_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1673" st_id="26" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch80183:2  %w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_0_2"/></StgValue>
</operation>

<operation id="1674" st_id="26" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch76190:2  %w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_0_2"/></StgValue>
</operation>

<operation id="1675" st_id="26" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch72197:2  %w_sum_4_2_0_2 = fadd float %w_sum_4_2_0_1, %tmp_2_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_0_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1676" st_id="27" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch68382:2  %w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1"/></StgValue>
</operation>

<operation id="1677" st_id="27" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch64386:2  %w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1"/></StgValue>
</operation>

<operation id="1678" st_id="27" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch72197:2  %w_sum_4_2_0_2 = fadd float %w_sum_4_2_0_1, %tmp_2_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_0_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1679" st_id="28" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch68382:2  %w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1"/></StgValue>
</operation>

<operation id="1680" st_id="28" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch64386:2  %w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1"/></StgValue>
</operation>

<operation id="1681" st_id="28" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch60390:2  %w_sum_4_2_1 = fadd float %w_sum_4_2_0_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1682" st_id="29" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch68382:2  %w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1"/></StgValue>
</operation>

<operation id="1683" st_id="29" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch64386:2  %w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1"/></StgValue>
</operation>

<operation id="1684" st_id="29" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch60390:2  %w_sum_4_2_1 = fadd float %w_sum_4_2_0_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1685" st_id="30" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch68382:2  %w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1"/></StgValue>
</operation>

<operation id="1686" st_id="30" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch64386:2  %w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1"/></StgValue>
</operation>

<operation id="1687" st_id="30" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch60390:2  %w_sum_4_2_1 = fadd float %w_sum_4_2_0_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1688" st_id="31" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch56363:2  %w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1_1"/></StgValue>
</operation>

<operation id="1689" st_id="31" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch52367:2  %w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1_1"/></StgValue>
</operation>

<operation id="1690" st_id="31" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch60390:2  %w_sum_4_2_1 = fadd float %w_sum_4_2_0_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1691" st_id="32" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch56363:2  %w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1_1"/></StgValue>
</operation>

<operation id="1692" st_id="32" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch52367:2  %w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1_1"/></StgValue>
</operation>

<operation id="1693" st_id="32" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch48372:2  %w_sum_4_2_1_1 = fadd float %w_sum_4_2_1, %tmp_2_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_1_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1694" st_id="33" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch56363:2  %w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1_1"/></StgValue>
</operation>

<operation id="1695" st_id="33" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch52367:2  %w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1_1"/></StgValue>
</operation>

<operation id="1696" st_id="33" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch48372:2  %w_sum_4_2_1_1 = fadd float %w_sum_4_2_1, %tmp_2_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_1_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1697" st_id="34" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch56363:2  %w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1_1"/></StgValue>
</operation>

<operation id="1698" st_id="34" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch52367:2  %w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1_1"/></StgValue>
</operation>

<operation id="1699" st_id="34" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch48372:2  %w_sum_4_2_1_1 = fadd float %w_sum_4_2_1, %tmp_2_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_1_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1700" st_id="35" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch44345:2  %w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1_2"/></StgValue>
</operation>

<operation id="1701" st_id="35" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch40349:2  %w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1_2"/></StgValue>
</operation>

<operation id="1702" st_id="35" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch48372:2  %w_sum_4_2_1_1 = fadd float %w_sum_4_2_1, %tmp_2_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_1_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1703" st_id="36" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch44345:2  %w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1_2"/></StgValue>
</operation>

<operation id="1704" st_id="36" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch40349:2  %w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1_2"/></StgValue>
</operation>

<operation id="1705" st_id="36" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch36353:2  %w_sum_4_2_1_2 = fadd float %w_sum_4_2_1_1, %tmp_2_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_1_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1706" st_id="37" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch44345:2  %w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1_2"/></StgValue>
</operation>

<operation id="1707" st_id="37" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch40349:2  %w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1_2"/></StgValue>
</operation>

<operation id="1708" st_id="37" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch36353:2  %w_sum_4_2_1_2 = fadd float %w_sum_4_2_1_1, %tmp_2_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_1_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1709" st_id="38" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch44345:2  %w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1_2"/></StgValue>
</operation>

<operation id="1710" st_id="38" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch40349:2  %w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1_2"/></StgValue>
</operation>

<operation id="1711" st_id="38" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch36353:2  %w_sum_4_2_1_2 = fadd float %w_sum_4_2_1_1, %tmp_2_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_1_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1712" st_id="39" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32489:2  %w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2"/></StgValue>
</operation>

<operation id="1713" st_id="39" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch28493:2  %w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2"/></StgValue>
</operation>

<operation id="1714" st_id="39" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch36353:2  %w_sum_4_2_1_2 = fadd float %w_sum_4_2_1_1, %tmp_2_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_1_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1715" st_id="40" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32489:2  %w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2"/></StgValue>
</operation>

<operation id="1716" st_id="40" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch28493:2  %w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2"/></StgValue>
</operation>

<operation id="1717" st_id="40" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch24497:2  %w_sum_4_2_2 = fadd float %w_sum_4_2_1_2, %tmp_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1718" st_id="41" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32489:2  %w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2"/></StgValue>
</operation>

<operation id="1719" st_id="41" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch28493:2  %w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2"/></StgValue>
</operation>

<operation id="1720" st_id="41" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch24497:2  %w_sum_4_2_2 = fadd float %w_sum_4_2_1_2, %tmp_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1721" st_id="42" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32489:2  %w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2"/></StgValue>
</operation>

<operation id="1722" st_id="42" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch28493:2  %w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2"/></StgValue>
</operation>

<operation id="1723" st_id="42" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch24497:2  %w_sum_4_2_2 = fadd float %w_sum_4_2_1_2, %tmp_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1724" st_id="43" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch20471:2  %w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2_1"/></StgValue>
</operation>

<operation id="1725" st_id="43" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch24497:2  %w_sum_4_2_2 = fadd float %w_sum_4_2_1_2, %tmp_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1726" st_id="44" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch20471:2  %w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2_1"/></StgValue>
</operation>

<operation id="1727" st_id="44" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch16475:2  %w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2_1"/></StgValue>
</operation>

<operation id="1728" st_id="44" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12479:2  %w_sum_4_2_2_1 = fadd float %w_sum_4_2_2, %tmp_2_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_2_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1729" st_id="45" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch20471:2  %w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2_1"/></StgValue>
</operation>

<operation id="1730" st_id="45" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch16475:2  %w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2_1"/></StgValue>
</operation>

<operation id="1731" st_id="45" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12479:2  %w_sum_4_2_2_1 = fadd float %w_sum_4_2_2, %tmp_2_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_2_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1732" st_id="46" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch20471:2  %w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2_1"/></StgValue>
</operation>

<operation id="1733" st_id="46" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch16475:2  %w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2_1"/></StgValue>
</operation>

<operation id="1734" st_id="46" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12479:2  %w_sum_4_2_2_1 = fadd float %w_sum_4_2_2, %tmp_2_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_2_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1735" st_id="47" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch16475:2  %w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2_1"/></StgValue>
</operation>

<operation id="1736" st_id="47" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12479:2  %w_sum_4_2_2_1 = fadd float %w_sum_4_2_2, %tmp_2_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_2_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1737" st_id="48" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:2  %w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2_2"/></StgValue>
</operation>

<operation id="1738" st_id="48" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4458:2  %w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2_2"/></StgValue>
</operation>

<operation id="1739" st_id="48" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0462:2  %w_sum_4_2_2_2 = fadd float %w_sum_4_2_2_1, %tmp_2_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_2_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1740" st_id="49" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:2  %w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2_2"/></StgValue>
</operation>

<operation id="1741" st_id="49" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4458:2  %w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2_2"/></StgValue>
</operation>

<operation id="1742" st_id="49" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0462:2  %w_sum_4_2_2_2 = fadd float %w_sum_4_2_2_1, %tmp_2_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_2_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1743" st_id="50" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:2  %w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2_2"/></StgValue>
</operation>

<operation id="1744" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:3  %conv_1_bias_addr = getelementptr inbounds [6 x float]* @conv_1_bias, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_bias_addr"/></StgValue>
</operation>

<operation id="1745" st_id="50" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:4  %conv_1_bias_load = load float* %conv_1_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_load"/></StgValue>
</operation>

<operation id="1746" st_id="50" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4458:2  %w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2_2"/></StgValue>
</operation>

<operation id="1747" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4458:3  %conv_1_bias_addr_1 = getelementptr inbounds [6 x float]* @conv_1_bias, i64 0, i64 %zext_ln23_7

]]></Node>
<StgValue><ssdm name="conv_1_bias_addr_1"/></StgValue>
</operation>

<operation id="1748" st_id="50" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="3">
<![CDATA[
branch4458:4  %conv_1_bias_load_1 = load float* %conv_1_bias_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_load_1"/></StgValue>
</operation>

<operation id="1749" st_id="50" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0462:2  %w_sum_4_2_2_2 = fadd float %w_sum_4_2_2_1, %tmp_2_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_2_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1750" st_id="51" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:2  %w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2_2"/></StgValue>
</operation>

<operation id="1751" st_id="51" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:4  %conv_1_bias_load = load float* %conv_1_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_load"/></StgValue>
</operation>

<operation id="1752" st_id="51" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4458:2  %w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2_2"/></StgValue>
</operation>

<operation id="1753" st_id="51" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="3">
<![CDATA[
branch4458:4  %conv_1_bias_load_1 = load float* %conv_1_bias_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_load_1"/></StgValue>
</operation>

<operation id="1754" st_id="51" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0462:2  %w_sum_4_2_2_2 = fadd float %w_sum_4_2_2_1, %tmp_2_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_2_2"/></StgValue>
</operation>

<operation id="1755" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0462:3  %conv_1_bias_addr_2 = getelementptr inbounds [6 x float]* @conv_1_bias, i64 0, i64 %zext_ln23_8

]]></Node>
<StgValue><ssdm name="conv_1_bias_addr_2"/></StgValue>
</operation>

<operation id="1756" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="3">
<![CDATA[
branch0462:4  %conv_1_bias_load_2 = load float* %conv_1_bias_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_load_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1757" st_id="52" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:5  %w_sum_s = fadd float %w_sum_4_0_2_2, %conv_1_bias_load

]]></Node>
<StgValue><ssdm name="w_sum_s"/></StgValue>
</operation>

<operation id="1758" st_id="52" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4458:5  %w_sum_1 = fadd float %w_sum_4_1_2_2, %conv_1_bias_load_1

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>

<operation id="1759" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="3">
<![CDATA[
branch0462:4  %conv_1_bias_load_2 = load float* %conv_1_bias_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_load_2"/></StgValue>
</operation>

<operation id="1760" st_id="52" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0462:5  %w_sum_2 = fadd float %w_sum_4_2_2_2, %conv_1_bias_load_2

]]></Node>
<StgValue><ssdm name="w_sum_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1761" st_id="53" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:5  %w_sum_s = fadd float %w_sum_4_0_2_2, %conv_1_bias_load

]]></Node>
<StgValue><ssdm name="w_sum_s"/></StgValue>
</operation>

<operation id="1762" st_id="53" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4458:5  %w_sum_1 = fadd float %w_sum_4_1_2_2, %conv_1_bias_load_1

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>

<operation id="1763" st_id="53" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0462:5  %w_sum_2 = fadd float %w_sum_4_2_2_2, %conv_1_bias_load_2

]]></Node>
<StgValue><ssdm name="w_sum_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1764" st_id="54" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:5  %w_sum_s = fadd float %w_sum_4_0_2_2, %conv_1_bias_load

]]></Node>
<StgValue><ssdm name="w_sum_s"/></StgValue>
</operation>

<operation id="1765" st_id="54" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4458:5  %w_sum_1 = fadd float %w_sum_4_1_2_2, %conv_1_bias_load_1

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>

<operation id="1766" st_id="54" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0462:5  %w_sum_2 = fadd float %w_sum_4_2_2_2, %conv_1_bias_load_2

]]></Node>
<StgValue><ssdm name="w_sum_2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1767" st_id="55" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:5  %w_sum_s = fadd float %w_sum_4_0_2_2, %conv_1_bias_load

]]></Node>
<StgValue><ssdm name="w_sum_s"/></StgValue>
</operation>

<operation id="1768" st_id="55" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:12  %tmp_7 = fcmp ogt float %w_sum_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1769" st_id="55" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4458:5  %w_sum_1 = fadd float %w_sum_4_1_2_2, %conv_1_bias_load_1

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>

<operation id="1770" st_id="55" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4458:12  %tmp_9 = fcmp ogt float %w_sum_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1771" st_id="55" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0462:5  %w_sum_2 = fadd float %w_sum_4_2_2_2, %conv_1_bias_load_2

]]></Node>
<StgValue><ssdm name="w_sum_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1772" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1773" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Filter1_Loop_begin:1  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1352, i64 1352, i64 1352)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="1774" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:5  %zext_ln30 = zext i5 %select_ln30_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="1775" st_id="56" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:6  %mul_ln30 = mul i10 26, %zext_ln30

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>

<operation id="1776" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:46  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1777" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:50  %zext_ln30_3 = zext i5 %select_ln30_10 to i10

]]></Node>
<StgValue><ssdm name="zext_ln30_3"/></StgValue>
</operation>

<operation id="1778" st_id="56" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:51  %add_ln30_1 = add i10 %mul_ln30, %zext_ln30_3

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="1779" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:52  %p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln30_1, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="1780" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:53  %tmp_17 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln30_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1781" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="11">
<![CDATA[
Filter1_Loop_begin:54  %zext_ln30_4 = zext i11 %tmp_17 to i13

]]></Node>
<StgValue><ssdm name="zext_ln30_4"/></StgValue>
</operation>

<operation id="1782" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Filter1_Loop_begin:55  %sub_ln30 = sub i13 %p_shl_cast, %zext_ln30_4

]]></Node>
<StgValue><ssdm name="sub_ln30"/></StgValue>
</operation>

<operation id="1783" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:223  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str230) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="1784" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Filter1_Loop_begin:225  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str331) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="1785" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="13" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:227  %zext_ln23_36 = zext i3 %select_ln30_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_36"/></StgValue>
</operation>

<operation id="1786" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Filter1_Loop_begin:254  %add_ln30_2 = add i13 %sub_ln30, %zext_ln23_36

]]></Node>
<StgValue><ssdm name="add_ln30_2"/></StgValue>
</operation>

<operation id="1787" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="13">
<![CDATA[
Filter1_Loop_begin:255  %zext_ln30_11 = zext i13 %add_ln30_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30_11"/></StgValue>
</operation>

<operation id="1788" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:256  %conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln30_11

]]></Node>
<StgValue><ssdm name="conv_out_addr"/></StgValue>
</operation>

<operation id="1789" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32">
<![CDATA[
Filter1_Loop_end:6  %bitcast_ln29 = bitcast float %w_sum_s to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29"/></StgValue>
</operation>

<operation id="1790" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_end:7  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1791" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="23" op_0_bw="32">
<![CDATA[
Filter1_Loop_end:8  %trunc_ln29 = trunc i32 %bitcast_ln29 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="1792" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_end:9  %icmp_ln29 = icmp ne i8 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="1793" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter1_Loop_end:10  %icmp_ln29_7 = icmp eq i23 %trunc_ln29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_7"/></StgValue>
</operation>

<operation id="1794" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_end:11  %or_ln29 = or i1 %icmp_ln29_7, %icmp_ln29

]]></Node>
<StgValue><ssdm name="or_ln29"/></StgValue>
</operation>

<operation id="1795" st_id="56" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:12  %tmp_7 = fcmp ogt float %w_sum_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1796" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_end:13  %and_ln29 = and i1 %or_ln29, %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln29"/></StgValue>
</operation>

<operation id="1797" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Filter1_Loop_end:14  %select_ln29 = select i1 %and_ln29, float %w_sum_s, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="1798" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
Filter1_Loop_end:15  store float %select_ln29, float* %conv_out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="1799" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter1_Loop_end:16  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str230, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1800" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="13" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:19  %zext_ln23_46 = zext i3 %add_ln14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_46"/></StgValue>
</operation>

<operation id="1801" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Filter1_Loop_end:46  %add_ln30_3 = add i13 %zext_ln23_46, %sub_ln30

]]></Node>
<StgValue><ssdm name="add_ln30_3"/></StgValue>
</operation>

<operation id="1802" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="13">
<![CDATA[
Filter1_Loop_end:47  %zext_ln30_12 = zext i13 %add_ln30_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30_12"/></StgValue>
</operation>

<operation id="1803" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:48  %conv_out_addr_1 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln30_12

]]></Node>
<StgValue><ssdm name="conv_out_addr_1"/></StgValue>
</operation>

<operation id="1804" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32">
<![CDATA[
branch4458:6  %bitcast_ln29_3 = bitcast float %w_sum_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29_3"/></StgValue>
</operation>

<operation id="1805" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch4458:7  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_3, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1806" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="23" op_0_bw="32">
<![CDATA[
branch4458:8  %trunc_ln29_3 = trunc i32 %bitcast_ln29_3 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29_3"/></StgValue>
</operation>

<operation id="1807" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch4458:9  %icmp_ln29_8 = icmp ne i8 %tmp_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29_8"/></StgValue>
</operation>

<operation id="1808" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch4458:10  %icmp_ln29_9 = icmp eq i23 %trunc_ln29_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_9"/></StgValue>
</operation>

<operation id="1809" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch4458:11  %or_ln29_3 = or i1 %icmp_ln29_9, %icmp_ln29_8

]]></Node>
<StgValue><ssdm name="or_ln29_3"/></StgValue>
</operation>

<operation id="1810" st_id="56" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4458:12  %tmp_9 = fcmp ogt float %w_sum_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1811" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch4458:13  %and_ln29_3 = and i1 %or_ln29_3, %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln29_3"/></StgValue>
</operation>

<operation id="1812" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch4458:14  %select_ln29_1 = select i1 %and_ln29_3, float %w_sum_1, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln29_1"/></StgValue>
</operation>

<operation id="1813" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch4458:15  store float %select_ln29_1, float* %conv_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="1814" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="13" op_0_bw="3">
<![CDATA[
branch4458:18  %zext_ln23_56 = zext i3 %add_ln14_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_56"/></StgValue>
</operation>

<operation id="1815" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
branch4458:45  %add_ln30_4 = add i13 %zext_ln23_56, %sub_ln30

]]></Node>
<StgValue><ssdm name="add_ln30_4"/></StgValue>
</operation>

<operation id="1816" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="13">
<![CDATA[
branch4458:46  %zext_ln30_13 = zext i13 %add_ln30_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30_13"/></StgValue>
</operation>

<operation id="1817" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4458:47  %conv_out_addr_2 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln30_13

]]></Node>
<StgValue><ssdm name="conv_out_addr_2"/></StgValue>
</operation>

<operation id="1818" st_id="56" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0462:12  %tmp_11 = fcmp ogt float %w_sum_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1819" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32">
<![CDATA[
branch0462:6  %bitcast_ln29_4 = bitcast float %w_sum_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29_4"/></StgValue>
</operation>

<operation id="1820" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch0462:7  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_4, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1821" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="23" op_0_bw="32">
<![CDATA[
branch0462:8  %trunc_ln29_4 = trunc i32 %bitcast_ln29_4 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29_4"/></StgValue>
</operation>

<operation id="1822" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch0462:9  %icmp_ln29_10 = icmp ne i8 %tmp_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29_10"/></StgValue>
</operation>

<operation id="1823" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch0462:10  %icmp_ln29_11 = icmp eq i23 %trunc_ln29_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_11"/></StgValue>
</operation>

<operation id="1824" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch0462:11  %or_ln29_4 = or i1 %icmp_ln29_11, %icmp_ln29_10

]]></Node>
<StgValue><ssdm name="or_ln29_4"/></StgValue>
</operation>

<operation id="1825" st_id="57" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0462:12  %tmp_11 = fcmp ogt float %w_sum_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1826" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch0462:13  %and_ln29_4 = and i1 %or_ln29_4, %tmp_11

]]></Node>
<StgValue><ssdm name="and_ln29_4"/></StgValue>
</operation>

<operation id="1827" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0462:14  %select_ln29_2 = select i1 %and_ln29_4, float %w_sum_2, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln29_2"/></StgValue>
</operation>

<operation id="1828" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch0462:15  store float %select_ln29_2, float* %conv_out_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="1829" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="0" op_0_bw="0">
<![CDATA[
branch0462:19  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1830" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
