/* Copyright Statement:
*
* This software/firmware and related documentation ("MediaTek Software") are
* protected under relevant copyright laws. The information contained herein
* is confidential and proprietary to MediaTek Inc. and/or its licensors.
* Without the prior written permission of MediaTek inc. and/or its licensors,
* any reproduction, modification, use or disclosure of MediaTek Software,
* and information contained herein, in whole or in part, shall be strictly prohibited.
*/
/* MediaTek Inc. (C) 2021. All rights reserved.
*
* BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
* THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
* RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
* AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
* NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
* SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
* SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
* THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
* THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
* CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
* SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
* STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
* CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
* AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
* OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
* MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
*/

/*
 * @file    srclken_rc.c
 * @brief   Driver for clock buffer control
 */

#ifndef _SRC_COORDINATOR_H_
#define _SRC_COORDINATOR_H_

/* TODO: mark this after driver is ready */
#define SRC_COORDINATOR_BRINGUP
#define SRC_COORDINATOR_SUPPORT			0
#define SRC_COORDINATOR_DCXO_HW			0

#define SRC_COORDINATOR_BASE			(0x1C00D000)
#define SRC_CRD_BASE(ofs)			(SRC_COORDINATOR_BASE + ofs)

#define SRC_CRD_SW_REQ				SRC_CRD_BASE(0x200)
#define SRC_CRD_SW_REQ_ACK			SRC_CRD_BASE(0x204)
#define SRC_CRD_REQ_SEL_I0			SRC_CRD_BASE(0x208)
#define SRC_CRD_REQ_SEL_I1			SRC_CRD_BASE(0x20c)
#define SRC_CRD_REQ_SEL_I2			SRC_CRD_BASE(0x210)
#define SRC_CRD_REQ_SEL_I3			SRC_CRD_BASE(0x214)
#define SRC_CRD_REQ_SEL_I4			SRC_CRD_BASE(0x218)
#define SRC_CRD_REQ_SEL_I5			SRC_CRD_BASE(0x21c)
#define SRC_CRD_VOLT_REQ_ACK_I0			SRC_CRD_BASE(0x220)
#define SRC_CRD_VOLT_REQ_ACK_I1			SRC_CRD_BASE(0x224)
#define SRC_CRD_VOLT_REQ_ACK_I2			SRC_CRD_BASE(0x228)
#define SRC_CRD_VOLT_REQ_ACK_I3			SRC_CRD_BASE(0x22c)
#define SRC_CRD_VOLT_REQ_ACK_I4			SRC_CRD_BASE(0x230)
#define SRC_CRD_CLK_REQ_ACK_I5			SRC_CRD_BASE(0x234)
#define SRC_CRD_PMIF_HWINF_SETTING_I0		SRC_CRD_BASE(0x238)
#define SRC_CRD_PMIF_HWINF_SETTING_I1		SRC_CRD_BASE(0x23c)
#define SRC_CRD_PMIF_HWINF_SETTING_I2		SRC_CRD_BASE(0x240)
#define SRC_CRD_PMIF_HWINF_SETTING_I3		SRC_CRD_BASE(0x244)
#define SRC_CRD_PMIF_HWINF_SETTING_I4		SRC_CRD_BASE(0x248)
#define SRC_CRD_PMIF_HWINF_SETTING_I5		SRC_CRD_BASE(0x24c)
#define SRC_CRD_TURN_ON_SETTLE_TIME_I0		SRC_CRD_BASE(0x250)
#define SRC_CRD_TURN_ON_SETTLE_TIME_I1		SRC_CRD_BASE(0x254)
#define SRC_CRD_TURN_ON_SETTLE_TIME_I2		SRC_CRD_BASE(0x258)
#define SRC_CRD_TURN_ON_SETTLE_TIME_I3		SRC_CRD_BASE(0x25c)
#define SRC_CRD_TURN_ON_SETTLE_TIME_I4		SRC_CRD_BASE(0x260)
#define SRC_CRD_TURN_ON_SETTLE_TIME_I5		SRC_CRD_BASE(0x264)
#define SRC_CRD_TURN_OFF_SETTLE_TIME_I0		SRC_CRD_BASE(0x268)
#define SRC_CRD_TURN_OFF_SETTLE_TIME_I1		SRC_CRD_BASE(0x26c)
#define SRC_CRD_TURN_OFF_SETTLE_TIME_I2		SRC_CRD_BASE(0x270)
#define SRC_CRD_TURN_OFF_SETTLE_TIME_I3		SRC_CRD_BASE(0x274)
#define SRC_CRD_TURN_OFF_SETTLE_TIME_I4		SRC_CRD_BASE(0x278)
#define SRC_CRD_TURN_OFF_SETTLE_TIME_I5		SRC_CRD_BASE(0x27c)
#define SRC_CRD_DCXO_PHASE_SHIFT_SETTLING_TIME	SRC_CRD_BASE(0x280)
#define SRC_CRD_VCORE_SETTLING_TIME		SRC_CRD_BASE(0x284)
#define SRC_CRD_PMIF_SETTING			SRC_CRD_BASE(0x288)
#define SRC_CRD_SW_RST				SRC_CRD_BASE(0x28c)
#define SRC_CRD_SW_CG_EN			SRC_CRD_BASE(0x290)
#define SRC_CRD_REQ_MASK_I0			SRC_CRD_BASE(0x294)
#define SRC_CRD_REQ_MASK_I1			SRC_CRD_BASE(0x298)
#define SRC_CRD_REQ_MASK_I2			SRC_CRD_BASE(0x29c)
#define SRC_CRD_REQ_MASK_I3			SRC_CRD_BASE(0x2a0)
#define SRC_CRD_REQ_MASK_I4			SRC_CRD_BASE(0x2a4)
#define SRC_CRD_REQ_MASK_I5			SRC_CRD_BASE(0x2a8)
#define SRC_CRD_SRCLKEN_RC_EMULATION_MODE	SRC_CRD_BASE(0x2ac)
#define SRC_CRD_OUTPUT_CHANNEL_SEL		SRC_CRD_BASE(0x2b0)
#define SRC_CRD_INIT_NO_REQ_CMD_SETTING		SRC_CRD_BASE(0x2b4)
#define SRC_CRD_REQ_MAPPING_0			SRC_CRD_BASE(0x2b8)
#define SRC_CRD_REQ_MAPPING_1			SRC_CRD_BASE(0x2bc)
#define SRC_CRD_REQ_MAPPING_2			SRC_CRD_BASE(0x2c0)
#define SRC_CRD_REQ_MAPPING_3			SRC_CRD_BASE(0x2c4)
#define SRC_CRD_REQ_MAPPING_4			SRC_CRD_BASE(0x2c8)
#define SRC_CRD_REQ_MAPPING_5			SRC_CRD_BASE(0x2cc)
#define SRC_CRD_CMD_TABLE_I0_M0			SRC_CRD_BASE(0x300)
#define SRC_CRD_CMD_TABLE_I0_M1			SRC_CRD_BASE(0x304)
#define SRC_CRD_CMD_TABLE_I0_M2			SRC_CRD_BASE(0x308)
#define SRC_CRD_CMD_TABLE_I0_M3			SRC_CRD_BASE(0x30c)
#define SRC_CRD_CMD_TABLE_I0_M4			SRC_CRD_BASE(0x310)
#define SRC_CRD_CMD_TABLE_I0_M5			SRC_CRD_BASE(0x314)
#define SRC_CRD_CMD_TABLE_I0_M6			SRC_CRD_BASE(0x318)
#define SRC_CRD_CMD_TABLE_I0_M7			SRC_CRD_BASE(0x31c)
#define SRC_CRD_CMD_TABLE_I0_M8			SRC_CRD_BASE(0x320)
#define SRC_CRD_CMD_TABLE_I0_M9			SRC_CRD_BASE(0x324)
#define SRC_CRD_CMD_TABLE_I0_M10		SRC_CRD_BASE(0x328)
#define SRC_CRD_CMD_TABLE_I0_M11		SRC_CRD_BASE(0x32c)
#define SRC_CRD_CMD_TABLE_I0_M12		SRC_CRD_BASE(0x330)
#define SRC_CRD_CMD_TABLE_I0_M13		SRC_CRD_BASE(0x334)
#define SRC_CRD_CMD_TABLE_I0_M14		SRC_CRD_BASE(0x338)
#define SRC_CRD_CMD_TABLE_I0_M15		SRC_CRD_BASE(0x33c)
#define SRC_CRD_CMD_TABLE_I0_M16		SRC_CRD_BASE(0x340)
#define SRC_CRD_CMD_TABLE_I0_M17		SRC_CRD_BASE(0x344)
#define SRC_CRD_CMD_TABLE_I0_M18		SRC_CRD_BASE(0x348)
#define SRC_CRD_CMD_TABLE_I0_M19		SRC_CRD_BASE(0x34c)
#define SRC_CRD_CMD_TABLE_I0_M20		SRC_CRD_BASE(0x350)
#define SRC_CRD_CMD_TABLE_I0_M21		SRC_CRD_BASE(0x354)
#define SRC_CRD_CMD_TABLE_I0_M22		SRC_CRD_BASE(0x358)
#define SRC_CRD_CMD_TABLE_I0_M23		SRC_CRD_BASE(0x35c)
#define SRC_CRD_CMD_TABLE_I0_M24		SRC_CRD_BASE(0x360)
#define SRC_CRD_CMD_TABLE_I0_M25		SRC_CRD_BASE(0x364)
#define SRC_CRD_CMD_TABLE_I0_M26		SRC_CRD_BASE(0x368)
#define SRC_CRD_CMD_TABLE_I0_M27		SRC_CRD_BASE(0x36c)
#define SRC_CRD_CMD_TABLE_I0_M28		SRC_CRD_BASE(0x370)
#define SRC_CRD_CMD_TABLE_I0_M29		SRC_CRD_BASE(0x374)
#define SRC_CRD_CMD_TABLE_I0_M30		SRC_CRD_BASE(0x378)
#define SRC_CRD_CMD_TABLE_I0_M31		SRC_CRD_BASE(0x37c)
#define SRC_CRD_CMD_TABLE_I1_M0			SRC_CRD_BASE(0x380)
#define SRC_CRD_CMD_TABLE_I1_M1			SRC_CRD_BASE(0x384)
#define SRC_CRD_CMD_TABLE_I1_M2			SRC_CRD_BASE(0x388)
#define SRC_CRD_CMD_TABLE_I1_M3			SRC_CRD_BASE(0x38c)
#define SRC_CRD_CMD_TABLE_I1_M4			SRC_CRD_BASE(0x390)
#define SRC_CRD_CMD_TABLE_I1_M5			SRC_CRD_BASE(0x394)
#define SRC_CRD_CMD_TABLE_I1_M6			SRC_CRD_BASE(0x398)
#define SRC_CRD_CMD_TABLE_I1_M7			SRC_CRD_BASE(0x39c)
#define SRC_CRD_CMD_TABLE_I1_M8			SRC_CRD_BASE(0x3a0)
#define SRC_CRD_CMD_TABLE_I1_M9			SRC_CRD_BASE(0x3a4)
#define SRC_CRD_CMD_TABLE_I1_M10		SRC_CRD_BASE(0x3a8)
#define SRC_CRD_CMD_TABLE_I1_M11		SRC_CRD_BASE(0x3ac)
#define SRC_CRD_CMD_TABLE_I1_M12		SRC_CRD_BASE(0x3b0)
#define SRC_CRD_CMD_TABLE_I1_M13		SRC_CRD_BASE(0x3b4)
#define SRC_CRD_CMD_TABLE_I1_M14		SRC_CRD_BASE(0x3b8)
#define SRC_CRD_CMD_TABLE_I1_M15		SRC_CRD_BASE(0x3bc)
#define SRC_CRD_CMD_TABLE_I1_M16		SRC_CRD_BASE(0x3c0)
#define SRC_CRD_CMD_TABLE_I1_M17		SRC_CRD_BASE(0x3c4)
#define SRC_CRD_CMD_TABLE_I1_M18		SRC_CRD_BASE(0x3c8)
#define SRC_CRD_CMD_TABLE_I1_M19		SRC_CRD_BASE(0x3cc)
#define SRC_CRD_CMD_TABLE_I1_M20		SRC_CRD_BASE(0x3d0)
#define SRC_CRD_CMD_TABLE_I1_M21		SRC_CRD_BASE(0x3d4)
#define SRC_CRD_CMD_TABLE_I1_M22		SRC_CRD_BASE(0x3d8)
#define SRC_CRD_CMD_TABLE_I1_M23		SRC_CRD_BASE(0x3dc)
#define SRC_CRD_CMD_TABLE_I1_M24		SRC_CRD_BASE(0x3e0)
#define SRC_CRD_CMD_TABLE_I1_M25		SRC_CRD_BASE(0x3e4)
#define SRC_CRD_CMD_TABLE_I1_M26		SRC_CRD_BASE(0x3e8)
#define SRC_CRD_CMD_TABLE_I1_M27		SRC_CRD_BASE(0x3ec)
#define SRC_CRD_CMD_TABLE_I1_M28		SRC_CRD_BASE(0x3f0)
#define SRC_CRD_CMD_TABLE_I1_M29		SRC_CRD_BASE(0x3f4)
#define SRC_CRD_CMD_TABLE_I1_M30		SRC_CRD_BASE(0x3f8)
#define SRC_CRD_CMD_TABLE_I1_M31		SRC_CRD_BASE(0x3fc)
#define SRC_CRD_CMD_TABLE_I2_M0			SRC_CRD_BASE(0x400)
#define SRC_CRD_CMD_TABLE_I2_M1			SRC_CRD_BASE(0x404)
#define SRC_CRD_CMD_TABLE_I2_M2			SRC_CRD_BASE(0x408)
#define SRC_CRD_CMD_TABLE_I2_M3			SRC_CRD_BASE(0x40c)
#define SRC_CRD_CMD_TABLE_I2_M4			SRC_CRD_BASE(0x410)
#define SRC_CRD_CMD_TABLE_I2_M5			SRC_CRD_BASE(0x414)
#define SRC_CRD_CMD_TABLE_I2_M6			SRC_CRD_BASE(0x418)
#define SRC_CRD_CMD_TABLE_I2_M7			SRC_CRD_BASE(0x41c)
#define SRC_CRD_CMD_TABLE_I2_M8			SRC_CRD_BASE(0x420)
#define SRC_CRD_CMD_TABLE_I2_M9			SRC_CRD_BASE(0x424)
#define SRC_CRD_CMD_TABLE_I2_M10		SRC_CRD_BASE(0x428)
#define SRC_CRD_CMD_TABLE_I2_M11		SRC_CRD_BASE(0x42c)
#define SRC_CRD_CMD_TABLE_I2_M12		SRC_CRD_BASE(0x430)
#define SRC_CRD_CMD_TABLE_I2_M13		SRC_CRD_BASE(0x434)
#define SRC_CRD_CMD_TABLE_I2_M14		SRC_CRD_BASE(0x438)
#define SRC_CRD_CMD_TABLE_I2_M15		SRC_CRD_BASE(0x43c)
#define SRC_CRD_CMD_TABLE_I2_M16		SRC_CRD_BASE(0x440)
#define SRC_CRD_CMD_TABLE_I2_M17		SRC_CRD_BASE(0x444)
#define SRC_CRD_CMD_TABLE_I2_M18		SRC_CRD_BASE(0x448)
#define SRC_CRD_CMD_TABLE_I2_M19		SRC_CRD_BASE(0x44c)
#define SRC_CRD_CMD_TABLE_I2_M20		SRC_CRD_BASE(0x450)
#define SRC_CRD_CMD_TABLE_I2_M21		SRC_CRD_BASE(0x454)
#define SRC_CRD_CMD_TABLE_I2_M22		SRC_CRD_BASE(0x458)
#define SRC_CRD_CMD_TABLE_I2_M23		SRC_CRD_BASE(0x45c)
#define SRC_CRD_CMD_TABLE_I2_M24		SRC_CRD_BASE(0x460)
#define SRC_CRD_CMD_TABLE_I2_M25		SRC_CRD_BASE(0x464)
#define SRC_CRD_CMD_TABLE_I2_M26		SRC_CRD_BASE(0x468)
#define SRC_CRD_CMD_TABLE_I2_M27		SRC_CRD_BASE(0x46c)
#define SRC_CRD_CMD_TABLE_I2_M28		SRC_CRD_BASE(0x470)
#define SRC_CRD_CMD_TABLE_I2_M29		SRC_CRD_BASE(0x474)
#define SRC_CRD_CMD_TABLE_I2_M30		SRC_CRD_BASE(0x478)
#define SRC_CRD_CMD_TABLE_I2_M31		SRC_CRD_BASE(0x47c)
#define SRC_CRD_CMD_TABLE_I3_M0			SRC_CRD_BASE(0x480)
#define SRC_CRD_CMD_TABLE_I3_M1			SRC_CRD_BASE(0x484)
#define SRC_CRD_CMD_TABLE_I3_M2			SRC_CRD_BASE(0x488)
#define SRC_CRD_CMD_TABLE_I3_M3			SRC_CRD_BASE(0x48c)
#define SRC_CRD_CMD_TABLE_I3_M4			SRC_CRD_BASE(0x490)
#define SRC_CRD_CMD_TABLE_I3_M5			SRC_CRD_BASE(0x494)
#define SRC_CRD_CMD_TABLE_I3_M6			SRC_CRD_BASE(0x498)
#define SRC_CRD_CMD_TABLE_I3_M7			SRC_CRD_BASE(0x49c)
#define SRC_CRD_CMD_TABLE_I3_M8			SRC_CRD_BASE(0x4a0)
#define SRC_CRD_CMD_TABLE_I3_M9			SRC_CRD_BASE(0x4a4)
#define SRC_CRD_CMD_TABLE_I3_M10		SRC_CRD_BASE(0x4a8)
#define SRC_CRD_CMD_TABLE_I3_M11		SRC_CRD_BASE(0x4ac)
#define SRC_CRD_CMD_TABLE_I3_M12		SRC_CRD_BASE(0x4b0)
#define SRC_CRD_CMD_TABLE_I3_M13		SRC_CRD_BASE(0x4b4)
#define SRC_CRD_CMD_TABLE_I3_M14		SRC_CRD_BASE(0x4b8)
#define SRC_CRD_CMD_TABLE_I3_M15		SRC_CRD_BASE(0x4bc)
#define SRC_CRD_CMD_TABLE_I3_M16		SRC_CRD_BASE(0x4c0)
#define SRC_CRD_CMD_TABLE_I3_M17		SRC_CRD_BASE(0x4c4)
#define SRC_CRD_CMD_TABLE_I3_M18		SRC_CRD_BASE(0x4c8)
#define SRC_CRD_CMD_TABLE_I3_M19		SRC_CRD_BASE(0x4cc)
#define SRC_CRD_CMD_TABLE_I3_M20		SRC_CRD_BASE(0x4d0)
#define SRC_CRD_CMD_TABLE_I3_M21		SRC_CRD_BASE(0x4d4)
#define SRC_CRD_CMD_TABLE_I3_M22		SRC_CRD_BASE(0x4d8)
#define SRC_CRD_CMD_TABLE_I3_M23		SRC_CRD_BASE(0x4dc)
#define SRC_CRD_CMD_TABLE_I3_M24		SRC_CRD_BASE(0x4e0)
#define SRC_CRD_CMD_TABLE_I3_M25		SRC_CRD_BASE(0x4e4)
#define SRC_CRD_CMD_TABLE_I3_M26		SRC_CRD_BASE(0x4e8)
#define SRC_CRD_CMD_TABLE_I3_M27		SRC_CRD_BASE(0x4ec)
#define SRC_CRD_CMD_TABLE_I3_M28		SRC_CRD_BASE(0x4f0)
#define SRC_CRD_CMD_TABLE_I3_M29		SRC_CRD_BASE(0x4f4)
#define SRC_CRD_CMD_TABLE_I3_M30		SRC_CRD_BASE(0x4f8)
#define SRC_CRD_CMD_TABLE_I3_M31		SRC_CRD_BASE(0x4fc)
#define SRC_CRD_CMD_TABLE_I4_M0			SRC_CRD_BASE(0x500)
#define SRC_CRD_CMD_TABLE_I4_M1			SRC_CRD_BASE(0x504)
#define SRC_CRD_CMD_TABLE_I4_M2			SRC_CRD_BASE(0x508)
#define SRC_CRD_CMD_TABLE_I4_M3			SRC_CRD_BASE(0x50c)
#define SRC_CRD_CMD_TABLE_I4_M4			SRC_CRD_BASE(0x510)
#define SRC_CRD_CMD_TABLE_I4_M5			SRC_CRD_BASE(0x514)
#define SRC_CRD_CMD_TABLE_I4_M6			SRC_CRD_BASE(0x518)
#define SRC_CRD_CMD_TABLE_I4_M7			SRC_CRD_BASE(0x51c)
#define SRC_CRD_CMD_TABLE_I4_M8			SRC_CRD_BASE(0x520)
#define SRC_CRD_CMD_TABLE_I4_M9			SRC_CRD_BASE(0x524)
#define SRC_CRD_CMD_TABLE_I4_M10		SRC_CRD_BASE(0x528)
#define SRC_CRD_CMD_TABLE_I4_M11		SRC_CRD_BASE(0x52c)
#define SRC_CRD_CMD_TABLE_I4_M12		SRC_CRD_BASE(0x530)
#define SRC_CRD_CMD_TABLE_I4_M13		SRC_CRD_BASE(0x534)
#define SRC_CRD_CMD_TABLE_I4_M14		SRC_CRD_BASE(0x538)
#define SRC_CRD_CMD_TABLE_I4_M15		SRC_CRD_BASE(0x53c)
#define SRC_CRD_CMD_TABLE_I4_M16		SRC_CRD_BASE(0x540)
#define SRC_CRD_CMD_TABLE_I4_M17		SRC_CRD_BASE(0x544)
#define SRC_CRD_CMD_TABLE_I4_M18		SRC_CRD_BASE(0x548)
#define SRC_CRD_CMD_TABLE_I4_M19		SRC_CRD_BASE(0x54c)
#define SRC_CRD_CMD_TABLE_I4_M20		SRC_CRD_BASE(0x550)
#define SRC_CRD_CMD_TABLE_I4_M21		SRC_CRD_BASE(0x554)
#define SRC_CRD_CMD_TABLE_I4_M22		SRC_CRD_BASE(0x558)
#define SRC_CRD_CMD_TABLE_I4_M23		SRC_CRD_BASE(0x55c)
#define SRC_CRD_CMD_TABLE_I4_M24		SRC_CRD_BASE(0x560)
#define SRC_CRD_CMD_TABLE_I4_M25		SRC_CRD_BASE(0x564)
#define SRC_CRD_CMD_TABLE_I4_M26		SRC_CRD_BASE(0x568)
#define SRC_CRD_CMD_TABLE_I4_M27		SRC_CRD_BASE(0x56c)
#define SRC_CRD_CMD_TABLE_I4_M28		SRC_CRD_BASE(0x570)
#define SRC_CRD_CMD_TABLE_I4_M29		SRC_CRD_BASE(0x574)
#define SRC_CRD_CMD_TABLE_I4_M30		SRC_CRD_BASE(0x578)
#define SRC_CRD_CMD_TABLE_I4_M31		SRC_CRD_BASE(0x57c)
#define SRC_CRD_CMD_TABLE_I5_M0			SRC_CRD_BASE(0x580)
#define SRC_CRD_CMD_TABLE_I5_M1			SRC_CRD_BASE(0x584)
#define SRC_CRD_CMD_TABLE_I5_M2			SRC_CRD_BASE(0x588)
#define SRC_CRD_CMD_TABLE_I5_M3			SRC_CRD_BASE(0x58c)
#define SRC_CRD_CMD_TABLE_I5_M4			SRC_CRD_BASE(0x590)
#define SRC_CRD_CMD_TABLE_I5_M5			SRC_CRD_BASE(0x594)
#define SRC_CRD_CMD_TABLE_I5_M6			SRC_CRD_BASE(0x598)
#define SRC_CRD_CMD_TABLE_I5_M7			SRC_CRD_BASE(0x59c)
#define SRC_CRD_CMD_TABLE_I5_M8			SRC_CRD_BASE(0x5a0)
#define SRC_CRD_CMD_TABLE_I5_M9			SRC_CRD_BASE(0x5a4)
#define SRC_CRD_CMD_TABLE_I5_M10		SRC_CRD_BASE(0x5a8)
#define SRC_CRD_CMD_TABLE_I5_M11		SRC_CRD_BASE(0x5ac)
#define SRC_CRD_CMD_TABLE_I5_M12		SRC_CRD_BASE(0x5b0)
#define SRC_CRD_CMD_TABLE_I5_M13		SRC_CRD_BASE(0x5b4)
#define SRC_CRD_CMD_TABLE_I5_M14		SRC_CRD_BASE(0x5b8)
#define SRC_CRD_CMD_TABLE_I5_M15		SRC_CRD_BASE(0x5bc)
#define SRC_CRD_CMD_TABLE_I5_M16		SRC_CRD_BASE(0x5c0)
#define SRC_CRD_CMD_TABLE_I5_M17		SRC_CRD_BASE(0x5c4)
#define SRC_CRD_CMD_TABLE_I5_M18		SRC_CRD_BASE(0x5c8)
#define SRC_CRD_CMD_TABLE_I5_M19		SRC_CRD_BASE(0x5cc)
#define SRC_CRD_CMD_TABLE_I5_M20		SRC_CRD_BASE(0x5d0)
#define SRC_CRD_CMD_TABLE_I5_M21		SRC_CRD_BASE(0x5d4)
#define SRC_CRD_CMD_TABLE_I5_M22		SRC_CRD_BASE(0x5d8)
#define SRC_CRD_CMD_TABLE_I5_M23		SRC_CRD_BASE(0x5dc)
#define SRC_CRD_CMD_TABLE_I5_M24		SRC_CRD_BASE(0x5e0)
#define SRC_CRD_CMD_TABLE_I5_M25		SRC_CRD_BASE(0x5e4)
#define SRC_CRD_CMD_TABLE_I5_M26		SRC_CRD_BASE(0x5e8)
#define SRC_CRD_CMD_TABLE_I5_M27		SRC_CRD_BASE(0x5ec)
#define SRC_CRD_CMD_TABLE_I5_M28		SRC_CRD_BASE(0x5f0)
#define SRC_CRD_CMD_TABLE_I5_M29		SRC_CRD_BASE(0x5f4)
#define SRC_CRD_CMD_TABLE_I5_M30		SRC_CRD_BASE(0x5f8)
#define SRC_CRD_CMD_TABLE_I5_M31		SRC_CRD_BASE(0x5fc)
#define SRC_CRD_ADDR_CMD_TRACE_0		SRC_CRD_BASE(0x600)
#define SRC_CRD_ADDR_CMD_TRACE_1		SRC_CRD_BASE(0x604)
#define SRC_CRD_ADDR_CMD_TRACE_2		SRC_CRD_BASE(0x608)
#define SRC_CRD_ADDR_CMD_TRACE_3		SRC_CRD_BASE(0x60c)
#define SRC_CRD_ADDR_CMD_TRACE_4		SRC_CRD_BASE(0x610)
#define SRC_CRD_ADDR_CMD_TRACE_5		SRC_CRD_BASE(0x614)
#define SRC_CRD_ADDR_CMD_TRACE_6		SRC_CRD_BASE(0x618)
#define SRC_CRD_ADDR_CMD_TRACE_7		SRC_CRD_BASE(0x61c)
#define SRC_CRD_PMIF_HWINF_TRACE_0		SRC_CRD_BASE(0x620)
#define SRC_CRD_PMIF_HWINF_TRACE_1		SRC_CRD_BASE(0x624)
#define SRC_CRD_PMIF_HWINF_TRACE_2		SRC_CRD_BASE(0x628)
#define SRC_CRD_PMIF_HWINF_TRACE_3		SRC_CRD_BASE(0x62c)
#define SRC_CRD_PMIF_HWINF_TRACE_4		SRC_CRD_BASE(0x630)
#define SRC_CRD_PMIF_HWINF_TRACE_5		SRC_CRD_BASE(0x634)
#define SRC_CRD_PMIF_HWINF_TRACE_6		SRC_CRD_BASE(0x638)
#define SRC_CRD_PMIF_HWINF_TRACE_7		SRC_CRD_BASE(0x63c)
#define SRC_CRD_SYS_TIMER_TRACE_0_HIGH		SRC_CRD_BASE(0x640)
#define SRC_CRD_SYS_TIMER_TRACE_0_LOW		SRC_CRD_BASE(0x644)
#define SRC_CRD_SYS_TIMER_TRACE_1_HIGH		SRC_CRD_BASE(0x648)
#define SRC_CRD_SYS_TIMER_TRACE_1_LOW		SRC_CRD_BASE(0x64c)
#define SRC_CRD_SYS_TIMER_TRACE_2_HIGH		SRC_CRD_BASE(0x650)
#define SRC_CRD_SYS_TIMER_TRACE_2_LOW		SRC_CRD_BASE(0x654)
#define SRC_CRD_SYS_TIMER_TRACE_3_HIGH		SRC_CRD_BASE(0x658)
#define SRC_CRD_SYS_TIMER_TRACE_3_LOW		SRC_CRD_BASE(0x65c)
#define SRC_CRD_SYS_TIMER_TRACE_4_HIGH		SRC_CRD_BASE(0x660)
#define SRC_CRD_SYS_TIMER_TRACE_4_LOW		SRC_CRD_BASE(0x664)
#define SRC_CRD_SYS_TIMER_TRACE_5_HIGH		SRC_CRD_BASE(0x668)
#define SRC_CRD_SYS_TIMER_TRACE_5_LOW		SRC_CRD_BASE(0x66c)
#define SRC_CRD_SYS_TIMER_TRACE_6_HIGH		SRC_CRD_BASE(0x670)
#define SRC_CRD_SYS_TIMER_TRACE_6_LOW		SRC_CRD_BASE(0x674)
#define SRC_CRD_SYS_TIMER_TRACE_7_HIGH		SRC_CRD_BASE(0x678)
#define SRC_CRD_SYS_TIMER_TRACE_7_LOW		SRC_CRD_BASE(0x67c)

/* Register_SRC_COORDINATOR*/
#define SW_REQ_ADDR				(SRC_CRD_SW_REQ)
#define SW_REQ_MASK				(0xffffffff)
#define SW_REQ_SHIFT				(0)
#define SW_REQ_ACK_ADDR				(SRC_CRD_SW_REQ_ACK)
#define SW_REQ_ACK_MASK				(0xffffffff)
#define SW_REQ_ACK_SHIFT			(0)
#define REQ_SEL_I0_ADDR				(SRC_CRD_REQ_SEL_I0)
#define REQ_SEL_I0_MASK				(0xffffffff)
#define REQ_SEL_I0_SHIFT			(0)
#define REQ_SEL_I1_ADDR				(SRC_CRD_REQ_SEL_I1)
#define REQ_SEL_I1_MASK				(0xffffffff)
#define REQ_SEL_I1_SHIFT			(0)
#define REQ_SEL_I2_ADDR				(SRC_CRD_REQ_SEL_I2)
#define REQ_SEL_I2_MASK				(0xffffffff)
#define REQ_SEL_I2_SHIFT			(0)
#define REQ_SEL_I3_ADDR				(SRC_CRD_REQ_SEL_I3)
#define REQ_SEL_I3_MASK				(0xffffffff)
#define REQ_SEL_I3_SHIFT			(0)
#define REQ_SEL_I4_ADDR				(SRC_CRD_REQ_SEL_I4)
#define REQ_SEL_I4_MASK				(0xffffffff)
#define REQ_SEL_I4_SHIFT			(0)
#define REQ_SEL_I5_ADDR				(SRC_CRD_REQ_SEL_I5)
#define REQ_SEL_I5_MASK				(0xffffffff)
#define REQ_SEL_I5_SHIFT			(0)
#define VOLT_REQ_ACK_I0_ADDR			(SRC_CRD_VOLT_REQ_ACK_I0)
#define VOLT_REQ_ACK_I0_MASK			(0xffffffff)
#define VOLT_REQ_ACK_I0_SHIFT			(0)
#define VOLT_REQ_ACK_I1_ADDR			(SRC_CRD_VOLT_REQ_ACK_I1)
#define VOLT_REQ_ACK_I1_MASK			(0xffffffff)
#define VOLT_REQ_ACK_I1_SHIFT			(0)
#define VOLT_REQ_ACK_I2_ADDR			(SRC_CRD_VOLT_REQ_ACK_I2)
#define VOLT_REQ_ACK_I2_MASK			(0xffffffff)
#define VOLT_REQ_ACK_I2_SHIFT			(0)
#define VOLT_REQ_ACK_I3_ADDR			(SRC_CRD_VOLT_REQ_ACK_I3)
#define VOLT_REQ_ACK_I3_MASK			(0xffffffff)
#define VOLT_REQ_ACK_I3_SHIFT			(0)
#define VOLT_REQ_ACK_I4_ADDR			(SRC_CRD_VOLT_REQ_ACK_I4)
#define VOLT_REQ_ACK_I4_MASK			(0xffffffff)
#define VOLT_REQ_ACK_I4_SHIFT			(0)
#define CLK_REQ_ACK_I5_ADDR			(SRC_CRD_CLK_REQ_ACK_I5)
#define CLK_REQ_ACK_I5_MASK			(0xffffffff)
#define CLK_REQ_ACK_I5_SHIFT			(0)
#define PMIF_HWINF_SETTING_I0_ADDR		(SRC_CRD_PMIF_HWINF_SETTING_I0)
#define PMIF_HWINF_SETTING_I0_MASK		(0xffffffff)
#define PMIF_HWINF_SETTING_I0_SHIFT		(0)
#define PMIF_HWINF_SETTING_I1_ADDR		(SRC_CRD_PMIF_HWINF_SETTING_I1)
#define PMIF_HWINF_SETTING_I1_MASK		(0xffffffff)
#define PMIF_HWINF_SETTING_I1_SHIFT		(0)
#define PMIF_HWINF_SETTING_I2_ADDR		(SRC_CRD_PMIF_HWINF_SETTING_I2)
#define PMIF_HWINF_SETTING_I2_MASK		(0xffffffff)
#define PMIF_HWINF_SETTING_I2_SHIFT		(0)
#define PMIF_HWINF_SETTING_I3_ADDR		(SRC_CRD_PMIF_HWINF_SETTING_I3)
#define PMIF_HWINF_SETTING_I3_MASK		(0xffffffff)
#define PMIF_HWINF_SETTING_I3_SHIFT		(0)
#define PMIF_HWINF_SETTING_I4_ADDR		(SRC_CRD_PMIF_HWINF_SETTING_I4)
#define PMIF_HWINF_SETTING_I4_MASK		(0xffffffff)
#define PMIF_HWINF_SETTING_I4_SHIFT		(0)
#define PMIF_HWINF_SETTING_I5_ADDR		(SRC_CRD_PMIF_HWINF_SETTING_I5)
#define PMIF_HWINF_SETTING_I5_MASK		(0xffffffff)
#define PMIF_HWINF_SETTING_I5_SHIFT		(0)
#define TURN_ON_SETTLE_TIME_I0_ADDR		(SRC_CRD_TURN_ON_SETTLE_TIME_I0)
#define TURN_ON_SETTLE_TIME_I0_MASK		(0xffffffff)
#define TURN_ON_SETTLE_TIME_I0_SHIFT		(0)
#define TURN_ON_SETTLE_TIME_I1_ADDR		(SRC_CRD_TURN_ON_SETTLE_TIME_I1)
#define TURN_ON_SETTLE_TIME_I1_MASK		(0xffffffff)
#define TURN_ON_SETTLE_TIME_I1_SHIFT		(0)
#define TURN_ON_SETTLE_TIME_I2_ADDR		(SRC_CRD_TURN_ON_SETTLE_TIME_I2)
#define TURN_ON_SETTLE_TIME_I2_MASK		(0xffffffff)
#define TURN_ON_SETTLE_TIME_I2_SHIFT		(0)
#define TURN_ON_SETTLE_TIME_I3_ADDR		(SRC_CRD_TURN_ON_SETTLE_TIME_I3)
#define TURN_ON_SETTLE_TIME_I3_MASK		(0xffffffff)
#define TURN_ON_SETTLE_TIME_I3_SHIFT		(0)
#define TURN_ON_SETTLE_TIME_I4_ADDR		(SRC_CRD_TURN_ON_SETTLE_TIME_I4)
#define TURN_ON_SETTLE_TIME_I4_MASK		(0xffffffff)
#define TURN_ON_SETTLE_TIME_I4_SHIFT		(0)
#define TURN_ON_SETTLE_TIME_I5_ADDR		(SRC_CRD_TURN_ON_SETTLE_TIME_I5)
#define TURN_ON_SETTLE_TIME_I5_MASK		(0xffffffff)
#define TURN_ON_SETTLE_TIME_I5_SHIFT		(0)
#define TURN_OFF_SETTLE_TIME_I0_ADDR		(SRC_CRD_TURN_OFF_SETTLE_TIME_I0)
#define TURN_OFF_SETTLE_TIME_I0_MASK		(0xffffffff)
#define TURN_OFF_SETTLE_TIME_I0_SHIFT		(0)
#define TURN_OFF_SETTLE_TIME_I1_ADDR		(SRC_CRD_TURN_OFF_SETTLE_TIME_I1)
#define TURN_OFF_SETTLE_TIME_I1_MASK		(0xffffffff)
#define TURN_OFF_SETTLE_TIME_I1_SHIFT		(0)
#define TURN_OFF_SETTLE_TIME_I2_ADDR		(SRC_CRD_TURN_OFF_SETTLE_TIME_I2)
#define TURN_OFF_SETTLE_TIME_I2_MASK		(0xffffffff)
#define TURN_OFF_SETTLE_TIME_I2_SHIFT		(0)
#define TURN_OFF_SETTLE_TIME_I3_ADDR		(SRC_CRD_TURN_OFF_SETTLE_TIME_I3)
#define TURN_OFF_SETTLE_TIME_I3_MASK		(0xffffffff)
#define TURN_OFF_SETTLE_TIME_I3_SHIFT		(0)
#define TURN_OFF_SETTLE_TIME_I4_ADDR		(SRC_CRD_TURN_OFF_SETTLE_TIME_I4)
#define TURN_OFF_SETTLE_TIME_I4_MASK		(0xffffffff)
#define TURN_OFF_SETTLE_TIME_I4_SHIFT		(0)
#define TURN_OFF_SETTLE_TIME_I5_ADDR		(SRC_CRD_TURN_OFF_SETTLE_TIME_I5)
#define TURN_OFF_SETTLE_TIME_I5_MASK		(0xffffffff)
#define TURN_OFF_SETTLE_TIME_I5_SHIFT		(0)
#define DCXO_PHASE_SHIFT_SETTLING_TIME_ADDR	(SRC_CRD_DCXO_PHASE_SHIFT_SETTLING_TIME)
#define DCXO_PHASE_SHIFT_SETTLING_TIME_MASK	(0xffffffff)
#define DCXO_PHASE_SHIFT_SETTLING_TIME_SHIFT	(0)
#define VCORE_SETTLING_TIME_ADDR		(SRC_CRD_VCORE_SETTLING_TIME)
#define VCORE_SETTLING_TIME_MASK		(0xffffffff)
#define VCORE_SETTLING_TIME_SHIFT		(0)
#define PMIF_SETTING_ADDR			(SRC_CRD_PMIF_SETTING)
#define PMIF_SETTING_MASK			(0xffffffff)
#define PMIF_SETTING_SHIFT			(0)
#define SW_RST_ADDR				(SRC_CRD_SW_RST)
#define SW_RST_MASK				(0x1)
#define SW_RST_SHIFT				(0)
#define SW_CG_EN_ADDR				(SRC_CRD_SW_CG_EN)
#define SW_CG_EN_MASK				(0x1)
#define SW_CG_EN_SHIFT				(0)
#define REQ_MASK_I0_ADDR			(SRC_CRD_REQ_MASK_I0)
#define REQ_MASK_I0_MASK			(0xffffffff)
#define REQ_MASK_I0_SHIFT			(0)
#define REQ_MASK_I1_ADDR			(SRC_CRD_REQ_MASK_I1)
#define REQ_MASK_I1_MASK			(0xffffffff)
#define REQ_MASK_I1_SHIFT			(0)
#define REQ_MASK_I2_ADDR			(SRC_CRD_REQ_MASK_I2)
#define REQ_MASK_I2_MASK			(0xffffffff)
#define REQ_MASK_I2_SHIFT			(0)
#define REQ_MASK_I3_ADDR			(SRC_CRD_REQ_MASK_I3)
#define REQ_MASK_I3_MASK			(0xffffffff)
#define REQ_MASK_I3_SHIFT			(0)
#define REQ_MASK_I4_ADDR			(SRC_CRD_REQ_MASK_I4)
#define REQ_MASK_I4_MASK			(0xffffffff)
#define REQ_MASK_I4_SHIFT			(0)
#define REQ_MASK_I5_ADDR			(SRC_CRD_REQ_MASK_I5)
#define REQ_MASK_I5_MASK			(0xffffffff)
#define REQ_MASK_I5_SHIFT			(0)
#define SRCLKEN_RC_EMULATION_MODE_ADDR		(SRC_CRD_SRCLKEN_RC_EMULATION_MODE)
#define SRCLKEN_RC_EMULATION_MODE_MASK		(0x1)
#define SRCLKEN_RC_EMULATION_MODE_SHIFT		(0)
#define OUTPUT_CHANNEL_SEL_ADDR			(SRC_CRD_OUTPUT_CHANNEL_SEL)
#define OUTPUT_CHANNEL_SEL_MASK			(0xffffffff)
#define OUTPUT_CHANNEL_SEL_SHIFT		(0)
#define INIT_NO_REQ_CMD_SETTING_ADDR		(SRC_CRD_INIT_NO_REQ_CMD_SETTING)
#define INIT_NO_REQ_CMD_SETTING_MASK		(0x3f)
#define INIT_NO_REQ_CMD_SETTING_SHIFT		(0)
#define REQ_MAPPING_0_ADDR			(SRC_CRD_REQ_MAPPING_0)
#define REQ_MAPPING_0_MASK			(0xffffffff)
#define REQ_MAPPING_0_SHIFT			(0)
#define REQ_MAPPING_1_ADDR			(SRC_CRD_REQ_MAPPING_1)
#define REQ_MAPPING_1_MASK			(0xffffffff)
#define REQ_MAPPING_1_SHIFT			(0)
#define REQ_MAPPING_2_ADDR			(SRC_CRD_REQ_MAPPING_2)
#define REQ_MAPPING_2_MASK			(0xffffffff)
#define REQ_MAPPING_2_SHIFT			(0)
#define REQ_MAPPING_3_ADDR			(SRC_CRD_REQ_MAPPING_3)
#define REQ_MAPPING_3_MASK			(0xffffffff)
#define REQ_MAPPING_3_SHIFT			(0)
#define REQ_MAPPING_4_ADDR			(SRC_CRD_REQ_MAPPING_4)
#define REQ_MAPPING_4_MASK			(0xffffffff)
#define REQ_MAPPING_4_SHIFT			(0)
#define REQ_MAPPING_5_ADDR			(SRC_CRD_REQ_MAPPING_5)
#define REQ_MAPPING_5_MASK			(0xffffffff)
#define REQ_MAPPING_5_SHIFT			(0)
/* Register_CMD_TABLE*/
#define CMD_TABLE_I0_M0_ADDR			(SRC_CRD_CMD_TABLE_I0_M0)
#define CMD_TABLE_I0_M0_MASK			(0xffffffff)
#define CMD_TABLE_I0_M0_SHIFT			(0)
#define CMD_TABLE_I0_M1_ADDR			(SRC_CRD_CMD_TABLE_I0_M1)
#define CMD_TABLE_I0_M1_MASK			(0xffffffff)
#define CMD_TABLE_I0_M1_SHIFT			(0)
#define CMD_TABLE_I0_M2_ADDR			(SRC_CRD_CMD_TABLE_I0_M2)
#define CMD_TABLE_I0_M2_MASK			(0xffffffff)
#define CMD_TABLE_I0_M2_SHIFT			(0)
#define CMD_TABLE_I0_M3_ADDR			(SRC_CRD_CMD_TABLE_I0_M3)
#define CMD_TABLE_I0_M3_MASK			(0xffffffff)
#define CMD_TABLE_I0_M3_SHIFT			(0)
#define CMD_TABLE_I0_M4_ADDR			(SRC_CRD_CMD_TABLE_I0_M4)
#define CMD_TABLE_I0_M4_MASK			(0xffffffff)
#define CMD_TABLE_I0_M4_SHIFT			(0)
#define CMD_TABLE_I0_M5_ADDR			(SRC_CRD_CMD_TABLE_I0_M5)
#define CMD_TABLE_I0_M5_MASK			(0xffffffff)
#define CMD_TABLE_I0_M5_SHIFT			(0)
#define CMD_TABLE_I0_M6_ADDR			(SRC_CRD_CMD_TABLE_I0_M6)
#define CMD_TABLE_I0_M6_MASK			(0xffffffff)
#define CMD_TABLE_I0_M6_SHIFT			(0)
#define CMD_TABLE_I0_M7_ADDR			(SRC_CRD_CMD_TABLE_I0_M7)
#define CMD_TABLE_I0_M7_MASK			(0xffffffff)
#define CMD_TABLE_I0_M7_SHIFT			(0)
#define CMD_TABLE_I0_M8_ADDR			(SRC_CRD_CMD_TABLE_I0_M8)
#define CMD_TABLE_I0_M8_MASK			(0xffffffff)
#define CMD_TABLE_I0_M8_SHIFT			(0)
#define CMD_TABLE_I0_M9_ADDR			(SRC_CRD_CMD_TABLE_I0_M9)
#define CMD_TABLE_I0_M9_MASK			(0xffffffff)
#define CMD_TABLE_I0_M9_SHIFT			(0)
#define CMD_TABLE_I0_M10_ADDR			(SRC_CRD_CMD_TABLE_I0_M10)
#define CMD_TABLE_I0_M10_MASK			(0xffffffff)
#define CMD_TABLE_I0_M10_SHIFT			(0)
#define CMD_TABLE_I0_M11_ADDR			(SRC_CRD_CMD_TABLE_I0_M11)
#define CMD_TABLE_I0_M11_MASK			(0xffffffff)
#define CMD_TABLE_I0_M11_SHIFT			(0)
#define CMD_TABLE_I0_M12_ADDR			(SRC_CRD_CMD_TABLE_I0_M12)
#define CMD_TABLE_I0_M12_MASK			(0xffffffff)
#define CMD_TABLE_I0_M12_SHIFT			(0)
#define CMD_TABLE_I0_M13_ADDR			(SRC_CRD_CMD_TABLE_I0_M13)
#define CMD_TABLE_I0_M13_MASK			(0xffffffff)
#define CMD_TABLE_I0_M13_SHIFT			(0)
#define CMD_TABLE_I0_M14_ADDR			(SRC_CRD_CMD_TABLE_I0_M14)
#define CMD_TABLE_I0_M14_MASK			(0xffffffff)
#define CMD_TABLE_I0_M14_SHIFT			(0)
#define CMD_TABLE_I0_M15_ADDR			(SRC_CRD_CMD_TABLE_I0_M15)
#define CMD_TABLE_I0_M15_MASK			(0xffffffff)
#define CMD_TABLE_I0_M15_SHIFT			(0)
#define CMD_TABLE_I0_M16_ADDR			(SRC_CRD_CMD_TABLE_I0_M16)
#define CMD_TABLE_I0_M16_MASK			(0xffffffff)
#define CMD_TABLE_I0_M16_SHIFT			(0)
#define CMD_TABLE_I0_M17_ADDR			(SRC_CRD_CMD_TABLE_I0_M17)
#define CMD_TABLE_I0_M17_MASK			(0xffffffff)
#define CMD_TABLE_I0_M17_SHIFT			(0)
#define CMD_TABLE_I0_M18_ADDR			(SRC_CRD_CMD_TABLE_I0_M18)
#define CMD_TABLE_I0_M18_MASK			(0xffffffff)
#define CMD_TABLE_I0_M18_SHIFT			(0)
#define CMD_TABLE_I0_M19_ADDR			(SRC_CRD_CMD_TABLE_I0_M19)
#define CMD_TABLE_I0_M19_MASK			(0xffffffff)
#define CMD_TABLE_I0_M19_SHIFT			(0)
#define CMD_TABLE_I0_M20_ADDR			(SRC_CRD_CMD_TABLE_I0_M20)
#define CMD_TABLE_I0_M20_MASK			(0xffffffff)
#define CMD_TABLE_I0_M20_SHIFT			(0)
#define CMD_TABLE_I0_M21_ADDR			(SRC_CRD_CMD_TABLE_I0_M21)
#define CMD_TABLE_I0_M21_MASK			(0xffffffff)
#define CMD_TABLE_I0_M21_SHIFT			(0)
#define CMD_TABLE_I0_M22_ADDR			(SRC_CRD_CMD_TABLE_I0_M22)
#define CMD_TABLE_I0_M22_MASK			(0xffffffff)
#define CMD_TABLE_I0_M22_SHIFT			(0)
#define CMD_TABLE_I0_M23_ADDR			(SRC_CRD_CMD_TABLE_I0_M23)
#define CMD_TABLE_I0_M23_MASK			(0xffffffff)
#define CMD_TABLE_I0_M23_SHIFT			(0)
#define CMD_TABLE_I0_M24_ADDR			(SRC_CRD_CMD_TABLE_I0_M24)
#define CMD_TABLE_I0_M24_MASK			(0xffffffff)
#define CMD_TABLE_I0_M24_SHIFT			(0)
#define CMD_TABLE_I0_M25_ADDR			(SRC_CRD_CMD_TABLE_I0_M25)
#define CMD_TABLE_I0_M25_MASK			(0xffffffff)
#define CMD_TABLE_I0_M25_SHIFT			(0)
#define CMD_TABLE_I0_M26_ADDR			(SRC_CRD_CMD_TABLE_I0_M26)
#define CMD_TABLE_I0_M26_MASK			(0xffffffff)
#define CMD_TABLE_I0_M26_SHIFT			(0)
#define CMD_TABLE_I0_M27_ADDR			(SRC_CRD_CMD_TABLE_I0_M27)
#define CMD_TABLE_I0_M27_MASK			(0xffffffff)
#define CMD_TABLE_I0_M27_SHIFT			(0)
#define CMD_TABLE_I0_M28_ADDR			(SRC_CRD_CMD_TABLE_I0_M28)
#define CMD_TABLE_I0_M28_MASK			(0xffffffff)
#define CMD_TABLE_I0_M28_SHIFT			(0)
#define CMD_TABLE_I0_M29_ADDR			(SRC_CRD_CMD_TABLE_I0_M29)
#define CMD_TABLE_I0_M29_MASK			(0xffffffff)
#define CMD_TABLE_I0_M29_SHIFT			(0)
#define CMD_TABLE_I0_M30_ADDR			(SRC_CRD_CMD_TABLE_I0_M30)
#define CMD_TABLE_I0_M30_MASK			(0xffffffff)
#define CMD_TABLE_I0_M30_SHIFT			(0)
#define CMD_TABLE_I0_M31_ADDR			(SRC_CRD_CMD_TABLE_I0_M31)
#define CMD_TABLE_I0_M31_MASK			(0xffffffff)
#define CMD_TABLE_I0_M31_SHIFT			(0)
#define CMD_TABLE_I1_M0_ADDR			(SRC_CRD_CMD_TABLE_I1_M0)
#define CMD_TABLE_I1_M0_MASK			(0xffffffff)
#define CMD_TABLE_I1_M0_SHIFT			(0)
#define CMD_TABLE_I1_M1_ADDR			(SRC_CRD_CMD_TABLE_I1_M1)
#define CMD_TABLE_I1_M1_MASK			(0xffffffff)
#define CMD_TABLE_I1_M1_SHIFT			(0)
#define CMD_TABLE_I1_M2_ADDR			(SRC_CRD_CMD_TABLE_I1_M2)
#define CMD_TABLE_I1_M2_MASK			(0xffffffff)
#define CMD_TABLE_I1_M2_SHIFT			(0)
#define CMD_TABLE_I1_M3_ADDR			(SRC_CRD_CMD_TABLE_I1_M3)
#define CMD_TABLE_I1_M3_MASK			(0xffffffff)
#define CMD_TABLE_I1_M3_SHIFT			(0)
#define CMD_TABLE_I1_M4_ADDR			(SRC_CRD_CMD_TABLE_I1_M4)
#define CMD_TABLE_I1_M4_MASK			(0xffffffff)
#define CMD_TABLE_I1_M4_SHIFT			(0)
#define CMD_TABLE_I1_M5_ADDR			(SRC_CRD_CMD_TABLE_I1_M5)
#define CMD_TABLE_I1_M5_MASK			(0xffffffff)
#define CMD_TABLE_I1_M5_SHIFT			(0)
#define CMD_TABLE_I1_M6_ADDR			(SRC_CRD_CMD_TABLE_I1_M6)
#define CMD_TABLE_I1_M6_MASK			(0xffffffff)
#define CMD_TABLE_I1_M6_SHIFT			(0)
#define CMD_TABLE_I1_M7_ADDR			(SRC_CRD_CMD_TABLE_I1_M7)
#define CMD_TABLE_I1_M7_MASK			(0xffffffff)
#define CMD_TABLE_I1_M7_SHIFT			(0)
#define CMD_TABLE_I1_M8_ADDR			(SRC_CRD_CMD_TABLE_I1_M8)
#define CMD_TABLE_I1_M8_MASK			(0xffffffff)
#define CMD_TABLE_I1_M8_SHIFT			(0)
#define CMD_TABLE_I1_M9_ADDR			(SRC_CRD_CMD_TABLE_I1_M9)
#define CMD_TABLE_I1_M9_MASK			(0xffffffff)
#define CMD_TABLE_I1_M9_SHIFT			(0)
#define CMD_TABLE_I1_M10_ADDR			(SRC_CRD_CMD_TABLE_I1_M10)
#define CMD_TABLE_I1_M10_MASK			(0xffffffff)
#define CMD_TABLE_I1_M10_SHIFT			(0)
#define CMD_TABLE_I1_M11_ADDR			(SRC_CRD_CMD_TABLE_I1_M11)
#define CMD_TABLE_I1_M11_MASK			(0xffffffff)
#define CMD_TABLE_I1_M11_SHIFT			(0)
#define CMD_TABLE_I1_M12_ADDR			(SRC_CRD_CMD_TABLE_I1_M12)
#define CMD_TABLE_I1_M12_MASK			(0xffffffff)
#define CMD_TABLE_I1_M12_SHIFT			(0)
#define CMD_TABLE_I1_M13_ADDR			(SRC_CRD_CMD_TABLE_I1_M13)
#define CMD_TABLE_I1_M13_MASK			(0xffffffff)
#define CMD_TABLE_I1_M13_SHIFT			(0)
#define CMD_TABLE_I1_M14_ADDR			(SRC_CRD_CMD_TABLE_I1_M14)
#define CMD_TABLE_I1_M14_MASK			(0xffffffff)
#define CMD_TABLE_I1_M14_SHIFT			(0)
#define CMD_TABLE_I1_M15_ADDR			(SRC_CRD_CMD_TABLE_I1_M15)
#define CMD_TABLE_I1_M15_MASK			(0xffffffff)
#define CMD_TABLE_I1_M15_SHIFT			(0)
#define CMD_TABLE_I1_M16_ADDR			(SRC_CRD_CMD_TABLE_I1_M16)
#define CMD_TABLE_I1_M16_MASK			(0xffffffff)
#define CMD_TABLE_I1_M16_SHIFT			(0)
#define CMD_TABLE_I1_M17_ADDR			(SRC_CRD_CMD_TABLE_I1_M17)
#define CMD_TABLE_I1_M17_MASK			(0xffffffff)
#define CMD_TABLE_I1_M17_SHIFT			(0)
#define CMD_TABLE_I1_M18_ADDR			(SRC_CRD_CMD_TABLE_I1_M18)
#define CMD_TABLE_I1_M18_MASK			(0xffffffff)
#define CMD_TABLE_I1_M18_SHIFT			(0)
#define CMD_TABLE_I1_M19_ADDR			(SRC_CRD_CMD_TABLE_I1_M19)
#define CMD_TABLE_I1_M19_MASK			(0xffffffff)
#define CMD_TABLE_I1_M19_SHIFT			(0)
#define CMD_TABLE_I1_M20_ADDR			(SRC_CRD_CMD_TABLE_I1_M20)
#define CMD_TABLE_I1_M20_MASK			(0xffffffff)
#define CMD_TABLE_I1_M20_SHIFT			(0)
#define CMD_TABLE_I1_M21_ADDR			(SRC_CRD_CMD_TABLE_I1_M21)
#define CMD_TABLE_I1_M21_MASK			(0xffffffff)
#define CMD_TABLE_I1_M21_SHIFT			(0)
#define CMD_TABLE_I1_M22_ADDR			(SRC_CRD_CMD_TABLE_I1_M22)
#define CMD_TABLE_I1_M22_MASK			(0xffffffff)
#define CMD_TABLE_I1_M22_SHIFT			(0)
#define CMD_TABLE_I1_M23_ADDR			(SRC_CRD_CMD_TABLE_I1_M23)
#define CMD_TABLE_I1_M23_MASK			(0xffffffff)
#define CMD_TABLE_I1_M23_SHIFT			(0)
#define CMD_TABLE_I1_M24_ADDR			(SRC_CRD_CMD_TABLE_I1_M24)
#define CMD_TABLE_I1_M24_MASK			(0xffffffff)
#define CMD_TABLE_I1_M24_SHIFT			(0)
#define CMD_TABLE_I1_M25_ADDR			(SRC_CRD_CMD_TABLE_I1_M25)
#define CMD_TABLE_I1_M25_MASK			(0xffffffff)
#define CMD_TABLE_I1_M25_SHIFT			(0)
#define CMD_TABLE_I1_M26_ADDR			(SRC_CRD_CMD_TABLE_I1_M26)
#define CMD_TABLE_I1_M26_MASK			(0xffffffff)
#define CMD_TABLE_I1_M26_SHIFT			(0)
#define CMD_TABLE_I1_M27_ADDR			(SRC_CRD_CMD_TABLE_I1_M27)
#define CMD_TABLE_I1_M27_MASK			(0xffffffff)
#define CMD_TABLE_I1_M27_SHIFT			(0)
#define CMD_TABLE_I1_M28_ADDR			(SRC_CRD_CMD_TABLE_I1_M28)
#define CMD_TABLE_I1_M28_MASK			(0xffffffff)
#define CMD_TABLE_I1_M28_SHIFT			(0)
#define CMD_TABLE_I1_M29_ADDR			(SRC_CRD_CMD_TABLE_I1_M29)
#define CMD_TABLE_I1_M29_MASK			(0xffffffff)
#define CMD_TABLE_I1_M29_SHIFT			(0)
#define CMD_TABLE_I1_M30_ADDR			(SRC_CRD_CMD_TABLE_I1_M30)
#define CMD_TABLE_I1_M30_MASK			(0xffffffff)
#define CMD_TABLE_I1_M30_SHIFT			(0)
#define CMD_TABLE_I1_M31_ADDR			(SRC_CRD_CMD_TABLE_I1_M31)
#define CMD_TABLE_I1_M31_MASK			(0xffffffff)
#define CMD_TABLE_I1_M31_SHIFT			(0)
#define CMD_TABLE_I2_M0_ADDR			(SRC_CRD_CMD_TABLE_I2_M0)
#define CMD_TABLE_I2_M0_MASK			(0xffffffff)
#define CMD_TABLE_I2_M0_SHIFT			(0)
#define CMD_TABLE_I2_M1_ADDR			(SRC_CRD_CMD_TABLE_I2_M1)
#define CMD_TABLE_I2_M1_MASK			(0xffffffff)
#define CMD_TABLE_I2_M1_SHIFT			(0)
#define CMD_TABLE_I2_M2_ADDR			(SRC_CRD_CMD_TABLE_I2_M2)
#define CMD_TABLE_I2_M2_MASK			(0xffffffff)
#define CMD_TABLE_I2_M2_SHIFT			(0)
#define CMD_TABLE_I2_M3_ADDR			(SRC_CRD_CMD_TABLE_I2_M3)
#define CMD_TABLE_I2_M3_MASK			(0xffffffff)
#define CMD_TABLE_I2_M3_SHIFT			(0)
#define CMD_TABLE_I2_M4_ADDR			(SRC_CRD_CMD_TABLE_I2_M4)
#define CMD_TABLE_I2_M4_MASK			(0xffffffff)
#define CMD_TABLE_I2_M4_SHIFT			(0)
#define CMD_TABLE_I2_M5_ADDR			(SRC_CRD_CMD_TABLE_I2_M5)
#define CMD_TABLE_I2_M5_MASK			(0xffffffff)
#define CMD_TABLE_I2_M5_SHIFT			(0)
#define CMD_TABLE_I2_M6_ADDR			(SRC_CRD_CMD_TABLE_I2_M6)
#define CMD_TABLE_I2_M6_MASK			(0xffffffff)
#define CMD_TABLE_I2_M6_SHIFT			(0)
#define CMD_TABLE_I2_M7_ADDR			(SRC_CRD_CMD_TABLE_I2_M7)
#define CMD_TABLE_I2_M7_MASK			(0xffffffff)
#define CMD_TABLE_I2_M7_SHIFT			(0)
#define CMD_TABLE_I2_M8_ADDR			(SRC_CRD_CMD_TABLE_I2_M8)
#define CMD_TABLE_I2_M8_MASK			(0xffffffff)
#define CMD_TABLE_I2_M8_SHIFT			(0)
#define CMD_TABLE_I2_M9_ADDR			(SRC_CRD_CMD_TABLE_I2_M9)
#define CMD_TABLE_I2_M9_MASK			(0xffffffff)
#define CMD_TABLE_I2_M9_SHIFT			(0)
#define CMD_TABLE_I2_M10_ADDR			(SRC_CRD_CMD_TABLE_I2_M10)
#define CMD_TABLE_I2_M10_MASK			(0xffffffff)
#define CMD_TABLE_I2_M10_SHIFT			(0)
#define CMD_TABLE_I2_M11_ADDR			(SRC_CRD_CMD_TABLE_I2_M11)
#define CMD_TABLE_I2_M11_MASK			(0xffffffff)
#define CMD_TABLE_I2_M11_SHIFT			(0)
#define CMD_TABLE_I2_M12_ADDR			(SRC_CRD_CMD_TABLE_I2_M12)
#define CMD_TABLE_I2_M12_MASK			(0xffffffff)
#define CMD_TABLE_I2_M12_SHIFT			(0)
#define CMD_TABLE_I2_M13_ADDR			(SRC_CRD_CMD_TABLE_I2_M13)
#define CMD_TABLE_I2_M13_MASK			(0xffffffff)
#define CMD_TABLE_I2_M13_SHIFT			(0)
#define CMD_TABLE_I2_M14_ADDR			(SRC_CRD_CMD_TABLE_I2_M14)
#define CMD_TABLE_I2_M14_MASK			(0xffffffff)
#define CMD_TABLE_I2_M14_SHIFT			(0)
#define CMD_TABLE_I2_M15_ADDR			(SRC_CRD_CMD_TABLE_I2_M15)
#define CMD_TABLE_I2_M15_MASK			(0xffffffff)
#define CMD_TABLE_I2_M15_SHIFT			(0)
#define CMD_TABLE_I2_M16_ADDR			(SRC_CRD_CMD_TABLE_I2_M16)
#define CMD_TABLE_I2_M16_MASK			(0xffffffff)
#define CMD_TABLE_I2_M16_SHIFT			(0)
#define CMD_TABLE_I2_M17_ADDR			(SRC_CRD_CMD_TABLE_I2_M17)
#define CMD_TABLE_I2_M17_MASK			(0xffffffff)
#define CMD_TABLE_I2_M17_SHIFT			(0)
#define CMD_TABLE_I2_M18_ADDR			(SRC_CRD_CMD_TABLE_I2_M18)
#define CMD_TABLE_I2_M18_MASK			(0xffffffff)
#define CMD_TABLE_I2_M18_SHIFT			(0)
#define CMD_TABLE_I2_M19_ADDR			(SRC_CRD_CMD_TABLE_I2_M19)
#define CMD_TABLE_I2_M19_MASK			(0xffffffff)
#define CMD_TABLE_I2_M19_SHIFT			(0)
#define CMD_TABLE_I2_M20_ADDR			(SRC_CRD_CMD_TABLE_I2_M20)
#define CMD_TABLE_I2_M20_MASK			(0xffffffff)
#define CMD_TABLE_I2_M20_SHIFT			(0)
#define CMD_TABLE_I2_M21_ADDR			(SRC_CRD_CMD_TABLE_I2_M21)
#define CMD_TABLE_I2_M21_MASK			(0xffffffff)
#define CMD_TABLE_I2_M21_SHIFT			(0)
#define CMD_TABLE_I2_M22_ADDR			(SRC_CRD_CMD_TABLE_I2_M22)
#define CMD_TABLE_I2_M22_MASK			(0xffffffff)
#define CMD_TABLE_I2_M22_SHIFT			(0)
#define CMD_TABLE_I2_M23_ADDR			(SRC_CRD_CMD_TABLE_I2_M23)
#define CMD_TABLE_I2_M23_MASK			(0xffffffff)
#define CMD_TABLE_I2_M23_SHIFT			(0)
#define CMD_TABLE_I2_M24_ADDR			(SRC_CRD_CMD_TABLE_I2_M24)
#define CMD_TABLE_I2_M24_MASK			(0xffffffff)
#define CMD_TABLE_I2_M24_SHIFT			(0)
#define CMD_TABLE_I2_M25_ADDR			(SRC_CRD_CMD_TABLE_I2_M25)
#define CMD_TABLE_I2_M25_MASK			(0xffffffff)
#define CMD_TABLE_I2_M25_SHIFT			(0)
#define CMD_TABLE_I2_M26_ADDR			(SRC_CRD_CMD_TABLE_I2_M26)
#define CMD_TABLE_I2_M26_MASK			(0xffffffff)
#define CMD_TABLE_I2_M26_SHIFT			(0)
#define CMD_TABLE_I2_M27_ADDR			(SRC_CRD_CMD_TABLE_I2_M27)
#define CMD_TABLE_I2_M27_MASK			(0xffffffff)
#define CMD_TABLE_I2_M27_SHIFT			(0)
#define CMD_TABLE_I2_M28_ADDR			(SRC_CRD_CMD_TABLE_I2_M28)
#define CMD_TABLE_I2_M28_MASK			(0xffffffff)
#define CMD_TABLE_I2_M28_SHIFT			(0)
#define CMD_TABLE_I2_M29_ADDR			(SRC_CRD_CMD_TABLE_I2_M29)
#define CMD_TABLE_I2_M29_MASK			(0xffffffff)
#define CMD_TABLE_I2_M29_SHIFT			(0)
#define CMD_TABLE_I2_M30_ADDR			(SRC_CRD_CMD_TABLE_I2_M30)
#define CMD_TABLE_I2_M30_MASK			(0xffffffff)
#define CMD_TABLE_I2_M30_SHIFT			(0)
#define CMD_TABLE_I2_M31_ADDR			(SRC_CRD_CMD_TABLE_I2_M31)
#define CMD_TABLE_I2_M31_MASK			(0xffffffff)
#define CMD_TABLE_I2_M31_SHIFT			(0)
#define CMD_TABLE_I3_M0_ADDR			(SRC_CRD_CMD_TABLE_I3_M0)
#define CMD_TABLE_I3_M0_MASK			(0xffffffff)
#define CMD_TABLE_I3_M0_SHIFT			(0)
#define CMD_TABLE_I3_M1_ADDR			(SRC_CRD_CMD_TABLE_I3_M1)
#define CMD_TABLE_I3_M1_MASK			(0xffffffff)
#define CMD_TABLE_I3_M1_SHIFT			(0)
#define CMD_TABLE_I3_M2_ADDR			(SRC_CRD_CMD_TABLE_I3_M2)
#define CMD_TABLE_I3_M2_MASK			(0xffffffff)
#define CMD_TABLE_I3_M2_SHIFT			(0)
#define CMD_TABLE_I3_M3_ADDR			(SRC_CRD_CMD_TABLE_I3_M3)
#define CMD_TABLE_I3_M3_MASK			(0xffffffff)
#define CMD_TABLE_I3_M3_SHIFT			(0)
#define CMD_TABLE_I3_M4_ADDR			(SRC_CRD_CMD_TABLE_I3_M4)
#define CMD_TABLE_I3_M4_MASK			(0xffffffff)
#define CMD_TABLE_I3_M4_SHIFT			(0)
#define CMD_TABLE_I3_M5_ADDR			(SRC_CRD_CMD_TABLE_I3_M5)
#define CMD_TABLE_I3_M5_MASK			(0xffffffff)
#define CMD_TABLE_I3_M5_SHIFT			(0)
#define CMD_TABLE_I3_M6_ADDR			(SRC_CRD_CMD_TABLE_I3_M6)
#define CMD_TABLE_I3_M6_MASK			(0xffffffff)
#define CMD_TABLE_I3_M6_SHIFT			(0)
#define CMD_TABLE_I3_M7_ADDR			(SRC_CRD_CMD_TABLE_I3_M7)
#define CMD_TABLE_I3_M7_MASK			(0xffffffff)
#define CMD_TABLE_I3_M7_SHIFT			(0)
#define CMD_TABLE_I3_M8_ADDR			(SRC_CRD_CMD_TABLE_I3_M8)
#define CMD_TABLE_I3_M8_MASK			(0xffffffff)
#define CMD_TABLE_I3_M8_SHIFT			(0)
#define CMD_TABLE_I3_M9_ADDR			(SRC_CRD_CMD_TABLE_I3_M9)
#define CMD_TABLE_I3_M9_MASK			(0xffffffff)
#define CMD_TABLE_I3_M9_SHIFT			(0)
#define CMD_TABLE_I3_M10_ADDR			(SRC_CRD_CMD_TABLE_I3_M10)
#define CMD_TABLE_I3_M10_MASK			(0xffffffff)
#define CMD_TABLE_I3_M10_SHIFT			(0)
#define CMD_TABLE_I3_M11_ADDR			(SRC_CRD_CMD_TABLE_I3_M11)
#define CMD_TABLE_I3_M11_MASK			(0xffffffff)
#define CMD_TABLE_I3_M11_SHIFT			(0)
#define CMD_TABLE_I3_M12_ADDR			(SRC_CRD_CMD_TABLE_I3_M12)
#define CMD_TABLE_I3_M12_MASK			(0xffffffff)
#define CMD_TABLE_I3_M12_SHIFT			(0)
#define CMD_TABLE_I3_M13_ADDR			(SRC_CRD_CMD_TABLE_I3_M13)
#define CMD_TABLE_I3_M13_MASK			(0xffffffff)
#define CMD_TABLE_I3_M13_SHIFT			(0)
#define CMD_TABLE_I3_M14_ADDR			(SRC_CRD_CMD_TABLE_I3_M14)
#define CMD_TABLE_I3_M14_MASK			(0xffffffff)
#define CMD_TABLE_I3_M14_SHIFT			(0)
#define CMD_TABLE_I3_M15_ADDR			(SRC_CRD_CMD_TABLE_I3_M15)
#define CMD_TABLE_I3_M15_MASK			(0xffffffff)
#define CMD_TABLE_I3_M15_SHIFT			(0)
#define CMD_TABLE_I3_M16_ADDR			(SRC_CRD_CMD_TABLE_I3_M16)
#define CMD_TABLE_I3_M16_MASK			(0xffffffff)
#define CMD_TABLE_I3_M16_SHIFT			(0)
#define CMD_TABLE_I3_M17_ADDR			(SRC_CRD_CMD_TABLE_I3_M17)
#define CMD_TABLE_I3_M17_MASK			(0xffffffff)
#define CMD_TABLE_I3_M17_SHIFT			(0)
#define CMD_TABLE_I3_M18_ADDR			(SRC_CRD_CMD_TABLE_I3_M18)
#define CMD_TABLE_I3_M18_MASK			(0xffffffff)
#define CMD_TABLE_I3_M18_SHIFT			(0)
#define CMD_TABLE_I3_M19_ADDR			(SRC_CRD_CMD_TABLE_I3_M19)
#define CMD_TABLE_I3_M19_MASK			(0xffffffff)
#define CMD_TABLE_I3_M19_SHIFT			(0)
#define CMD_TABLE_I3_M20_ADDR			(SRC_CRD_CMD_TABLE_I3_M20)
#define CMD_TABLE_I3_M20_MASK			(0xffffffff)
#define CMD_TABLE_I3_M20_SHIFT			(0)
#define CMD_TABLE_I3_M21_ADDR			(SRC_CRD_CMD_TABLE_I3_M21)
#define CMD_TABLE_I3_M21_MASK			(0xffffffff)
#define CMD_TABLE_I3_M21_SHIFT			(0)
#define CMD_TABLE_I3_M22_ADDR			(SRC_CRD_CMD_TABLE_I3_M22)
#define CMD_TABLE_I3_M22_MASK			(0xffffffff)
#define CMD_TABLE_I3_M22_SHIFT			(0)
#define CMD_TABLE_I3_M23_ADDR			(SRC_CRD_CMD_TABLE_I3_M23)
#define CMD_TABLE_I3_M23_MASK			(0xffffffff)
#define CMD_TABLE_I3_M23_SHIFT			(0)
#define CMD_TABLE_I3_M24_ADDR			(SRC_CRD_CMD_TABLE_I3_M24)
#define CMD_TABLE_I3_M24_MASK			(0xffffffff)
#define CMD_TABLE_I3_M24_SHIFT			(0)
#define CMD_TABLE_I3_M25_ADDR			(SRC_CRD_CMD_TABLE_I3_M25)
#define CMD_TABLE_I3_M25_MASK			(0xffffffff)
#define CMD_TABLE_I3_M25_SHIFT			(0)
#define CMD_TABLE_I3_M26_ADDR			(SRC_CRD_CMD_TABLE_I3_M26)
#define CMD_TABLE_I3_M26_MASK			(0xffffffff)
#define CMD_TABLE_I3_M26_SHIFT			(0)
#define CMD_TABLE_I3_M27_ADDR			(SRC_CRD_CMD_TABLE_I3_M27)
#define CMD_TABLE_I3_M27_MASK			(0xffffffff)
#define CMD_TABLE_I3_M27_SHIFT			(0)
#define CMD_TABLE_I3_M28_ADDR			(SRC_CRD_CMD_TABLE_I3_M28)
#define CMD_TABLE_I3_M28_MASK			(0xffffffff)
#define CMD_TABLE_I3_M28_SHIFT			(0)
#define CMD_TABLE_I3_M29_ADDR			(SRC_CRD_CMD_TABLE_I3_M29)
#define CMD_TABLE_I3_M29_MASK			(0xffffffff)
#define CMD_TABLE_I3_M29_SHIFT			(0)
#define CMD_TABLE_I3_M30_ADDR			(SRC_CRD_CMD_TABLE_I3_M30)
#define CMD_TABLE_I3_M30_MASK			(0xffffffff)
#define CMD_TABLE_I3_M30_SHIFT			(0)
#define CMD_TABLE_I3_M31_ADDR			(SRC_CRD_CMD_TABLE_I3_M31)
#define CMD_TABLE_I3_M31_MASK			(0xffffffff)
#define CMD_TABLE_I3_M31_SHIFT			(0)
#define CMD_TABLE_I4_M0_ADDR			(SRC_CRD_CMD_TABLE_I4_M0)
#define CMD_TABLE_I4_M0_MASK			(0xffffffff)
#define CMD_TABLE_I4_M0_SHIFT			(0)
#define CMD_TABLE_I4_M1_ADDR			(SRC_CRD_CMD_TABLE_I4_M1)
#define CMD_TABLE_I4_M1_MASK			(0xffffffff)
#define CMD_TABLE_I4_M1_SHIFT			(0)
#define CMD_TABLE_I4_M2_ADDR			(SRC_CRD_CMD_TABLE_I4_M2)
#define CMD_TABLE_I4_M2_MASK			(0xffffffff)
#define CMD_TABLE_I4_M2_SHIFT			(0)
#define CMD_TABLE_I4_M3_ADDR			(SRC_CRD_CMD_TABLE_I4_M3)
#define CMD_TABLE_I4_M3_MASK			(0xffffffff)
#define CMD_TABLE_I4_M3_SHIFT			(0)
#define CMD_TABLE_I4_M4_ADDR			(SRC_CRD_CMD_TABLE_I4_M4)
#define CMD_TABLE_I4_M4_MASK			(0xffffffff)
#define CMD_TABLE_I4_M4_SHIFT			(0)
#define CMD_TABLE_I4_M5_ADDR			(SRC_CRD_CMD_TABLE_I4_M5)
#define CMD_TABLE_I4_M5_MASK			(0xffffffff)
#define CMD_TABLE_I4_M5_SHIFT			(0)
#define CMD_TABLE_I4_M6_ADDR			(SRC_CRD_CMD_TABLE_I4_M6)
#define CMD_TABLE_I4_M6_MASK			(0xffffffff)
#define CMD_TABLE_I4_M6_SHIFT			(0)
#define CMD_TABLE_I4_M7_ADDR			(SRC_CRD_CMD_TABLE_I4_M7)
#define CMD_TABLE_I4_M7_MASK			(0xffffffff)
#define CMD_TABLE_I4_M7_SHIFT			(0)
#define CMD_TABLE_I4_M8_ADDR			(SRC_CRD_CMD_TABLE_I4_M8)
#define CMD_TABLE_I4_M8_MASK			(0xffffffff)
#define CMD_TABLE_I4_M8_SHIFT			(0)
#define CMD_TABLE_I4_M9_ADDR			(SRC_CRD_CMD_TABLE_I4_M9)
#define CMD_TABLE_I4_M9_MASK			(0xffffffff)
#define CMD_TABLE_I4_M9_SHIFT			(0)
#define CMD_TABLE_I4_M10_ADDR			(SRC_CRD_CMD_TABLE_I4_M10)
#define CMD_TABLE_I4_M10_MASK			(0xffffffff)
#define CMD_TABLE_I4_M10_SHIFT			(0)
#define CMD_TABLE_I4_M11_ADDR			(SRC_CRD_CMD_TABLE_I4_M11)
#define CMD_TABLE_I4_M11_MASK			(0xffffffff)
#define CMD_TABLE_I4_M11_SHIFT			(0)
#define CMD_TABLE_I4_M12_ADDR			(SRC_CRD_CMD_TABLE_I4_M12)
#define CMD_TABLE_I4_M12_MASK			(0xffffffff)
#define CMD_TABLE_I4_M12_SHIFT			(0)
#define CMD_TABLE_I4_M13_ADDR			(SRC_CRD_CMD_TABLE_I4_M13)
#define CMD_TABLE_I4_M13_MASK			(0xffffffff)
#define CMD_TABLE_I4_M13_SHIFT			(0)
#define CMD_TABLE_I4_M14_ADDR			(SRC_CRD_CMD_TABLE_I4_M14)
#define CMD_TABLE_I4_M14_MASK			(0xffffffff)
#define CMD_TABLE_I4_M14_SHIFT			(0)
#define CMD_TABLE_I4_M15_ADDR			(SRC_CRD_CMD_TABLE_I4_M15)
#define CMD_TABLE_I4_M15_MASK			(0xffffffff)
#define CMD_TABLE_I4_M15_SHIFT			(0)
#define CMD_TABLE_I4_M16_ADDR			(SRC_CRD_CMD_TABLE_I4_M16)
#define CMD_TABLE_I4_M16_MASK			(0xffffffff)
#define CMD_TABLE_I4_M16_SHIFT			(0)
#define CMD_TABLE_I4_M17_ADDR			(SRC_CRD_CMD_TABLE_I4_M17)
#define CMD_TABLE_I4_M17_MASK			(0xffffffff)
#define CMD_TABLE_I4_M17_SHIFT			(0)
#define CMD_TABLE_I4_M18_ADDR			(SRC_CRD_CMD_TABLE_I4_M18)
#define CMD_TABLE_I4_M18_MASK			(0xffffffff)
#define CMD_TABLE_I4_M18_SHIFT			(0)
#define CMD_TABLE_I4_M19_ADDR			(SRC_CRD_CMD_TABLE_I4_M19)
#define CMD_TABLE_I4_M19_MASK			(0xffffffff)
#define CMD_TABLE_I4_M19_SHIFT			(0)
#define CMD_TABLE_I4_M20_ADDR			(SRC_CRD_CMD_TABLE_I4_M20)
#define CMD_TABLE_I4_M20_MASK			(0xffffffff)
#define CMD_TABLE_I4_M20_SHIFT			(0)
#define CMD_TABLE_I4_M21_ADDR			(SRC_CRD_CMD_TABLE_I4_M21)
#define CMD_TABLE_I4_M21_MASK			(0xffffffff)
#define CMD_TABLE_I4_M21_SHIFT			(0)
#define CMD_TABLE_I4_M22_ADDR			(SRC_CRD_CMD_TABLE_I4_M22)
#define CMD_TABLE_I4_M22_MASK			(0xffffffff)
#define CMD_TABLE_I4_M22_SHIFT			(0)
#define CMD_TABLE_I4_M23_ADDR			(SRC_CRD_CMD_TABLE_I4_M23)
#define CMD_TABLE_I4_M23_MASK			(0xffffffff)
#define CMD_TABLE_I4_M23_SHIFT			(0)
#define CMD_TABLE_I4_M24_ADDR			(SRC_CRD_CMD_TABLE_I4_M24)
#define CMD_TABLE_I4_M24_MASK			(0xffffffff)
#define CMD_TABLE_I4_M24_SHIFT			(0)
#define CMD_TABLE_I4_M25_ADDR			(SRC_CRD_CMD_TABLE_I4_M25)
#define CMD_TABLE_I4_M25_MASK			(0xffffffff)
#define CMD_TABLE_I4_M25_SHIFT			(0)
#define CMD_TABLE_I4_M26_ADDR			(SRC_CRD_CMD_TABLE_I4_M26)
#define CMD_TABLE_I4_M26_MASK			(0xffffffff)
#define CMD_TABLE_I4_M26_SHIFT			(0)
#define CMD_TABLE_I4_M27_ADDR			(SRC_CRD_CMD_TABLE_I4_M27)
#define CMD_TABLE_I4_M27_MASK			(0xffffffff)
#define CMD_TABLE_I4_M27_SHIFT			(0)
#define CMD_TABLE_I4_M28_ADDR			(SRC_CRD_CMD_TABLE_I4_M28)
#define CMD_TABLE_I4_M28_MASK			(0xffffffff)
#define CMD_TABLE_I4_M28_SHIFT			(0)
#define CMD_TABLE_I4_M29_ADDR			(SRC_CRD_CMD_TABLE_I4_M29)
#define CMD_TABLE_I4_M29_MASK			(0xffffffff)
#define CMD_TABLE_I4_M29_SHIFT			(0)
#define CMD_TABLE_I4_M30_ADDR			(SRC_CRD_CMD_TABLE_I4_M30)
#define CMD_TABLE_I4_M30_MASK			(0xffffffff)
#define CMD_TABLE_I4_M30_SHIFT			(0)
#define CMD_TABLE_I4_M31_ADDR			(SRC_CRD_CMD_TABLE_I4_M31)
#define CMD_TABLE_I4_M31_MASK			(0xffffffff)
#define CMD_TABLE_I4_M31_SHIFT			(0)
#define CMD_TABLE_I5_M0_ADDR			(SRC_CRD_CMD_TABLE_I5_M0)
#define CMD_TABLE_I5_M0_MASK			(0xffffffff)
#define CMD_TABLE_I5_M0_SHIFT			(0)
#define CMD_TABLE_I5_M1_ADDR			(SRC_CRD_CMD_TABLE_I5_M1)
#define CMD_TABLE_I5_M1_MASK			(0xffffffff)
#define CMD_TABLE_I5_M1_SHIFT			(0)
#define CMD_TABLE_I5_M2_ADDR			(SRC_CRD_CMD_TABLE_I5_M2)
#define CMD_TABLE_I5_M2_MASK			(0xffffffff)
#define CMD_TABLE_I5_M2_SHIFT			(0)
#define CMD_TABLE_I5_M3_ADDR			(SRC_CRD_CMD_TABLE_I5_M3)
#define CMD_TABLE_I5_M3_MASK			(0xffffffff)
#define CMD_TABLE_I5_M3_SHIFT			(0)
#define CMD_TABLE_I5_M4_ADDR			(SRC_CRD_CMD_TABLE_I5_M4)
#define CMD_TABLE_I5_M4_MASK			(0xffffffff)
#define CMD_TABLE_I5_M4_SHIFT			(0)
#define CMD_TABLE_I5_M5_ADDR			(SRC_CRD_CMD_TABLE_I5_M5)
#define CMD_TABLE_I5_M5_MASK			(0xffffffff)
#define CMD_TABLE_I5_M5_SHIFT			(0)
#define CMD_TABLE_I5_M6_ADDR			(SRC_CRD_CMD_TABLE_I5_M6)
#define CMD_TABLE_I5_M6_MASK			(0xffffffff)
#define CMD_TABLE_I5_M6_SHIFT			(0)
#define CMD_TABLE_I5_M7_ADDR			(SRC_CRD_CMD_TABLE_I5_M7)
#define CMD_TABLE_I5_M7_MASK			(0xffffffff)
#define CMD_TABLE_I5_M7_SHIFT			(0)
#define CMD_TABLE_I5_M8_ADDR			(SRC_CRD_CMD_TABLE_I5_M8)
#define CMD_TABLE_I5_M8_MASK			(0xffffffff)
#define CMD_TABLE_I5_M8_SHIFT			(0)
#define CMD_TABLE_I5_M9_ADDR			(SRC_CRD_CMD_TABLE_I5_M9)
#define CMD_TABLE_I5_M9_MASK			(0xffffffff)
#define CMD_TABLE_I5_M9_SHIFT			(0)
#define CMD_TABLE_I5_M10_ADDR			(SRC_CRD_CMD_TABLE_I5_M10)
#define CMD_TABLE_I5_M10_MASK			(0xffffffff)
#define CMD_TABLE_I5_M10_SHIFT			(0)
#define CMD_TABLE_I5_M11_ADDR			(SRC_CRD_CMD_TABLE_I5_M11)
#define CMD_TABLE_I5_M11_MASK			(0xffffffff)
#define CMD_TABLE_I5_M11_SHIFT			(0)
#define CMD_TABLE_I5_M12_ADDR			(SRC_CRD_CMD_TABLE_I5_M12)
#define CMD_TABLE_I5_M12_MASK			(0xffffffff)
#define CMD_TABLE_I5_M12_SHIFT			(0)
#define CMD_TABLE_I5_M13_ADDR			(SRC_CRD_CMD_TABLE_I5_M13)
#define CMD_TABLE_I5_M13_MASK			(0xffffffff)
#define CMD_TABLE_I5_M13_SHIFT			(0)
#define CMD_TABLE_I5_M14_ADDR			(SRC_CRD_CMD_TABLE_I5_M14)
#define CMD_TABLE_I5_M14_MASK			(0xffffffff)
#define CMD_TABLE_I5_M14_SHIFT			(0)
#define CMD_TABLE_I5_M15_ADDR			(SRC_CRD_CMD_TABLE_I5_M15)
#define CMD_TABLE_I5_M15_MASK			(0xffffffff)
#define CMD_TABLE_I5_M15_SHIFT			(0)
#define CMD_TABLE_I5_M16_ADDR			(SRC_CRD_CMD_TABLE_I5_M16)
#define CMD_TABLE_I5_M16_MASK			(0xffffffff)
#define CMD_TABLE_I5_M16_SHIFT			(0)
#define CMD_TABLE_I5_M17_ADDR			(SRC_CRD_CMD_TABLE_I5_M17)
#define CMD_TABLE_I5_M17_MASK			(0xffffffff)
#define CMD_TABLE_I5_M17_SHIFT			(0)
#define CMD_TABLE_I5_M18_ADDR			(SRC_CRD_CMD_TABLE_I5_M18)
#define CMD_TABLE_I5_M18_MASK			(0xffffffff)
#define CMD_TABLE_I5_M18_SHIFT			(0)
#define CMD_TABLE_I5_M19_ADDR			(SRC_CRD_CMD_TABLE_I5_M19)
#define CMD_TABLE_I5_M19_MASK			(0xffffffff)
#define CMD_TABLE_I5_M19_SHIFT			(0)
#define CMD_TABLE_I5_M20_ADDR			(SRC_CRD_CMD_TABLE_I5_M20)
#define CMD_TABLE_I5_M20_MASK			(0xffffffff)
#define CMD_TABLE_I5_M20_SHIFT			(0)
#define CMD_TABLE_I5_M21_ADDR			(SRC_CRD_CMD_TABLE_I5_M21)
#define CMD_TABLE_I5_M21_MASK			(0xffffffff)
#define CMD_TABLE_I5_M21_SHIFT			(0)
#define CMD_TABLE_I5_M22_ADDR			(SRC_CRD_CMD_TABLE_I5_M22)
#define CMD_TABLE_I5_M22_MASK			(0xffffffff)
#define CMD_TABLE_I5_M22_SHIFT			(0)
#define CMD_TABLE_I5_M23_ADDR			(SRC_CRD_CMD_TABLE_I5_M23)
#define CMD_TABLE_I5_M23_MASK			(0xffffffff)
#define CMD_TABLE_I5_M23_SHIFT			(0)
#define CMD_TABLE_I5_M24_ADDR			(SRC_CRD_CMD_TABLE_I5_M24)
#define CMD_TABLE_I5_M24_MASK			(0xffffffff)
#define CMD_TABLE_I5_M24_SHIFT			(0)
#define CMD_TABLE_I5_M25_ADDR			(SRC_CRD_CMD_TABLE_I5_M25)
#define CMD_TABLE_I5_M25_MASK			(0xffffffff)
#define CMD_TABLE_I5_M25_SHIFT			(0)
#define CMD_TABLE_I5_M26_ADDR			(SRC_CRD_CMD_TABLE_I5_M26)
#define CMD_TABLE_I5_M26_MASK			(0xffffffff)
#define CMD_TABLE_I5_M26_SHIFT			(0)
#define CMD_TABLE_I5_M27_ADDR			(SRC_CRD_CMD_TABLE_I5_M27)
#define CMD_TABLE_I5_M27_MASK			(0xffffffff)
#define CMD_TABLE_I5_M27_SHIFT			(0)
#define CMD_TABLE_I5_M28_ADDR			(SRC_CRD_CMD_TABLE_I5_M28)
#define CMD_TABLE_I5_M28_MASK			(0xffffffff)
#define CMD_TABLE_I5_M28_SHIFT			(0)
#define CMD_TABLE_I5_M29_ADDR			(SRC_CRD_CMD_TABLE_I5_M29)
#define CMD_TABLE_I5_M29_MASK			(0xffffffff)
#define CMD_TABLE_I5_M29_SHIFT			(0)
#define CMD_TABLE_I5_M30_ADDR			(SRC_CRD_CMD_TABLE_I5_M30)
#define CMD_TABLE_I5_M30_MASK			(0xffffffff)
#define CMD_TABLE_I5_M30_SHIFT			(0)
#define CMD_TABLE_I5_M31_ADDR			(SRC_CRD_CMD_TABLE_I5_M31)
#define CMD_TABLE_I5_M31_MASK			(0xffffffff)
#define CMD_TABLE_I5_M31_SHIFT			(0)
/* Register_SRC_COORDINATOR_TRACE*/
#define ADDR_CMD_TRACE_0_ADDR			(SRC_CRD_ADDR_CMD_TRACE_0)
#define ADDR_CMD_TRACE_0_MASK			(0xffffffff)
#define ADDR_CMD_TRACE_0_SHIFT			(0)
#define ADDR_CMD_TRACE_1_ADDR			(SRC_CRD_ADDR_CMD_TRACE_1)
#define ADDR_CMD_TRACE_1_MASK			(0xffffffff)
#define ADDR_CMD_TRACE_1_SHIFT			(0)
#define ADDR_CMD_TRACE_2_ADDR			(SRC_CRD_ADDR_CMD_TRACE_2)
#define ADDR_CMD_TRACE_2_MASK			(0xffffffff)
#define ADDR_CMD_TRACE_2_SHIFT			(0)
#define ADDR_CMD_TRACE_3_ADDR			(SRC_CRD_ADDR_CMD_TRACE_3)
#define ADDR_CMD_TRACE_3_MASK			(0xffffffff)
#define ADDR_CMD_TRACE_3_SHIFT			(0)
#define ADDR_CMD_TRACE_4_ADDR			(SRC_CRD_ADDR_CMD_TRACE_4)
#define ADDR_CMD_TRACE_4_MASK			(0xffffffff)
#define ADDR_CMD_TRACE_4_SHIFT			(0)
#define ADDR_CMD_TRACE_5_ADDR			(SRC_CRD_ADDR_CMD_TRACE_5)
#define ADDR_CMD_TRACE_5_MASK			(0xffffffff)
#define ADDR_CMD_TRACE_5_SHIFT			(0)
#define ADDR_CMD_TRACE_6_ADDR			(SRC_CRD_ADDR_CMD_TRACE_6)
#define ADDR_CMD_TRACE_6_MASK			(0xffffffff)
#define ADDR_CMD_TRACE_6_SHIFT			(0)
#define ADDR_CMD_TRACE_7_ADDR			(SRC_CRD_ADDR_CMD_TRACE_7)
#define ADDR_CMD_TRACE_7_MASK			(0xffffffff)
#define ADDR_CMD_TRACE_7_SHIFT			(0)
#define PMIF_HWINF_TRACE_0_ADDR			(SRC_CRD_PMIF_HWINF_TRACE_0)
#define PMIF_HWINF_TRACE_0_MASK			(0xffffffff)
#define PMIF_HWINF_TRACE_0_SHIFT		(0)
#define PMIF_HWINF_TRACE_1_ADDR			(SRC_CRD_PMIF_HWINF_TRACE_1)
#define PMIF_HWINF_TRACE_1_MASK			(0xffffffff)
#define PMIF_HWINF_TRACE_1_SHIFT		(0)
#define PMIF_HWINF_TRACE_2_ADDR			(SRC_CRD_PMIF_HWINF_TRACE_2)
#define PMIF_HWINF_TRACE_2_MASK			(0xffffffff)
#define PMIF_HWINF_TRACE_2_SHIFT		(0)
#define PMIF_HWINF_TRACE_3_ADDR			(SRC_CRD_PMIF_HWINF_TRACE_3)
#define PMIF_HWINF_TRACE_3_MASK			(0xffffffff)
#define PMIF_HWINF_TRACE_3_SHIFT		(0)
#define PMIF_HWINF_TRACE_4_ADDR			(SRC_CRD_PMIF_HWINF_TRACE_4)
#define PMIF_HWINF_TRACE_4_MASK			(0xffffffff)
#define PMIF_HWINF_TRACE_4_SHIFT		(0)
#define PMIF_HWINF_TRACE_5_ADDR			(SRC_CRD_PMIF_HWINF_TRACE_5)
#define PMIF_HWINF_TRACE_5_MASK			(0xffffffff)
#define PMIF_HWINF_TRACE_5_SHIFT		(0)
#define PMIF_HWINF_TRACE_6_ADDR			(SRC_CRD_PMIF_HWINF_TRACE_6)
#define PMIF_HWINF_TRACE_6_MASK			(0xffffffff)
#define PMIF_HWINF_TRACE_6_SHIFT		(0)
#define PMIF_HWINF_TRACE_7_ADDR			(SRC_CRD_PMIF_HWINF_TRACE_7)
#define PMIF_HWINF_TRACE_7_MASK			(0xffffffff)
#define PMIF_HWINF_TRACE_7_SHIFT		(0)
#define SYS_TIMER_TRACE_0_HIGH_ADDR		(SRC_CRD_SYS_TIMER_TRACE_0_HIGH)
#define SYS_TIMER_TRACE_0_HIGH_MASK		(0xffffffff)
#define SYS_TIMER_TRACE_0_HIGH_SHIFT		(0)
#define SYS_TIMER_TRACE_0_LOW_ADDR		(SRC_CRD_SYS_TIMER_TRACE_0_LOW)
#define SYS_TIMER_TRACE_0_LOW_MASK		(0xffffffff)
#define SYS_TIMER_TRACE_0_LOW_SHIFT		(0)
#define SYS_TIMER_TRACE_1_HIGH_ADDR		(SRC_CRD_SYS_TIMER_TRACE_1_HIGH)
#define SYS_TIMER_TRACE_1_HIGH_MASK		(0xffffffff)
#define SYS_TIMER_TRACE_1_HIGH_SHIFT		(0)
#define SYS_TIMER_TRACE_1_LOW_ADDR		(SRC_CRD_SYS_TIMER_TRACE_1_LOW)
#define SYS_TIMER_TRACE_1_LOW_MASK		(0xffffffff)
#define SYS_TIMER_TRACE_1_LOW_SHIFT		(0)
#define SYS_TIMER_TRACE_2_HIGH_ADDR		(SRC_CRD_SYS_TIMER_TRACE_2_HIGH)
#define SYS_TIMER_TRACE_2_HIGH_MASK		(0xffffffff)
#define SYS_TIMER_TRACE_2_HIGH_SHIFT		(0)
#define SYS_TIMER_TRACE_2_LOW_ADDR		(SRC_CRD_SYS_TIMER_TRACE_2_LOW)
#define SYS_TIMER_TRACE_2_LOW_MASK		(0xffffffff)
#define SYS_TIMER_TRACE_2_LOW_SHIFT		(0)
#define SYS_TIMER_TRACE_3_HIGH_ADDR		(SRC_CRD_SYS_TIMER_TRACE_3_HIGH)
#define SYS_TIMER_TRACE_3_HIGH_MASK		(0xffffffff)
#define SYS_TIMER_TRACE_3_HIGH_SHIFT		(0)
#define SYS_TIMER_TRACE_3_LOW_ADDR		(SRC_CRD_SYS_TIMER_TRACE_3_LOW)
#define SYS_TIMER_TRACE_3_LOW_MASK		(0xffffffff)
#define SYS_TIMER_TRACE_3_LOW_SHIFT		(0)
#define SYS_TIMER_TRACE_4_HIGH_ADDR		(SRC_CRD_SYS_TIMER_TRACE_4_HIGH)
#define SYS_TIMER_TRACE_4_HIGH_MASK		(0xffffffff)
#define SYS_TIMER_TRACE_4_HIGH_SHIFT		(0)
#define SYS_TIMER_TRACE_4_LOW_ADDR		(SRC_CRD_SYS_TIMER_TRACE_4_LOW)
#define SYS_TIMER_TRACE_4_LOW_MASK		(0xffffffff)
#define SYS_TIMER_TRACE_4_LOW_SHIFT		(0)
#define SYS_TIMER_TRACE_5_HIGH_ADDR		(SRC_CRD_SYS_TIMER_TRACE_5_HIGH)
#define SYS_TIMER_TRACE_5_HIGH_MASK		(0xffffffff)
#define SYS_TIMER_TRACE_5_HIGH_SHIFT		(0)
#define SYS_TIMER_TRACE_5_LOW_ADDR		(SRC_CRD_SYS_TIMER_TRACE_5_LOW)
#define SYS_TIMER_TRACE_5_LOW_MASK		(0xffffffff)
#define SYS_TIMER_TRACE_5_LOW_SHIFT		(0)
#define SYS_TIMER_TRACE_6_HIGH_ADDR		(SRC_CRD_SYS_TIMER_TRACE_6_HIGH)
#define SYS_TIMER_TRACE_6_HIGH_MASK		(0xffffffff)
#define SYS_TIMER_TRACE_6_HIGH_SHIFT		(0)
#define SYS_TIMER_TRACE_6_LOW_ADDR		(SRC_CRD_SYS_TIMER_TRACE_6_LOW)
#define SYS_TIMER_TRACE_6_LOW_MASK		(0xffffffff)
#define SYS_TIMER_TRACE_6_LOW_SHIFT		(0)
#define SYS_TIMER_TRACE_7_HIGH_ADDR		(SRC_CRD_SYS_TIMER_TRACE_7_HIGH)
#define SYS_TIMER_TRACE_7_HIGH_MASK		(0xffffffff)
#define SYS_TIMER_TRACE_7_HIGH_SHIFT		(0)
#define SYS_TIMER_TRACE_7_LOW_ADDR		(SRC_CRD_SYS_TIMER_TRACE_7_LOW)
#define SYS_TIMER_TRACE_7_LOW_MASK		(0xffffffff)
#define SYS_TIMER_TRACE_7_LOW_SHIFT		(0)

int src_coordinator_init(void);

#endif /* _SRC_COORDINATOR_H_ */
