{"platformName":"plat","sprVersion":"2.0","mode":"gui","dsaType":"Fixed","platformDesc":"plat","platHandOff":"/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/echo_server_mem_test_wrapper.xsa","platIntHandOff":"<platformDir>/hw/echo_server_mem_test_wrapper.xsa","deviceType":"FPGA","platIsPrebuiltAutogen":"false","platIsNoBootBsp":"false","hasFsblMakeHasChanges":"false","hasPmufwMakeHasChanges":"false","platPreBuiltFlag":false,"platformSamplesDir":"","platActiveSys":"plat","systems":[{"systemName":"plat","systemDesc":"plat","sysIsBootAutoGen":"true","systemDispName":"plat","sysActiveDom":"standalone_domain","sysDefaultDom":"standalone_domain","domains":[{"domainName":"standalone_domain","domainDispName":"standalone on microblaze_0","domainDesc":"standalone_domain","processors":"microblaze_0","os":"standalone","sdxOs":"standalone","debugEnable":"False","domRuntimes":["cpp"],"swRepo":"","mssOsVer":"7.7","mssFile":"","md5Digest":"485a756e6797f1eed3351f836e02aa31","compatibleApp":"","domType":"mssDomain","arch":"32-bit","appSettings":{"appCompilerFlags":"","appLinkerFlags":""},"addedLibs":[],"libOptions":{"libsContainingOptions":[]},"prebuiltLibs":{"prebuiltIncPath":[],"prebuiltLibPath":[]},"isolation":{}}]}]}
