Loading plugins phase: Elapsed time ==> 0s.310ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Jeppe\Google Drev\E4PRJ4 gDrive\Vuggesystem arbejdsdokumenter\VuggeSinus\VuggeSinus.cydsn\VuggeSinus.cyprj -d CY8C4245AXI-483 -s C:\Users\Jeppe\Google Drev\E4PRJ4 gDrive\Vuggesystem arbejdsdokumenter\VuggeSinus\VuggeSinus.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.829ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.112ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  VuggeSinus.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jeppe\Google Drev\E4PRJ4 gDrive\Vuggesystem arbejdsdokumenter\VuggeSinus\VuggeSinus.cydsn\VuggeSinus.cyprj -dcpsoc3 VuggeSinus.v -verilog
======================================================================

======================================================================
Compiling:  VuggeSinus.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jeppe\Google Drev\E4PRJ4 gDrive\Vuggesystem arbejdsdokumenter\VuggeSinus\VuggeSinus.cydsn\VuggeSinus.cyprj -dcpsoc3 VuggeSinus.v -verilog
======================================================================

======================================================================
Compiling:  VuggeSinus.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jeppe\Google Drev\E4PRJ4 gDrive\Vuggesystem arbejdsdokumenter\VuggeSinus\VuggeSinus.cydsn\VuggeSinus.cyprj -dcpsoc3 -verilog VuggeSinus.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed May 20 08:45:01 2015


======================================================================
Compiling:  VuggeSinus.v
Program  :   vpp
Options  :    -yv2 -q10 VuggeSinus.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed May 20 08:45:01 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_20\B_PWM_v3_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'VuggeSinus.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_20\B_PWM_v3_20.v (line 955, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_20\B_PWM_v3_20.v (line 985, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  VuggeSinus.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jeppe\Google Drev\E4PRJ4 gDrive\Vuggesystem arbejdsdokumenter\VuggeSinus\VuggeSinus.cydsn\VuggeSinus.cyprj -dcpsoc3 -verilog VuggeSinus.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed May 20 08:45:01 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Jeppe\Google Drev\E4PRJ4 gDrive\Vuggesystem arbejdsdokumenter\VuggeSinus\VuggeSinus.cydsn\codegentemp\VuggeSinus.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_20\B_PWM_v3_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Jeppe\Google Drev\E4PRJ4 gDrive\Vuggesystem arbejdsdokumenter\VuggeSinus\VuggeSinus.cydsn\codegentemp\VuggeSinus.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  VuggeSinus.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jeppe\Google Drev\E4PRJ4 gDrive\Vuggesystem arbejdsdokumenter\VuggeSinus\VuggeSinus.cydsn\VuggeSinus.cyprj -dcpsoc3 -verilog VuggeSinus.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed May 20 08:45:03 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Jeppe\Google Drev\E4PRJ4 gDrive\Vuggesystem arbejdsdokumenter\VuggeSinus\VuggeSinus.cydsn\codegentemp\VuggeSinus.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_20\B_PWM_v3_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Jeppe\Google Drev\E4PRJ4 gDrive\Vuggesystem arbejdsdokumenter\VuggeSinus\VuggeSinus.cydsn\codegentemp\VuggeSinus.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:db_csaddr_2\
	\PWM:PWMUDB:db_csaddr_1\
	\PWM:PWMUDB:db_csaddr_0\
	\PWM:PWMUDB:genblk7:MODULE_1:b_31\
	\PWM:PWMUDB:genblk7:MODULE_1:b_30\
	\PWM:PWMUDB:genblk7:MODULE_1:b_29\
	\PWM:PWMUDB:genblk7:MODULE_1:b_28\
	\PWM:PWMUDB:genblk7:MODULE_1:b_27\
	\PWM:PWMUDB:genblk7:MODULE_1:b_26\
	\PWM:PWMUDB:genblk7:MODULE_1:b_25\
	\PWM:PWMUDB:genblk7:MODULE_1:b_24\
	\PWM:PWMUDB:genblk7:MODULE_1:b_23\
	\PWM:PWMUDB:genblk7:MODULE_1:b_22\
	\PWM:PWMUDB:genblk7:MODULE_1:b_21\
	\PWM:PWMUDB:genblk7:MODULE_1:b_20\
	\PWM:PWMUDB:genblk7:MODULE_1:b_19\
	\PWM:PWMUDB:genblk7:MODULE_1:b_18\
	\PWM:PWMUDB:genblk7:MODULE_1:b_17\
	\PWM:PWMUDB:genblk7:MODULE_1:b_16\
	\PWM:PWMUDB:genblk7:MODULE_1:b_15\
	\PWM:PWMUDB:genblk7:MODULE_1:b_14\
	\PWM:PWMUDB:genblk7:MODULE_1:b_13\
	\PWM:PWMUDB:genblk7:MODULE_1:b_12\
	\PWM:PWMUDB:genblk7:MODULE_1:b_11\
	\PWM:PWMUDB:genblk7:MODULE_1:b_10\
	\PWM:PWMUDB:genblk7:MODULE_1:b_9\
	\PWM:PWMUDB:genblk7:MODULE_1:b_8\
	\PWM:PWMUDB:genblk7:MODULE_1:b_7\
	\PWM:PWMUDB:genblk7:MODULE_1:b_6\
	\PWM:PWMUDB:genblk7:MODULE_1:b_5\
	\PWM:PWMUDB:genblk7:MODULE_1:b_4\
	\PWM:PWMUDB:genblk7:MODULE_1:b_3\
	\PWM:PWMUDB:genblk7:MODULE_1:b_2\
	\PWM:PWMUDB:genblk7:MODULE_1:b_1\
	\PWM:PWMUDB:genblk7:MODULE_1:b_0\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_31\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_30\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_29\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_28\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_27\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_26\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_25\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_24\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_31\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_30\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_29\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_28\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_27\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_26\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_25\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_24\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_23\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_22\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_21\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_20\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_19\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_18\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_17\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_16\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_15\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_14\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_13\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_12\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_11\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_10\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_9\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_8\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_7\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_6\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_5\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_4\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_3\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_2\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_1\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:b_0\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_31\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_30\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_29\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_28\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_27\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_26\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_25\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_24\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_23\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_22\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_21\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_20\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_19\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_18\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_17\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_16\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_15\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_14\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_13\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_12\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_11\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_10\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_9\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_8\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_7\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_6\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_5\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_4\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_3\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_2\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	Net_733
	Net_746
	Net_734
	Net_735
	\PWM:PWMUDB:MODULE_2:b_31\
	\PWM:PWMUDB:MODULE_2:b_30\
	\PWM:PWMUDB:MODULE_2:b_29\
	\PWM:PWMUDB:MODULE_2:b_28\
	\PWM:PWMUDB:MODULE_2:b_27\
	\PWM:PWMUDB:MODULE_2:b_26\
	\PWM:PWMUDB:MODULE_2:b_25\
	\PWM:PWMUDB:MODULE_2:b_24\
	\PWM:PWMUDB:MODULE_2:b_23\
	\PWM:PWMUDB:MODULE_2:b_22\
	\PWM:PWMUDB:MODULE_2:b_21\
	\PWM:PWMUDB:MODULE_2:b_20\
	\PWM:PWMUDB:MODULE_2:b_19\
	\PWM:PWMUDB:MODULE_2:b_18\
	\PWM:PWMUDB:MODULE_2:b_17\
	\PWM:PWMUDB:MODULE_2:b_16\
	\PWM:PWMUDB:MODULE_2:b_15\
	\PWM:PWMUDB:MODULE_2:b_14\
	\PWM:PWMUDB:MODULE_2:b_13\
	\PWM:PWMUDB:MODULE_2:b_12\
	\PWM:PWMUDB:MODULE_2:b_11\
	\PWM:PWMUDB:MODULE_2:b_10\
	\PWM:PWMUDB:MODULE_2:b_9\
	\PWM:PWMUDB:MODULE_2:b_8\
	\PWM:PWMUDB:MODULE_2:b_7\
	\PWM:PWMUDB:MODULE_2:b_6\
	\PWM:PWMUDB:MODULE_2:b_5\
	\PWM:PWMUDB:MODULE_2:b_4\
	\PWM:PWMUDB:MODULE_2:b_3\
	\PWM:PWMUDB:MODULE_2:b_2\
	\PWM:PWMUDB:MODULE_2:b_1\
	\PWM:PWMUDB:MODULE_2:b_0\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM:Net_139\
	\PWM:Net_138\
	\PWM:Net_183\
	\PWM:Net_181\
	\UART:Net_452\
	\UART:Net_682\
	\UART:uncfg_rx_irq\
	\UART:Net_754\
	\UART:Net_767\
	\UART:Net_547\
	\UART:Net_891\
	\UART:Net_474\
	\UART:Net_899\
	\Timer:TimerUDB:ctrl_ten\
	\Timer:TimerUDB:ctrl_cmode_0\
	\Timer:TimerUDB:ctrl_tmode_1\
	\Timer:TimerUDB:ctrl_tmode_0\
	\Timer:TimerUDB:ctrl_ic_1\
	\Timer:TimerUDB:ctrl_ic_0\
	Net_909

    Synthesized names
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_31\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_30\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_29\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_28\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_27\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_26\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_25\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_24\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_23\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_22\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_21\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_20\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_19\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_18\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_17\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_16\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_15\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_14\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_13\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_12\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_11\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_10\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_9\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_8\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_7\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_6\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_5\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_4\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_3\
	\PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_2\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 260 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:Net_180\ to zero
Aliasing \PWM:PWMUDB:hwCapture\ to zero
Aliasing \PWM:Net_178\ to zero
Aliasing \PWM:PWMUDB:trig_out\ to one
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM:Net_179\ to one
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:km_tc\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill\ to one
Aliasing \PWM:PWMUDB:db_ph1_run_temp\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:db_ph1_run_temp\\S\ to zero
Aliasing \PWM:PWMUDB:db_ph2_run_temp\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:db_ph2_run_temp\\S\ to zero
Aliasing \PWM:PWMUDB:db_cnt_1\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:db_cnt_1\\S\ to zero
Aliasing \PWM:PWMUDB:db_cnt_0\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:db_cnt_0\\S\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM:PWMUDB:status_6\ to zero
Aliasing \PWM:PWMUDB:status_4\ to zero
Aliasing \PWM:PWMUDB:cmp2\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cs_addr_0\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:pwm1_i\ to zero
Aliasing \PWM:PWMUDB:pwm2_i\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing Net_744 to zero
Aliasing \UART:Net_459\ to zero
Aliasing \UART:Net_676\ to zero
Aliasing \UART:Net_245\ to zero
Aliasing \UART:Net_416\ to zero
Aliasing \UART:tmpOE__tx_net_0\ to one
Aliasing \UART:tmpOE__rx_net_0\ to one
Aliasing \UART:Net_747\ to zero
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing tmpOE__PWM_A_net_0 to one
Aliasing tmpOE__PWM_B_net_0 to one
Aliasing Net_12 to zero
Aliasing \Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer:TimerUDB:trigger_enable\ to one
Aliasing \Timer:TimerUDB:status_6\ to zero
Aliasing \Timer:TimerUDB:status_5\ to zero
Aliasing \Timer:TimerUDB:status_4\ to zero
Aliasing \Timer:TimerUDB:status_0\ to \Timer:TimerUDB:tc_i\
Aliasing tmpOE__ISR_Pin_net_0 to one
Aliasing \PWM:PWMUDB:prevCompare1\\D\ to \PWM:PWMUDB:pwm_temp\
Aliasing \PWM:PWMUDB:pwm_i_reg\\D\ to \PWM:PWMUDB:pwm_db\
Aliasing \PWM:PWMUDB:tc_i_reg\\D\ to \PWM:PWMUDB:status_2\
Aliasing \Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer:TimerUDB:hwEnable_reg\\D\ to \Timer:TimerUDB:run_mode\
Aliasing \Timer:TimerUDB:capture_out_reg_i\\D\ to \Timer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \PWM:Net_68\[3] = Net_745[576]
Removing Rhs of wire \PWM:PWMUDB:hwEnable\[4] = \PWM:PWMUDB:ctrl_enable\[19]
Removing Rhs of wire \PWM:PWMUDB:hwEnable\[4] = \PWM:PWMUDB:control_7\[11]
Removing Lhs of wire \PWM:Net_180\[27] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[30] = zero[10]
Removing Lhs of wire \PWM:Net_178\[32] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[35] = one[7]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[37] = \PWM:Net_186\[38]
Removing Lhs of wire \PWM:Net_186\[38] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[39] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[40] = \PWM:PWMUDB:runmode_enable\[36]
Removing Lhs of wire \PWM:Net_179\[43] = one[7]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[45] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[46] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:km_tc\[47] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[48] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[49] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[52] = one[7]
Removing Rhs of wire \PWM:PWMUDB:pwm_db\[54] = \PWM:PWMUDB:pwm_i\[68]
Removing Rhs of wire \PWM:PWMUDB:db_tc\[62] = \PWM:PWMUDB:db_cnt_zero\[86]
Removing Lhs of wire \PWM:PWMUDB:db_ph1_run_temp\\R\[64] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:db_ph1_run_temp\\S\[65] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:db_ph2_run_temp\\R\[66] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:db_ph2_run_temp\\S\[67] = zero[10]
Removing Rhs of wire Net_755[69] = \PWM:PWMUDB:ph1_i_reg\[55]
Removing Rhs of wire Net_757[70] = \PWM:PWMUDB:ph2_i_reg\[57]
Removing Lhs of wire \PWM:PWMUDB:db_cnt_load_1\[87] = \PWM:PWMUDB:dbcontrol_1\[83]
Removing Lhs of wire \PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_1\[89] = \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_1\[255]
Removing Lhs of wire \PWM:PWMUDB:db_cnt_load_0\[91] = \PWM:PWMUDB:dbcontrol_0\[84]
Removing Lhs of wire \PWM:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_0\[92] = \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_0\[256]
Removing Lhs of wire \PWM:PWMUDB:db_cnt_1\\R\[93] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:db_cnt_1\\S\[94] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:db_cnt_0\\R\[95] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:db_cnt_0\\S\[96] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_23\[137] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_22\[138] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_21\[139] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_20\[140] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_19\[141] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_18\[142] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_17\[143] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_16\[144] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_15\[145] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_14\[146] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_13\[147] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_12\[148] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_11\[149] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_10\[150] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_9\[151] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_8\[152] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_7\[153] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_6\[154] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_5\[155] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_4\[156] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_3\[157] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_2\[158] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_1\[159] = \PWM:PWMUDB:genblk7:MODIN1_1\[160]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODIN1_1\[160] = \PWM:PWMUDB:db_cnt_1\[85]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:a_0\[161] = \PWM:PWMUDB:genblk7:MODIN1_0\[162]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODIN1_0\[162] = \PWM:PWMUDB:db_cnt_0\[90]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[294] = one[7]
Removing Lhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[295] = one[7]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_2_1\[297] = \PWM:PWMUDB:MODULE_2:g2:a0:s_1\[535]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_2_0\[299] = \PWM:PWMUDB:MODULE_2:g2:a0:s_0\[536]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[300] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[301] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[302] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[303] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:status_6\[306] = zero[10]
Removing Rhs of wire \PWM:PWMUDB:status_5\[307] = \PWM:PWMUDB:final_kill_reg\[321]
Removing Lhs of wire \PWM:PWMUDB:status_4\[308] = zero[10]
Removing Rhs of wire \PWM:PWMUDB:status_3\[309] = \PWM:PWMUDB:fifo_full\[328]
Removing Rhs of wire \PWM:PWMUDB:status_1\[311] = \PWM:PWMUDB:cmp2_status_reg\[320]
Removing Rhs of wire \PWM:PWMUDB:status_0\[312] = \PWM:PWMUDB:cmp1_status_reg\[319]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status\[317] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:cmp2\[318] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[322] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[323] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[324] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[325] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[326] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[327] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[329] = \PWM:PWMUDB:tc_i\[42]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[330] = \PWM:PWMUDB:runmode_enable\[36]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[331] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:compare1\[364] = \PWM:PWMUDB:cmp1_less\[335]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[368] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[370] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[376] = \PWM:PWMUDB:cmp1\[315]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_23\[417] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_22\[418] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_21\[419] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_20\[420] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_19\[421] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_18\[422] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_17\[423] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_16\[424] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_15\[425] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_14\[426] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_13\[427] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_12\[428] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_11\[429] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_10\[430] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_9\[431] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_8\[432] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_7\[433] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_6\[434] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_5\[435] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_4\[436] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_3\[437] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_2\[438] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_1\[439] = \PWM:PWMUDB:MODIN2_1\[440]
Removing Lhs of wire \PWM:PWMUDB:MODIN2_1\[440] = \PWM:PWMUDB:dith_count_1\[296]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_0\[441] = \PWM:PWMUDB:MODIN2_0\[442]
Removing Lhs of wire \PWM:PWMUDB:MODIN2_0\[442] = \PWM:PWMUDB:dith_count_0\[298]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[574] = one[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[575] = one[7]
Removing Lhs of wire Net_744[582] = zero[10]
Removing Lhs of wire \UART:Net_459\[586] = zero[10]
Removing Lhs of wire \UART:Net_652\[587] = zero[10]
Removing Lhs of wire \UART:Net_676\[589] = zero[10]
Removing Lhs of wire \UART:Net_245\[590] = zero[10]
Removing Lhs of wire \UART:Net_416\[591] = zero[10]
Removing Rhs of wire \UART:Net_654\[592] = \UART:Net_379\[593]
Removing Lhs of wire \UART:SCBclock\[596] = \UART:Net_847\[585]
Removing Lhs of wire \UART:Net_653\[597] = zero[10]
Removing Lhs of wire \UART:Net_909\[598] = zero[10]
Removing Lhs of wire \UART:Net_663\[599] = zero[10]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[601] = one[7]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[610] = one[7]
Removing Lhs of wire \UART:Net_739\[614] = zero[10]
Removing Lhs of wire \UART:Net_747\[615] = zero[10]
Removing Lhs of wire tmpOE__Pin_1_net_0[640] = one[7]
Removing Lhs of wire tmpOE__PWM_A_net_0[646] = one[7]
Removing Lhs of wire tmpOE__PWM_B_net_0[652] = one[7]
Removing Lhs of wire Net_12[659] = zero[10]
Removing Lhs of wire \Timer:TimerUDB:ctrl_enable\[673] = \Timer:TimerUDB:control_7\[665]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_1\[675] = zero[10]
Removing Rhs of wire \Timer:TimerUDB:timer_enable\[684] = \Timer:TimerUDB:runmode_enable\[697]
Removing Rhs of wire \Timer:TimerUDB:run_mode\[685] = \Timer:TimerUDB:hwEnable\[686]
Removing Lhs of wire \Timer:TimerUDB:run_mode\[685] = \Timer:TimerUDB:control_7\[665]
Removing Lhs of wire \Timer:TimerUDB:trigger_enable\[688] = one[7]
Removing Lhs of wire \Timer:TimerUDB:tc_i\[690] = \Timer:TimerUDB:status_tc\[687]
Removing Rhs of wire Net_852[693] = \Timer:TimerUDB:tc_reg_i\[691]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load_int\[696] = \Timer:TimerUDB:capt_fifo_load\[683]
Removing Lhs of wire \Timer:TimerUDB:status_6\[699] = zero[10]
Removing Lhs of wire \Timer:TimerUDB:status_5\[700] = zero[10]
Removing Lhs of wire \Timer:TimerUDB:status_4\[701] = zero[10]
Removing Lhs of wire \Timer:TimerUDB:status_0\[702] = \Timer:TimerUDB:status_tc\[687]
Removing Lhs of wire \Timer:TimerUDB:status_1\[703] = \Timer:TimerUDB:capt_fifo_load\[683]
Removing Rhs of wire \Timer:TimerUDB:status_2\[704] = \Timer:TimerUDB:fifo_full\[705]
Removing Rhs of wire \Timer:TimerUDB:status_3\[706] = \Timer:TimerUDB:fifo_nempty\[707]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_2\[710] = zero[10]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_1\[711] = \Timer:TimerUDB:trig_reg\[698]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_0\[712] = \Timer:TimerUDB:per_zero\[689]
Removing Lhs of wire tmpOE__ISR_Pin_net_0[745] = one[7]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[751] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[752] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:pwm_db_reg\\D\[756] = \PWM:PWMUDB:pwm_db\[54]
Removing Lhs of wire \PWM:PWMUDB:ph1_i_reg\\D\[757] = \PWM:PWMUDB:ph1_i\[56]
Removing Lhs of wire \PWM:PWMUDB:ph2_i_reg\\D\[758] = \PWM:PWMUDB:ph2_i\[58]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[765] = \PWM:PWMUDB:cmp1\[315]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[766] = \PWM:PWMUDB:cmp1_status\[316]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[767] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[769] = \PWM:PWMUDB:pwm_db\[54]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[770] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[771] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:tc_i_reg\\D\[772] = \PWM:PWMUDB:status_2\[310]
Removing Lhs of wire \Timer:TimerUDB:capture_last\\D\[773] = zero[10]
Removing Lhs of wire \Timer:TimerUDB:tc_reg_i\\D\[774] = \Timer:TimerUDB:status_tc\[687]
Removing Lhs of wire \Timer:TimerUDB:hwEnable_reg\\D\[775] = \Timer:TimerUDB:control_7\[665]
Removing Lhs of wire \Timer:TimerUDB:capture_out_reg_i\\D\[776] = \Timer:TimerUDB:capt_fifo_load\[683]

------------------------------------------------------
Aliased 0 equations, 172 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 0):
\PWM:PWMUDB:cmp1\ <= (\PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:db_tc\' (cost = 56):
\PWM:PWMUDB:db_tc\ <= ((not \PWM:PWMUDB:db_cnt_1\ and not \PWM:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (not \PWM:PWMUDB:db_cnt_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_0\' (cost = 0):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_0\ <= (not \PWM:PWMUDB:db_cnt_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <= (\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <= (\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 1):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((not \PWM:PWMUDB:db_cnt_1\ and not \PWM:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer:TimerUDB:timer_enable\' (cost = 0):
\Timer:TimerUDB:timer_enable\ <= (\Timer:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM:PWMUDB:pwm_db\' (cost = 6):
\PWM:PWMUDB:pwm_db\ <= ((\PWM:PWMUDB:runmode_enable\ and \PWM:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:db_edge_rise\' (cost = 6):
\PWM:PWMUDB:db_edge_rise\ <= ((not \PWM:PWMUDB:pwm_db_reg\ and \PWM:PWMUDB:runmode_enable\ and \PWM:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:db_edge_fall\' (cost = 10):
\PWM:PWMUDB:db_edge_fall\ <= ((not \PWM:PWMUDB:runmode_enable\ and \PWM:PWMUDB:pwm_db_reg\)
	OR (not \PWM:PWMUDB:cmp1_less\ and \PWM:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_1\' (cost = 4):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:d_1\ <= ((\PWM:PWMUDB:db_cnt_1\ and \PWM:PWMUDB:db_cnt_0\)
	OR (not \PWM:PWMUDB:db_cnt_1\ and not \PWM:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <= (\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <= (\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 1):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((not \PWM:PWMUDB:db_cnt_1\ and not \PWM:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:db_ph1_run\' (cost = 5):
\PWM:PWMUDB:db_ph1_run\ <= ((not \PWM:PWMUDB:pwm_db_reg\ and \PWM:PWMUDB:runmode_enable\ and \PWM:PWMUDB:cmp1_less\)
	OR \PWM:PWMUDB:db_ph1_run_temp\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:db_ph2_run\' (cost = 7):
\PWM:PWMUDB:db_ph2_run\ <= (\PWM:PWMUDB:db_ph2_run_temp\
	OR (not \PWM:PWMUDB:runmode_enable\ and \PWM:PWMUDB:pwm_db_reg\)
	OR (not \PWM:PWMUDB:cmp1_less\ and \PWM:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:db_run\' (cost = 22):
\PWM:PWMUDB:db_run\ <= (\PWM:PWMUDB:db_ph2_run_temp\
	OR (not \PWM:PWMUDB:runmode_enable\ and \PWM:PWMUDB:pwm_db_reg\)
	OR (not \PWM:PWMUDB:cmp1_less\ and \PWM:PWMUDB:pwm_db_reg\)
	OR (not \PWM:PWMUDB:pwm_db_reg\ and \PWM:PWMUDB:runmode_enable\ and \PWM:PWMUDB:cmp1_less\)
	OR \PWM:PWMUDB:db_ph1_run_temp\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <= (\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <= (\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 1):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((not \PWM:PWMUDB:db_cnt_1\ and not \PWM:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <= (\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <= (\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 1):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((not \PWM:PWMUDB:db_cnt_1\ and not \PWM:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <= (\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <= (\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 1):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((not \PWM:PWMUDB:db_cnt_1\ and not \PWM:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <= (\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <= (\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 1):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((not \PWM:PWMUDB:db_cnt_1\ and not \PWM:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <= (\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <= (\PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 58 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[265] = \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\[274]
Removing Rhs of wire \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[275] = \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\[284]
Removing Lhs of wire \PWM:PWMUDB:final_capture\[333] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[545] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[555] = zero[10]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[565] = zero[10]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load\[683] = zero[10]
Removing Lhs of wire \Timer:TimerUDB:trig_reg\[698] = \Timer:TimerUDB:control_7\[665]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[750] = one[7]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[753] = \PWM:PWMUDB:hwEnable\[4]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[755] = one[7]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[768] = zero[10]

------------------------------------------------------
Aliased 0 equations, 12 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Jeppe\Google Drev\E4PRJ4 gDrive\Vuggesystem arbejdsdokumenter\VuggeSinus\VuggeSinus.cydsn\VuggeSinus.cyprj" -dcpsoc3 VuggeSinus.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.417ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.2177, Family: PSoC3, Started at: Wednesday, 20 May 2015 08:45:04
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jeppe\Google Drev\E4PRJ4 gDrive\Vuggesystem arbejdsdokumenter\VuggeSinus\VuggeSinus.cydsn\VuggeSinus.cyprj -d CY8C4245AXI-483 VuggeSinus.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ kept \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ kept \PWM:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Converted constant MacroCell: \PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_745_digital
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff2\
    Digital Clock 1: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_777_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: \PWM:PWMUDB:genblk1:ctrlreg\:controlcell.control_7 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: \PWM:PWMUDB:genblk1:ctrlreg\:controlcell.control_7
    UDB Clk/Enable \PWM:PWMUDB:ctrl_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: \UART:rx(0)\, \UART:tx(0)\, ISR_Pin(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = ISR_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ISR_Pin(0)__PA ,
            pad => ISR_Pin(0)_PAD );

    Pin : Name = PWM_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_A(0)__PA ,
            input => Net_755 ,
            pad => PWM_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_B(0)__PA ,
            input => Net_757 ,
            pad => PWM_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_RX
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:Net_654\ ,
            pad => \UART:rx(0)_PAD\ );

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_TX
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            input => \UART:Net_656\ ,
            pad => \UART:tx(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_755, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_745_digital) => Global
            Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:pwm_db_reg\ * 
              !\PWM:PWMUDB:db_ph1_run_temp\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_755 (fanout=1)

    MacroCell: Name=Net_757, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_745_digital) => Global
            Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)
        Main Equation            : 2 pterms
        (
              !\PWM:PWMUDB:runmode_enable\ * !\PWM:PWMUDB:pwm_db_reg\ * 
              !\PWM:PWMUDB:db_ph2_run_temp\
            + !\PWM:PWMUDB:pwm_db_reg\ * !\PWM:PWMUDB:db_ph2_run_temp\ * 
              !\PWM:PWMUDB:cmp1_less\
        );
        Output = Net_757 (fanout=1)

    MacroCell: Name=Net_852, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_777_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = Net_852 (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:db_cnt_0\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_745_digital) => Global
            Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)
        Main Equation            : 7 pterms
        !(
              !\PWM:PWMUDB:runmode_enable\ * !\PWM:PWMUDB:pwm_db_reg\ * 
              !\PWM:PWMUDB:db_ph1_run_temp\ * !\PWM:PWMUDB:db_ph2_run_temp\ * 
              \PWM:PWMUDB:db_cnt_1\
            + !\PWM:PWMUDB:runmode_enable\ * !\PWM:PWMUDB:pwm_db_reg\ * 
              !\PWM:PWMUDB:db_ph1_run_temp\ * !\PWM:PWMUDB:db_ph2_run_temp\ * 
              \PWM:PWMUDB:db_cnt_0\
            + \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:pwm_db_reg\ * 
              !\PWM:PWMUDB:db_ph1_run_temp\ * !\PWM:PWMUDB:db_ph2_run_temp\ * 
              \PWM:PWMUDB:db_cnt_1\ * \PWM:PWMUDB:cmp1_less\
            + \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:pwm_db_reg\ * 
              !\PWM:PWMUDB:db_ph1_run_temp\ * !\PWM:PWMUDB:db_ph2_run_temp\ * 
              \PWM:PWMUDB:db_cnt_0\ * \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:pwm_db_reg\ * !\PWM:PWMUDB:db_ph1_run_temp\ * 
              !\PWM:PWMUDB:db_ph2_run_temp\ * \PWM:PWMUDB:db_cnt_1\ * 
              !\PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:pwm_db_reg\ * !\PWM:PWMUDB:db_ph1_run_temp\ * 
              !\PWM:PWMUDB:db_ph2_run_temp\ * \PWM:PWMUDB:db_cnt_0\ * 
              !\PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:dbcontrol_0\ * !\PWM:PWMUDB:db_cnt_1\ * 
              !\PWM:PWMUDB:db_cnt_0\
        );
        Output = \PWM:PWMUDB:db_cnt_0\ (fanout=4)

    MacroCell: Name=\PWM:PWMUDB:db_cnt_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_745_digital) => Global
            Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)
        Main Equation            : 5 pterms
        (
              !\PWM:PWMUDB:runmode_enable\ * !\PWM:PWMUDB:pwm_db_reg\ * 
              !\PWM:PWMUDB:db_ph1_run_temp\ * !\PWM:PWMUDB:db_ph2_run_temp\ * 
              \PWM:PWMUDB:db_cnt_1\
            + \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:pwm_db_reg\ * 
              !\PWM:PWMUDB:db_ph1_run_temp\ * !\PWM:PWMUDB:db_ph2_run_temp\ * 
              \PWM:PWMUDB:db_cnt_1\ * \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:pwm_db_reg\ * !\PWM:PWMUDB:db_ph1_run_temp\ * 
              !\PWM:PWMUDB:db_ph2_run_temp\ * \PWM:PWMUDB:db_cnt_1\ * 
              !\PWM:PWMUDB:cmp1_less\
            + \PWM:PWMUDB:dbcontrol_1\ * !\PWM:PWMUDB:db_cnt_1\ * 
              !\PWM:PWMUDB:db_cnt_0\
            + \PWM:PWMUDB:db_cnt_1\ * \PWM:PWMUDB:db_cnt_0\
        );
        Output = \PWM:PWMUDB:db_cnt_1\ (fanout=4)

    MacroCell: Name=\PWM:PWMUDB:db_ph1_run_temp\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_745_digital) => Global
            Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)
        Main Equation            : 4 pterms
        (
              !\PWM:PWMUDB:runmode_enable\ * !\PWM:PWMUDB:pwm_db_reg\ * 
              \PWM:PWMUDB:db_ph1_run_temp\ * !\PWM:PWMUDB:db_cnt_1\ * 
              !\PWM:PWMUDB:db_cnt_0\
            + \PWM:PWMUDB:runmode_enable\ * !\PWM:PWMUDB:pwm_db_reg\ * 
              !\PWM:PWMUDB:db_ph1_run_temp\ * \PWM:PWMUDB:cmp1_less\
            + \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:pwm_db_reg\ * 
              \PWM:PWMUDB:db_ph1_run_temp\ * !\PWM:PWMUDB:db_cnt_1\ * 
              !\PWM:PWMUDB:db_cnt_0\ * \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:pwm_db_reg\ * \PWM:PWMUDB:db_ph1_run_temp\ * 
              !\PWM:PWMUDB:db_cnt_1\ * !\PWM:PWMUDB:db_cnt_0\ * 
              !\PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:db_ph1_run_temp\ (fanout=4)

    MacroCell: Name=\PWM:PWMUDB:db_ph2_run_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_745_digital) => Global
            Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)
        Main Equation            : 5 pterms
        (
              !\PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:pwm_db_reg\
            + \PWM:PWMUDB:runmode_enable\ * !\PWM:PWMUDB:pwm_db_reg\ * 
              \PWM:PWMUDB:db_ph2_run_temp\ * \PWM:PWMUDB:cmp1_less\
            + \PWM:PWMUDB:pwm_db_reg\ * !\PWM:PWMUDB:cmp1_less\
            + \PWM:PWMUDB:db_ph2_run_temp\ * \PWM:PWMUDB:db_cnt_1\
            + \PWM:PWMUDB:db_ph2_run_temp\ * \PWM:PWMUDB:db_cnt_0\
        );
        Output = \PWM:PWMUDB:db_ph2_run_temp\ (fanout=4)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_745_digital) => Global
            Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:pwm_db_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_745_digital) => Global
            Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:pwm_db_reg\ (fanout=6)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_745_digital) => Global
            Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:hwEnable\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=9)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_745_digital) => Global
            Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_745_digital ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
            clk_en => \PWM:PWMUDB:hwEnable\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)

    datapathcell: Name =\Timer:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_777_digital ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            z0_comb => \Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_745_digital ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:status_2\ ,
            status_0 => \PWM:PWMUDB:status_0\ ,
            clk_en => \PWM:PWMUDB:hwEnable\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)

    statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_777_digital ,
            status_3 => \Timer:TimerUDB:status_3\ ,
            status_2 => \Timer:TimerUDB:status_2\ ,
            status_0 => \Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_745_digital ,
            control_7 => \PWM:PWMUDB:hwEnable\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM:PWMUDB:genblk7:dbctrlreg\
        PORT MAP (
            clock => Net_745_digital ,
            control_7 => \PWM:PWMUDB:dbcontrol_7\ ,
            control_6 => \PWM:PWMUDB:dbcontrol_6\ ,
            control_5 => \PWM:PWMUDB:dbcontrol_5\ ,
            control_4 => \PWM:PWMUDB:dbcontrol_4\ ,
            control_3 => \PWM:PWMUDB:dbcontrol_3\ ,
            control_2 => \PWM:PWMUDB:dbcontrol_2\ ,
            control_1 => \PWM:PWMUDB:dbcontrol_1\ ,
            control_0 => \PWM:PWMUDB:dbcontrol_0\ ,
            clk_en => \PWM:PWMUDB:hwEnable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)

    controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_777_digital ,
            control_7 => \Timer:TimerUDB:control_7\ ,
            control_6 => \Timer:TimerUDB:control_6\ ,
            control_5 => \Timer:TimerUDB:control_5\ ,
            control_4 => \Timer:TimerUDB:control_4\ ,
            control_3 => \Timer:TimerUDB:control_3\ ,
            control_2 => \Timer:TimerUDB:control_2\ ,
            control_1 => \Timer:TimerUDB:control_1\ ,
            control_0 => \Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_852 );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    2 :    2 :    4 :  50.00%
Pins                          :    8 :   28 :   36 :  22.22%
UDB Macrocells                :   13 :   19 :   32 :  40.63%
UDB Unique Pterms             :   27 :   37 :   64 :  42.19%
UDB Total Pterms              :   31 :      :      : 
UDB Datapath Cells            :    2 :    2 :    4 :  50.00%
UDB Status Cells              :    2 :    2 :    4 :  50.00%
            StatusI Registers :    2 
UDB Control Cells             :    3 :    1 :    4 :  75.00%
            Control Registers :    3 
Interrupts                    :    1 :   31 :   32 :   3.13%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensors           :    0 :    1 :    1 :   0.00%
Low Power Comparators         :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    0 :    4 :    4 :   0.00%
Serial Communication Blocks   :    1 :    1 :    2 :  50.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.629ms
Tech mapping phase: Elapsed time ==> 0s.699ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0143764s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.061ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0019282 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.219ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    5 :    3 :    8 :  62.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.00
                   Pterms :            6.00
               Macrocells :            2.60
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.003ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 48, final cost is 48 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       7.00 :       4.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:db_cnt_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_745_digital) => Global
            Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)
        Main Equation            : 7 pterms
        !(
              !\PWM:PWMUDB:runmode_enable\ * !\PWM:PWMUDB:pwm_db_reg\ * 
              !\PWM:PWMUDB:db_ph1_run_temp\ * !\PWM:PWMUDB:db_ph2_run_temp\ * 
              \PWM:PWMUDB:db_cnt_1\
            + !\PWM:PWMUDB:runmode_enable\ * !\PWM:PWMUDB:pwm_db_reg\ * 
              !\PWM:PWMUDB:db_ph1_run_temp\ * !\PWM:PWMUDB:db_ph2_run_temp\ * 
              \PWM:PWMUDB:db_cnt_0\
            + \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:pwm_db_reg\ * 
              !\PWM:PWMUDB:db_ph1_run_temp\ * !\PWM:PWMUDB:db_ph2_run_temp\ * 
              \PWM:PWMUDB:db_cnt_1\ * \PWM:PWMUDB:cmp1_less\
            + \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:pwm_db_reg\ * 
              !\PWM:PWMUDB:db_ph1_run_temp\ * !\PWM:PWMUDB:db_ph2_run_temp\ * 
              \PWM:PWMUDB:db_cnt_0\ * \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:pwm_db_reg\ * !\PWM:PWMUDB:db_ph1_run_temp\ * 
              !\PWM:PWMUDB:db_ph2_run_temp\ * \PWM:PWMUDB:db_cnt_1\ * 
              !\PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:pwm_db_reg\ * !\PWM:PWMUDB:db_ph1_run_temp\ * 
              !\PWM:PWMUDB:db_ph2_run_temp\ * \PWM:PWMUDB:db_cnt_0\ * 
              !\PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:dbcontrol_0\ * !\PWM:PWMUDB:db_cnt_1\ * 
              !\PWM:PWMUDB:db_cnt_0\
        );
        Output = \PWM:PWMUDB:db_cnt_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:db_cnt_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_745_digital) => Global
            Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)
        Main Equation            : 5 pterms
        (
              !\PWM:PWMUDB:runmode_enable\ * !\PWM:PWMUDB:pwm_db_reg\ * 
              !\PWM:PWMUDB:db_ph1_run_temp\ * !\PWM:PWMUDB:db_ph2_run_temp\ * 
              \PWM:PWMUDB:db_cnt_1\
            + \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:pwm_db_reg\ * 
              !\PWM:PWMUDB:db_ph1_run_temp\ * !\PWM:PWMUDB:db_ph2_run_temp\ * 
              \PWM:PWMUDB:db_cnt_1\ * \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:pwm_db_reg\ * !\PWM:PWMUDB:db_ph1_run_temp\ * 
              !\PWM:PWMUDB:db_ph2_run_temp\ * \PWM:PWMUDB:db_cnt_1\ * 
              !\PWM:PWMUDB:cmp1_less\
            + \PWM:PWMUDB:dbcontrol_1\ * !\PWM:PWMUDB:db_cnt_1\ * 
              !\PWM:PWMUDB:db_cnt_0\
            + \PWM:PWMUDB:db_cnt_1\ * \PWM:PWMUDB:db_cnt_0\
        );
        Output = \PWM:PWMUDB:db_cnt_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM:PWMUDB:pwm_db_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_745_digital) => Global
            Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:pwm_db_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_745_digital ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
        clk_en => \PWM:PWMUDB:hwEnable\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)

statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_745_digital ,
        status_3 => \PWM:PWMUDB:status_3\ ,
        status_2 => \PWM:PWMUDB:status_2\ ,
        status_0 => \PWM:PWMUDB:status_0\ ,
        clk_en => \PWM:PWMUDB:hwEnable\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)

controlcell: Name =\PWM:PWMUDB:genblk7:dbctrlreg\
    PORT MAP (
        clock => Net_745_digital ,
        control_7 => \PWM:PWMUDB:dbcontrol_7\ ,
        control_6 => \PWM:PWMUDB:dbcontrol_6\ ,
        control_5 => \PWM:PWMUDB:dbcontrol_5\ ,
        control_4 => \PWM:PWMUDB:dbcontrol_4\ ,
        control_3 => \PWM:PWMUDB:dbcontrol_3\ ,
        control_2 => \PWM:PWMUDB:dbcontrol_2\ ,
        control_1 => \PWM:PWMUDB:dbcontrol_1\ ,
        control_0 => \PWM:PWMUDB:dbcontrol_0\ ,
        clk_en => \PWM:PWMUDB:hwEnable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)

UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:db_ph2_run_temp\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_745_digital) => Global
            Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)
        Main Equation            : 5 pterms
        (
              !\PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:pwm_db_reg\
            + \PWM:PWMUDB:runmode_enable\ * !\PWM:PWMUDB:pwm_db_reg\ * 
              \PWM:PWMUDB:db_ph2_run_temp\ * \PWM:PWMUDB:cmp1_less\
            + \PWM:PWMUDB:pwm_db_reg\ * !\PWM:PWMUDB:cmp1_less\
            + \PWM:PWMUDB:db_ph2_run_temp\ * \PWM:PWMUDB:db_cnt_1\
            + \PWM:PWMUDB:db_ph2_run_temp\ * \PWM:PWMUDB:db_cnt_0\
        );
        Output = \PWM:PWMUDB:db_ph2_run_temp\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_745_digital) => Global
            Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:hwEnable\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_755, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_745_digital) => Global
            Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:pwm_db_reg\ * 
              !\PWM:PWMUDB:db_ph1_run_temp\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_755 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_745_digital) => Global
            Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:db_ph1_run_temp\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_745_digital) => Global
            Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)
        Main Equation            : 4 pterms
        (
              !\PWM:PWMUDB:runmode_enable\ * !\PWM:PWMUDB:pwm_db_reg\ * 
              \PWM:PWMUDB:db_ph1_run_temp\ * !\PWM:PWMUDB:db_cnt_1\ * 
              !\PWM:PWMUDB:db_cnt_0\
            + \PWM:PWMUDB:runmode_enable\ * !\PWM:PWMUDB:pwm_db_reg\ * 
              !\PWM:PWMUDB:db_ph1_run_temp\ * \PWM:PWMUDB:cmp1_less\
            + \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:pwm_db_reg\ * 
              \PWM:PWMUDB:db_ph1_run_temp\ * !\PWM:PWMUDB:db_cnt_1\ * 
              !\PWM:PWMUDB:db_cnt_0\ * \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:pwm_db_reg\ * \PWM:PWMUDB:db_ph1_run_temp\ * 
              !\PWM:PWMUDB:db_cnt_1\ * !\PWM:PWMUDB:db_cnt_0\ * 
              !\PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:db_ph1_run_temp\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_745_digital) => Global
            Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_757, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_745_digital) => Global
            Clock Enable: PosEdge(\PWM:PWMUDB:hwEnable\)
        Main Equation            : 2 pterms
        (
              !\PWM:PWMUDB:runmode_enable\ * !\PWM:PWMUDB:pwm_db_reg\ * 
              !\PWM:PWMUDB:db_ph2_run_temp\
            + !\PWM:PWMUDB:pwm_db_reg\ * !\PWM:PWMUDB:db_ph2_run_temp\ * 
              !\PWM:PWMUDB:cmp1_less\
        );
        Output = Net_757 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_745_digital ,
        control_7 => \PWM:PWMUDB:hwEnable\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_852, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_777_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = Net_852 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => Net_777_digital ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        z0_comb => \Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_777_digital ,
        status_3 => \Timer:TimerUDB:status_3\ ,
        status_2 => \Timer:TimerUDB:status_2\ ,
        status_0 => \Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_777_digital ,
        control_7 => \Timer:TimerUDB:control_7\ ,
        control_6 => \Timer:TimerUDB:control_6\ ,
        control_5 => \Timer:TimerUDB:control_5\ ,
        control_4 => \Timer:TimerUDB:control_4\ ,
        control_3 => \Timer:TimerUDB:control_3\ ,
        control_2 => \Timer:TimerUDB:control_2\ ,
        control_1 => \Timer:TimerUDB:control_1\ ,
        control_0 => \Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_852 );
        Properties:
        {
            int_type = "00"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = ISR_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ISR_Pin(0)__PA ,
        pad => ISR_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=3]: 
Pin : Name = PWM_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_A(0)__PA ,
        input => Net_755 ,
        pad => PWM_A(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PWM_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_B(0)__PA ,
        input => Net_757 ,
        pad => PWM_B(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_RX
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:Net_654\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_TX
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        input => \UART:Net_656\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            dsi_in_0 => ClockBlock_Routed1 ,
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_2 => \UART:Net_847_ff2\ ,
            udb_div_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Low Power Comparator group 0: empty
Serial Communication Block group 0: 
    Scb Block @ [FFB(SCB,0)]: 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff2\ ,
            interrupt => Net_397 ,
            rx => \UART:Net_654\ ,
            tx => \UART:Net_656\ ,
            rts => \UART:Net_751\ ,
            mosi_m => \UART:Net_660\ ,
            select_m_3 => \UART:ss_3\ ,
            select_m_2 => \UART:ss_2\ ,
            select_m_1 => \UART:ss_1\ ,
            select_m_0 => \UART:ss_0\ ,
            sclk_m => \UART:Net_687\ ,
            miso_s => \UART:Net_703\ ,
            tx_req => \UART:Net_823\ ,
            rx_req => \UART:Net_824\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD Fixed Block group 0: empty
8-bit CapSense IDAC group 0: empty
7-bit CapSense IDAC group 0: empty
TCPWM Block group 0: empty
Comparator/Opamp Fixed Block group 0: empty
Temperature Sensor group 0: empty
SAR Fixed Block group 0: empty
Segment LCD Block group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_745_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_777_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
CTBMBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+-------------------
   0 |   0 |       |      NONE |         CMOS_OUT |   ISR_Pin(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |     Pin_1(0) | 
-----+-----+-------+-----------+------------------+--------------+-------------------
   1 |   3 |     * |      NONE |         CMOS_OUT |     PWM_A(0) | In(Net_755)
     |   4 |     * |      NONE |         CMOS_OUT |     PWM_B(0) | In(Net_757)
-----+-----+-------+-----------+------------------+--------------+-------------------
   4 |   0 |       |      NONE |     HI_Z_DIGITAL | \UART:rx(0)\ | FB(\UART:Net_654\)
     |   1 |       |      NONE |         CMOS_OUT | \UART:tx(0)\ | In(\UART:Net_656\)
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 0s.978ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.876ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.209ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.044ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in VuggeSinus_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.350ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.248ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.768ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.832ms
API generation phase: Elapsed time ==> 1s.426ms
Dependency generation phase: Elapsed time ==> 0s.024ms
Cleanup phase: Elapsed time ==> 0s.002ms
