| units: 0.5 tech: gf180mcuC format: MIT
x 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=40591 y=-15499 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=20374 y=-7062 pfet_03v3
x Q23 VDD a_8292_35032# VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=34384 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C a_71150_n23489# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=71815 y=-23488 nfet_03v3
x a_5326_9314# UP_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=10052 y=7878 nfet_03v3
x a_43228_8250# a_42928_8770# a_43228_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=43228 y=8250 ppolyf_u
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT a_10437_52799# 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=10437 y=52887 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=34676 y=-23492 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B a_2042_44125# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=2086 y=44557 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD a_58922_n20957# VDD s=11648,328 d=11648,328 l=112 w=224 x=59226 y=-20956 pfet_03v3
x G2_1 SD2_1 VSS VSS s=10400,304 d=10400,304 l=100 w=200 x=1200 y=11600 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK 7b_divider_magic_0.7b_counter_0.MDFF_5.QB a_66206_n9990# VSS s=11648,328 d=11648,328 l=112 w=224 x=66526 y=-9989 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VDD a_27612_n6747# VDD s=19712,624 d=11648,328 l=112 w=224 x=27700 y=-7230 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.P3 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=28611 y=-23948 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B VSS a_8980_n14804# VSS s=11648,328 d=19712,624 l=112 w=224 x=9284 y=-14803 nfet_03v3
x Q13 VSS a_85159_n15817# VSS s=11648,328 d=11648,328 l=112 w=224 x=85479 y=-15816 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A a_83419_n16192# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=84155 y=-15707 pfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54644 y=8360 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=8755 y=33060 pfet_03v3
x PFD_T2_0.INV_mag_1.IN VDD PFD_T2_0.Buffer_V_2_0.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=23785 y=9226 pfet_03v3
x PFD_T2_0.INV_mag_1.IN VSS PFD_T2_0.INV_mag_1.OUT VSS s=8800,376 d=8800,376 l=100 w=100 x=25781 y=9567 nfet_03v3
x a_49118_n8724# a_49016_n7441# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=50038 y=-8723 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD a_18618_n15150# VDD s=11648,328 d=11648,328 l=112 w=224 x=19482 y=-15082 pfet_03v3
x A1 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT VSS s=11648,328 d=11648,328 l=112 w=224 x=75172 y=-22700 nfet_03v3
x D17G VSS a_58790_n8297# VSS s=11648,328 d=11648,328 l=112 w=224 x=59110 y=-8296 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=5219 y=43013 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD a_18405_n20977# VDD s=11648,328 d=11648,328 l=112 w=224 x=18709 y=-20976 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A a_17422_n16212# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17942 y=-16211 pfet_03v3
x a_20903_8375# OUT01 PFD_T2_0.FDIV VDD s=8736,272 d=8736,272 l=100 w=168 x=21380 y=8761 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT VSS 7b_divider_magic_2.OR_magic_2.A VSS s=19712,624 d=11648,328 l=112 w=224 x=36478 y=-18210 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.P3 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=79329 y=-23928 pfet_03v3
x Q12 a_80372_n11061# a_80588_n11061# VDD s=11648,328 d=11648,328 l=112 w=224 x=80476 y=-10576 pfet_03v3
x a_49016_n7441# VSS DIV_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=51466 y=-8027 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A a_4463_44037# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4463 y=44557 pfet_03v3
x PFD_T2_0.INV_mag_0.IN VDD a_24437_9224# VDD s=5200,204 d=5200,204 l=100 w=100 x=24729 y=9224 pfet_03v3
x a_308_53639# VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=815 y=53855 nfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT VSS 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=31368 y=-22719 nfet_03v3
x a_4463_50883# VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=4947 y=50987 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D VDD a_4518_37151# VDD s=11648,328 d=11648,328 l=112 w=224 x=4518 y=37471 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK VSS a_62032_n7713# VSS s=11648,328 d=11648,328 l=112 w=224 x=61920 y=-7712 nfet_03v3
x 7b_divider_magic_1.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=3539 y=57669 pfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=2015 y=25574 pfet_03v3
x a_32357_n13416# 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=32357 y=-13371 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B a_n753_58893# a_n753_58693# VDD s=11648,328 d=11648,328 l=112 w=224 x=-752 y=58997 pfet_03v3
x a_n281_56558# VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.QB VDD s=11648,328 d=11648,328 l=112 w=224 x=-213 y=56558 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VDD a_27612_n6747# VDD s=11648,328 d=11648,328 l=112 w=224 x=27916 y=-6746 pfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=8800,376 d=5200,204 l=168 w=100 x=25538 y=105 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VSS VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VSS s=8800,376 d=5200,204 l=100 w=100 x=31385 y=3421 nfet_03v3
x a_8137_6071# a_6505_4677# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9973 y=6231 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=74115 y=-23461 nfet_03v3
x a_14642_n8360# VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=14642 y=-7875 pfet_03v3
x a_33465_n13577# 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=33681 y=-13092 pfet_03v3
x S7 VDD A_MUX_5.Tr_Gate_1.CLK VDD s=8800,376 d=5200,204 l=100 w=100 x=18218 y=-2590 pfet_03v3
x D27G a_1882_55913# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=2366 y=56561 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A a_64596_n11944# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=65116 y=-11943 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD a_22096_n8316# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=22400 y=-7875 pfet_03v3
x G_sink_dn VSS A3 VSS s=6240,224 d=6240,224 l=100 w=120 x=2786 y=15334 nfet_03v3
x ITAIL_SINK a_32731_10265# CP_1_0.VCTRL VDD s=6304,328 d=6304,328 l=112 w=56 x=34219 y=10593 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=87815 y=-10538 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D VDD a_10727_n6803# VDD s=11648,328 d=11648,328 l=112 w=224 x=11047 y=-7286 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=55630 y=5370 nfet_03v3
x a_n841_25530# PRE_SCALAR VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=1029 y=24790 nfet_03v3
x ITAIL_SINK VDD ITAIL_SINK VDD s=6304,328 d=6304,328 l=112 w=56 x=33283 y=10269 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT VDD a_17523_n23509# VDD s=11648,328 d=11648,328 l=112 w=224 x=17827 y=-22221 pfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=10612 y=-15895 pfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=25810 y=-230 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_61877_n6783# a_61616_n7713# VDD s=11648,328 d=19712,624 l=112 w=224 x=62845 y=-6782 pfet_03v3
x ITAIL ITAIL G2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=-1043 y=10836 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A VDD a_187_37545# VDD s=11648,328 d=19712,624 l=112 w=224 x=231 y=38193 pfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT VSS 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=7226 y=30998 nfet_03v3
x a_n841_25530# VSS PRE_SCALAR VSS s=29120,664 d=29120,664 l=100 w=560 x=2457 y=24094 nfet_03v3
x a_60130_n14784# VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=60866 y=-15223 pfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=91254 y=2513 pfet_03v3
x Q23 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C a_1160_39067# VDD s=19712,624 d=11648,328 l=112 w=224 x=1160 y=38955 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=33197 y=-223 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A VDD a_4463_35404# VDD s=19712,624 d=11648,328 l=112 w=224 x=4947 y=35492 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT a_17723_n23509# a_17939_n23509# VSS s=11648,328 d=11648,328 l=112 w=224 x=17827 y=-23508 nfet_03v3
x a_2290_52905# VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.QB VDD s=19712,624 d=11648,328 l=112 w=224 x=2955 y=52994 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=27255 y=3425 pfet_03v3
x a_38847_n19354# VDD 7b_divider_magic_2.mux_magic_0.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=39799 y=-18913 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A a_8980_n13372# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=9068 y=-13371 nfet_03v3
x a_50630_6066# a_50528_5246# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=51142 y=6066 nfet_03v3
x D9 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=10468 y=55359 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT a_62435_n17918# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=62523 y=-17917 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_0.mux_magic_0.IN2 VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=88816 y=-22235 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D VDD a_61877_n11999# VDD s=19712,624 d=11648,328 l=112 w=224 x=61765 y=-11998 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=5219 y=46989 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A a_69555_n20957# VDD s=11648,328 d=19712,624 l=112 w=224 x=70291 y=-20956 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT a_72137_n25018# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=72241 y=-25017 nfet_03v3
x a_66094_n15251# a_66206_n15207# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=66742 y=-15206 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=72442 y=-10658 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=90625 y=-14249 pfet_03v3
x a_50708_569# OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=55810 y=1389 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD a_84615_n12363# VDD s=11648,328 d=11648,328 l=112 w=224 x=85479 y=-11878 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B VSS a_17043_60317# VSS s=11648,328 d=11648,328 l=112 w=224 x=17043 y=60205 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q a_8336_38040# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=8336 y=38144 nfet_03v3
x VCO_DFF_C_0.OUTB VDD_TEST a_50630_6066# VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=50564 y=8360 pfet_03v3
x a_43828_11562# a_43528_12082# a_43828_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=43828 y=11562 ppolyf_u
x 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16449 y=34253 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A a_68572_n16192# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=69308 y=-15223 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT a_17974_49268# 7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A VDD s=19712,624 d=11648,328 l=112 w=224 x=17974 y=49356 pfet_03v3
x D11 VDD a_7098_55913# VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=56345 pfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=3851 y=26270 pfet_03v3
x 7b_divider_magic_2.mux_magic_0.IN2 a_39047_n19354# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=39151 y=-19353 nfet_03v3
x S1 A_MUX_1.Tr_Gate_1.CLK VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=19992 y=11877 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=26395 y=-18987 nfet_03v3
x a_12956_n9588# VSS Q07 VSS s=19712,624 d=19712,624 l=112 w=224 x=13692 y=-9587 nfet_03v3
x a_5326_9314# VSS UP_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=7808 y=8574 nfet_03v3
x A_MUX_5.Tr_Gate_1.CLK a_19375_n2567# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=19463 y=-2566 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=26983 y=3425 pfet_03v3
x a_49016_n7441# VSS DIV_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=51058 y=-8027 nfet_03v3
x a_32467_10269# a_32731_10265# VDD VDD s=12320,456 d=12320,456 l=112 w=140 x=32819 y=11093 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=67332 y=-12259 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_2.mux_magic_0.IN2 VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=37882 y=-22712 nfet_03v3
x A1 VSS a_70312_n13513# VSS s=11648,328 d=11648,328 l=112 w=224 x=70632 y=-13512 nfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=34403 y=-22262 pfet_03v3
x G_sink_up SD01 G_source_dn VSS s=6240,224 d=6240,224 l=100 w=120 x=-1338 y=15004 nfet_03v3
x a_7507_52905# VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.QB VDD s=19712,624 d=11648,328 l=112 w=224 x=8172 y=52994 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62347 y=34677 cap_mim_2f0_m4m5_noshield
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=7151 y=3241 nfet_03v3
x 7b_divider_magic_0.OR_magic_2.A VDD a_80733_n22266# VDD s=19712,624 d=11648,328 l=112 w=224 x=80821 y=-22749 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=22749 y=-19446 pfet_03v3
x LD2 VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=3178 y=46989 pfet_03v3
x Q03 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=7380 y=-17968 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.QB a_22096_n10620# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=22832 y=-11059 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B a_12956_n10996# a_12956_n9588# VDD s=11648,328 d=11648,328 l=112 w=224 x=13476 y=-10995 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT a_11368_52799# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=11368 y=52887 nfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8749 y=5417 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q VSS a_77422_n12319# VSS s=11648,328 d=11648,328 l=112 w=224 x=77742 y=-12318 nfet_03v3
x a_86893_n8380# 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=87889 y=-7932 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A a_187_37545# a_1158_38089# VSS s=19712,624 d=11648,328 l=112 w=224 x=1518 y=37545 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B a_71150_n23489# a_70934_n23489# VSS s=11648,328 d=11648,328 l=112 w=224 x=71254 y=-23488 nfet_03v3
x G_sink_up ITAIL_SINK A3 VSS s=6240,224 d=6240,224 l=100 w=120 x=2786 y=14988 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.QB VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q VSS s=11648,328 d=19712,624 l=112 w=224 x=78304 y=-15206 nfet_03v3
x G_sink_up ITAIL_SINK A3 VSS s=10560,416 d=6240,224 l=100 w=120 x=2378 y=15334 nfet_03v3
x a_50528_5246# OUTB VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=51550 y=5370 nfet_03v3
x PFD_T2_0.Buffer_V_2_0.IN a_25557_8739# VSS VSS s=8800,376 d=5200,204 l=100 w=100 x=25661 y=9055 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B a_17422_n11964# a_17510_n13416# VDD s=19712,624 d=11648,328 l=112 w=224 x=17510 y=-11963 pfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=38136 y=3598 nfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=61177 y=6857 pfet_03v3
x a_17523_n23509# VDD 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=18259 y=-22705 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT a_17723_n23509# a_17939_n23509# VSS s=11648,328 d=11648,328 l=112 w=224 x=17827 y=-23148 nfet_03v3
x S2 A_MUX_3.Tr_Gate_1.CLK VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=28910 y=10556 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=11605 y=5417 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD a_18618_n16344# VDD s=11648,328 d=11648,328 l=112 w=224 x=19482 y=-16276 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A VSS a_17510_n15772# VSS s=11648,328 d=19712,624 l=112 w=224 x=18158 y=-14803 nfet_03v3
x 7b_divider_magic_1.LD a_1882_55913# a_1926_56457# VSS s=19712,624 d=11648,328 l=112 w=224 x=1926 y=56345 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD a_73246_n9406# VDD s=19712,624 d=11648,328 l=112 w=224 x=73334 y=-9845 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.A VDD a_29583_n22286# VDD s=11648,328 d=11648,328 l=112 w=224 x=29887 y=-22285 pfet_03v3
x a_76533_n15653# 7b_divider_magic_0.7b_counter_0.MDFF_1.QB VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=77745 y=-15652 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.QB VSS a_3119_48911# VSS s=11648,328 d=11648,328 l=112 w=224 x=3119 y=49231 nfet_03v3
x a_4331_45233# VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=4398 y=45233 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=28454 y=769 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=55018 y=5370 nfet_03v3
x D11 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=17943 y=48239 pfet_03v3
x D7 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B VDD s=19712,624 d=11648,328 l=112 w=224 x=17943 y=43671 pfet_03v3
x Q25 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT a_12545_52919# VSS s=11648,328 d=19712,624 l=112 w=224 x=12545 y=53655 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_5525_49663# a_6032_48911# VSS s=19712,624 d=11648,328 l=112 w=224 x=6032 y=48799 nfet_03v3
x a_n841_25530# VSS PRE_SCALAR VSS s=29120,664 d=29120,664 l=100 w=560 x=2049 y=24094 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=72442 y=-15435 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=22914 y=-18224 nfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10426 y=9358 pfet_03v3
x G2_1 VSS G2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=996 y=10836 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT a_14677_50238# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=15205 y=50670 pfet_03v3
x D7 7b_divider_magic_1.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=11040 y=30454 nfet_03v3
x Q13 a_80588_n11061# 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C VDD s=11648,328 d=19712,624 l=112 w=224 x=80692 y=-9608 pfet_03v3
x a_70734_n18991# VDD 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=19712,624 l=112 w=224 x=71470 y=-18187 pfet_03v3
x a_25383_n15673# VSS a_26402_n15227# VSS s=11648,328 d=11648,328 l=112 w=224 x=26290 y=-15226 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=21508 y=-6702 pfet_03v3
x A_MUX_0.Tr_Gate_1.CLK VCTRL_OBV CP_1_0.VCTRL VSS s=14784,512 d=8736,272 l=100 w=168 x=45246 y=5035 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35091 y=28517 cap_mim_2f0_m4m5_noshield
x a_46528_7422# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=46528 y=7422 ppolyf_u
x A1 VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=83141 y=-19419 pfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53828 y=6850 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VDD a_78762_n11944# VDD s=11648,328 d=11648,328 l=112 w=224 x=79066 y=-11943 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q VSS a_3120_56457# VSS s=11648,328 d=11648,328 l=112 w=224 x=3120 y=56777 nfet_03v3
x D9 VDD a_5525_41257# VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=41689 pfet_03v3
x a_77222_n12319# 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=78390 y=-11878 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=8395 y=46773 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B a_n754_44237# a_n754_44037# VDD s=11648,328 d=11648,328 l=112 w=224 x=-753 y=44341 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT a_14874_n17938# 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=15394 y=-17937 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=76447 y=-17747 pfet_03v3
x a_64684_n13396# Q16 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=64684 y=-12427 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=74956 y=-18206 nfet_03v3
x Q25 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A a_3007_37649# VDD s=11648,328 d=11648,328 l=112 w=224 x=3491 y=37953 pfet_03v3
x a_50810_1389# a_50708_569# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=51730 y=1389 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_76533_n16137# a_76272_n15207# VDD s=11648,328 d=19712,624 l=112 w=224 x=77069 y=-15652 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VDD 7b_divider_magic_2.p3_gen_magic_0.P3 VDD s=19712,624 d=11648,328 l=112 w=224 x=27912 y=-22254 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=24073 y=-18989 nfet_03v3
x 7b_divider_magic_0.mux_magic_0.OR_magic_0.A a_91537_n19173# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=91625 y=-19172 nfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=37864 y=3598 nfet_03v3
x Q23 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10468 y=61549 pfet_03v3
x D7 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=13445 y=59304 pfet_03v3
x a_22967_8787# PFD_T2_0.INV_mag_1.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=24805 y=8866 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D VDD a_81640_n11999# VDD s=11648,328 d=11648,328 l=112 w=224 x=82392 y=-11998 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VDD a_60130_n10976# VDD s=11648,328 d=11648,328 l=112 w=224 x=60434 y=-10975 pfet_03v3
x a_43228_7422# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=43228 y=7422 ppolyf_u
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=86371 y=-15875 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15992 y=34037 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A VDD a_83419_n16192# VDD s=11648,328 d=19712,624 l=112 w=224 x=84155 y=-16191 pfet_03v3
x D13 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=67445 y=-22446 pfet_03v3
x LD0 VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=11044 y=-15455 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=75856 y=-19434 pfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=3443 y=26270 pfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50684 y=-9507 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B a_74786_n16192# a_74786_n14784# VDD s=11648,328 d=19712,624 l=112 w=224 x=75090 y=-15223 pfet_03v3
x a_1882_55913# VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=2366 y=55913 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=23806 y=-22261 pfet_03v3
x Q01 VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=14032 y=-18425 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B a_32357_n15772# a_32269_n16212# VDD s=19712,624 d=11648,328 l=112 w=224 x=32789 y=-15243 pfet_03v3
x S6 A_MUX_2.Tr_Gate_1.CLK VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=20358 y=8029 nfet_03v3
x D0 VDD a_22096_n9426# VDD s=11648,328 d=11648,328 l=112 w=224 x=22616 y=-9865 pfet_03v3
x A_MUX_1.Tr_Gate_1.CLK PFD_T2_0.FIN OUT21 VSS s=14784,512 d=14784,512 l=100 w=168 x=21572 y=12089 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VCO_DFF_C_0.VCO_C_0.OUTB VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=32001 y=-265 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT a_17043_52919# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=17043 y=53007 nfet_03v3
x Q17 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=58080 y=-25423 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B a_7743_39580# a_7259_40116# VDD s=11648,328 d=11648,328 l=112 w=224 x=8711 y=39900 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=75975 y=53157 cap_mim_2f0_m4m5_noshield
x a_187_37545# 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=231 y=37545 pfet_03v3
x 7b_divider_magic_2.CLK a_18618_n13577# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19266 y=-13092 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD a_77422_n8296# a_77222_n8296# VSS s=11648,328 d=19712,624 l=112 w=224 x=77958 y=-8295 nfet_03v3
x a_61877_n7267# 7b_divider_magic_0.7b_counter_0.MDFF_3.QB VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=63089 y=-7266 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT VDD a_12995_46542# VDD s=11648,328 d=11648,328 l=112 w=224 x=13479 y=46974 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B a_n754_54227# a_n754_54859# VDD s=11648,328 d=19712,624 l=112 w=224 x=214 y=54531 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD a_7790_n22436# VDD s=11648,328 d=11648,328 l=112 w=224 x=8094 y=-22435 pfet_03v3
x D4 VDD a_7440_n13533# VDD s=11648,328 d=11648,328 l=112 w=224 x=7960 y=-13092 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=72442 y=-12699 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT a_11267_n25475# 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=11787 y=-25474 pfet_03v3
x D4 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=20042 y=-24986 nfet_03v3
x G_sink_dn VSS A3 VSS s=10560,416 d=6240,224 l=100 w=120 x=2378 y=14988 nfet_03v3
x Q11 a_66024_n18402# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=66112 y=-18401 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A VDD a_20787_n25038# VDD s=19712,624 d=11648,328 l=112 w=224 x=20875 y=-25477 pfet_03v3
x a_18508_8715# PFD_T2_0.FDIV DIV_OUT2 VDD s=8736,272 d=8736,272 l=100 w=168 x=18712 y=8759 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28277 y=90117 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B a_4463_40261# a_4463_40061# VDD s=19712,624 d=11648,328 l=112 w=224 x=4947 y=40581 pfet_03v3
x a_6958_10708# VSS a_5326_9314# VSS s=29120,664 d=29120,664 l=100 w=560 x=10256 y=8574 nfet_03v3
x a_n754_44237# 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=-269 y=44125 pfet_03v3
x Q04 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17563 y=-25443 pfet_03v3
x a_89214_1773# VSS OUT1 VSS s=29120,664 d=29120,664 l=100 w=560 x=91288 y=1033 nfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=6770 y=25592 pfet_03v3
x Q14 VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=68713 y=-20468 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD a_14754_n25475# VDD s=11648,328 d=11648,328 l=112 w=224 x=15058 y=-25474 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B a_7259_54805# a_7743_55349# VDD s=11648,328 d=11648,328 l=112 w=224 x=8711 y=55021 pfet_03v3
x VCO_DFF_C_0.OUT VSS VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VSS s=5200,204 d=5200,204 l=100 w=100 x=46606 y=-38 nfet_03v3
x a_n90_33487# 7b_divider_magic_1.LD VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=-23 y=33487 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A a_68572_n6727# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=69308 y=-7694 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.A 7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=36529 y=-19447 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B a_83507_n15752# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=83939 y=-14783 nfet_03v3
x a_79531_n15752# Q14 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=79531 y=-15223 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=90247 y=-11005 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D VSS a_33798_n8400# VSS s=11648,328 d=19712,624 l=112 w=224 x=34118 y=-8399 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD a_8292_59889# VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=60753 pfet_03v3
x Q22 a_1160_39067# a_1160_39283# VDD s=11648,328 d=11648,328 l=112 w=224 x=2128 y=39171 pfet_03v3
x a_84615_n12363# 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=84831 y=-11878 pfet_03v3
x a_12956_n14804# VDD Q05 VDD s=19712,624 d=19712,624 l=112 w=224 x=13692 y=-15727 pfet_03v3
x ITAIL ITAIL G2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=588 y=10836 nfet_03v3
x A_MUX_6.IN1 VSS s=1482640,16520 l=6000 w=6000 x=81138 y=6888 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=3068 y=33089 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B a_60130_n6728# a_60130_n8136# VDD s=11648,328 d=11648,328 l=112 w=224 x=60650 y=-6727 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=16449 y=33605 pfet_03v3
x a_19584_n23509# VDD 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=19712,624 l=112 w=224 x=20320 y=-22221 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B a_8980_n13372# a_8980_n11964# VDD s=11648,328 d=19712,624 l=112 w=224 x=9716 y=-11963 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=25268 y=-7062 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=11197 y=5417 pfet_03v3
x F_IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14761 y=46883 pfet_03v3
x a_58489_5253# A1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=63183 y=6073 nfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=8448 y=27081 pfet_03v3
x a_66094_n10034# 7b_divider_magic_0.7b_counter_0.MDFF_5.QB VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=66653 y=-10435 pfet_03v3
x D16G 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=67325 y=-20925 pfet_03v3
x F_IN VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=15218 y=46451 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D VDD a_88821_n8380# VDD s=19712,624 d=11648,328 l=112 w=224 x=88709 y=-7932 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=92682 y=1817 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A a_19784_n23509# a_19584_n23509# VSS s=11648,328 d=19712,624 l=112 w=224 x=20320 y=-23508 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS a_66024_n23347# VSS s=11648,328 d=19712,624 l=112 w=224 x=66760 y=-23346 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT a_13476_56406# 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=13476 y=56494 pfet_03v3
x a_7098_39008# VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=7142 y=39008 nfet_03v3
x D16G VDD a_65792_n13557# VDD s=11648,328 d=11648,328 l=112 w=224 x=66224 y=-13072 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B VDD a_70734_n23489# VDD s=11648,328 d=11648,328 l=112 w=224 x=71038 y=-22201 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q VDD a_26072_n7122# VDD s=11648,328 d=11648,328 l=112 w=224 x=26592 y=-6681 pfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=6770 y=27132 pfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=26626 y=769 nfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=61993 y=7553 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=35205 y=-19439 pfet_03v3
x Q06 VDD a_27735_n10992# VDD s=11648,328 d=11648,328 l=112 w=224 x=28039 y=-10991 pfet_03v3
x a_50810_1389# VSS a_50708_569# VSS s=29120,664 d=29120,664 l=100 w=560 x=51118 y=1389 nfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=1811 y=26270 pfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=3035 y=26270 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=3058 y=31832 nfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50276 y=-9507 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.OUT VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=46810 y=481 nfet_03v3
x Q24 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13445 y=51150 pfet_03v3
x S6 VDD A_MUX_2.Tr_Gate_1.CLK VDD s=8800,376 d=5200,204 l=100 w=100 x=19746 y=8587 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=10268 y=41045 pfet_03v3
x a_308_53639# 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=375 y=53855 pfet_03v3
x a_43828_10734# a_43828_11254# a_43528_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=43828 y=10734 ppolyf_u
x a_28381_n15772# Q04 VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=28381 y=-14803 nfet_03v3
x D26G VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=17943 y=52322 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=89139 y=-10997 pfet_03v3
x a_14642_n12383# 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=14642 y=-12338 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B a_7259_58781# a_7743_59325# VDD s=11648,328 d=11648,328 l=112 w=224 x=8711 y=58997 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT a_17523_n23509# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=17611 y=-22705 pfet_03v3
x a_22967_8787# PFD_T2_0.INV_mag_1.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=24397 y=8866 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=32287 y=-23941 pfet_03v3
x VCTRL_OBV VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=34693 y=556 pfet_03v3
x a_68660_n8179# 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=68660 y=-8134 nfet_03v3
x a_17510_n15772# 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=17510 y=-14803 nfet_03v3
x D1 VDD a_18618_n9933# VDD s=11648,328 d=11648,328 l=112 w=224 x=19050 y=-9865 pfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53012 y=7546 pfet_03v3
x PFD_T2_0.INV_mag_1.IN VDD PFD_T2_0.INV_mag_1.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=25690 y=9888 pfet_03v3
x a_5326_9314# VSS UP_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=7400 y=8574 nfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=28319 y=3011 pfet_03v3
x a_32467_10269# a_32731_10265# VDD VDD s=12320,456 d=12320,456 l=112 w=140 x=32819 y=10265 pfet_03v3
x a_n90_29614# VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VSS s=11648,328 d=11648,328 l=112 w=224 x=899 y=29830 nfet_03v3
x PFD_T2_0.INV_mag_1.OUT a_22879_10704# VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=24944 y=10700 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_33465_n15150# a_34009_n14643# VSS s=19712,624 d=11648,328 l=112 w=224 x=33897 y=-14642 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=26344 y=-18225 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=72658 y=-16235 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D a_66793_n10920# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=67761 y=-10919 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=37989 y=-11017 pfet_03v3
x S7 a_16980_n2227# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=17369 y=-2568 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69161 y=77797 cap_mim_2f0_m4m5_noshield
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=38847 y=350 pfet_03v3
x D27G VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=13445 y=55377 pfet_03v3
x D13 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT a_66024_n22900# VDD s=11648,328 d=19712,624 l=112 w=224 x=66760 y=-22899 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=25268 y=-12719 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=36963 y=1172 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK VSS a_232_57191# VSS s=11648,328 d=11648,328 l=112 w=224 x=232 y=57079 nfet_03v3
x F_IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=2298 y=30775 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B a_2042_44125# a_2526_44669# VDD s=19712,624 d=11648,328 l=112 w=224 x=2526 y=44557 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8341 y=5417 pfet_03v3
x LD1 a_58590_n13513# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=58894 y=-13072 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=4779 y=46773 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D a_n90_31542# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=452 y=32866 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q a_14642_n12383# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=15290 y=-11898 pfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=-437 y=46773 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK VDD a_76533_n15653# VDD s=19712,624 d=11648,328 l=112 w=224 x=76421 y=-15652 pfet_03v3
x 7b_divider_magic_2.mux_magic_0.IN2 VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=37933 y=-23949 pfet_03v3
x D12 VDD a_89997_n19334# VDD s=19712,624 d=11648,328 l=112 w=224 x=90085 y=-18893 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT VSS a_22617_n20540# VSS s=11648,328 d=11648,328 l=112 w=224 x=22937 y=-20539 nfet_03v3
x A1 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=78386 y=-18207 nfet_03v3
x D16G a_65904_n20473# 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=66424 y=-20472 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.OR_magic_0.A a_10284_27286# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=11252 y=28022 pfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7162 y=9358 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D a_76272_n15207# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=76360 y=-15206 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VDD P02 VDD s=11648,328 d=11648,328 l=112 w=224 x=28344 y=-17760 pfet_03v3
x a_19584_n23509# VSS 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT VSS s=11648,328 d=19712,624 l=112 w=224 x=20320 y=-23148 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q VSS a_4838_41801# VSS s=11648,328 d=11648,328 l=112 w=224 x=4838 y=42121 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A a_79443_n16192# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=80179 y=-15707 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=84494 y=-22701 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82789 y=53157 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=39475 y=-14269 pfet_03v3
x a_4518_56714# a_5448_57191# a_4935_56558# VSS s=11648,328 d=11648,328 l=112 w=224 x=5448 y=57295 nfet_03v3
x D2 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=12922 y=-22466 pfet_03v3
x D5 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT a_14754_n24991# VDD s=11648,328 d=19712,624 l=112 w=224 x=15490 y=-24990 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD a_11285_n17938# VDD s=11648,328 d=11648,328 l=112 w=224 x=11589 y=-17937 pfet_03v3
x a_10727_n12503# 7b_divider_magic_2.7b_counter_0.MDFF_0.QB VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11939 y=-12502 pfet_03v3
x a_58489_5253# A1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=58695 y=5377 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B a_14677_48177# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14721 y=48609 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=3517 y=32048 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.DFF_magic_0.D VDD s=11648,328 d=11648,328 l=112 w=224 x=83522 y=-17740 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B a_17510_n8199# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=17942 y=-8154 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_2376_42855# a_2955_42690# VDD s=19712,624 d=11648,328 l=112 w=224 x=2955 y=42578 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B a_70934_n23489# a_71150_n23489# VSS s=11648,328 d=11648,328 l=112 w=224 x=71038 y=-23128 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=27236 y=-22262 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A a_8980_n10996# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=9068 y=-10995 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=30073 y=768 nfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=83437 y=-23462 nfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53420 y=6850 pfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=1403 y=26270 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=33184 y=-9338 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.D VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=30970 y=-6289 pfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=84761 y=-23464 nfet_03v3
x D0 7b_divider_magic_2.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=38259 y=-18100 pfet_03v3
x a_7259_50987# VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=8227 y=50987 pfet_03v3
x G2_1 VSS G2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=-635 y=10836 nfet_03v3
x 7b_divider_magic_2.CLK VSS a_19162_n13533# VSS s=11648,328 d=11648,328 l=112 w=224 x=19482 y=-13532 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK 7b_divider_magic_1.7b_counter_0.MDFF_5.QB a_2509_53017# VSS s=11648,328 d=11648,328 l=112 w=224 x=2509 y=53337 nfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=59137 y=7553 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q a_15186_n7122# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=15290 y=-7121 nfet_03v3
x 7b_divider_magic_2.OR_magic_2.A VDD a_29583_n22286# VDD s=19712,624 d=11648,328 l=112 w=224 x=29671 y=-22769 pfet_03v3
x G_source_dn G_source_dn G_source_up VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=-241 y=16064 pfet_03v3
x LD1 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=58002 y=-16235 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=16398 y=-12279 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A a_26072_n7122# a_26272_n7122# VSS s=19712,624 d=11648,328 l=112 w=224 x=26160 y=-7121 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT VSS a_11150_50005# VSS s=11648,328 d=11648,328 l=112 w=224 x=11150 y=50454 nfet_03v3
x D0 VDD a_26072_n8316# VDD s=11648,328 d=11648,328 l=112 w=224 x=26592 y=-7875 pfet_03v3
x a_68660_n8179# 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=68660 y=-7210 pfet_03v3
x Q04 a_18405_n20046# 7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A VSS s=19712,624 d=11648,328 l=112 w=224 x=18493 y=-20045 nfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53600 y=2869 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=27255 y=2605 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT a_34443_2598# VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VSS s=5200,204 d=8800,376 l=168 w=100 x=35091 y=3034 nfet_03v3
x a_89214_1773# VSS OUT1 VSS s=29120,664 d=29120,664 l=100 w=560 x=93736 y=337 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_7593_42855# a_8172_42690# VDD s=19712,624 d=11648,328 l=112 w=224 x=8172 y=42578 pfet_03v3
x a_8980_n14804# VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK VSS s=19712,624 d=19712,624 l=112 w=224 x=9716 y=-14803 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=75975 y=46997 cap_mim_2f0_m4m5_noshield
x a_50810_1389# a_50708_569# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54212 y=3683 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10260 y=37233 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A VDD a_7743_35604# VDD s=19712,624 d=11648,328 l=112 w=224 x=8227 y=35492 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT a_71937_n20520# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=72673 y=-20959 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D VDD a_76533_n10920# VDD s=11648,328 d=11648,328 l=112 w=224 x=76853 y=-10919 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=24706 y=-23948 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=31800 y=-22262 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.QB VSS a_70312_n10600# VSS s=11648,328 d=11648,328 l=112 w=224 x=70632 y=-10599 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=7955 y=37252 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=1838 y=35097 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28277 y=83957 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_7726_53017# 7b_divider_magic_1.7b_counter_0.MDFF_4.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=7726 y=53121 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A a_n886_41257# a_n379_41801# VSS s=19712,624 d=11648,328 l=112 w=224 x=-378 y=41689 nfet_03v3
x Q05 a_30024_n10992# 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=30544 y=-10991 pfet_03v3
x a_49118_n8724# VDD_TEST a_49016_n7441# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51908 y=-11017 pfet_03v3
x Q27 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=13445 y=61567 pfet_03v3
x Q24 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=13445 y=50502 pfet_03v3
x D16G a_66336_n13513# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=66440 y=-13512 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B a_68660_n8179# a_68572_n6727# VDD s=11648,328 d=11648,328 l=112 w=224 x=68876 y=-6726 pfet_03v3
x LD2 VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=-797 y=51883 pfet_03v3
x D11 VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=12988 y=48455 nfet_03v3
x D7 a_1925_45777# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=1925 y=45881 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A a_33465_n16344# a_34009_n15837# VSS s=19712,624 d=11648,328 l=112 w=224 x=33897 y=-15836 nfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=82518 y=-22242 pfet_03v3
x a_22417_n25038# VSS 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C VSS s=19712,624 d=19712,624 l=112 w=224 x=23585 y=-25037 nfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=7068 y=-6703 pfet_03v3
x 7b_divider_magic_0.mux_magic_0.AND2_magic_0.A a_89997_n18140# a_90197_n18140# VSS s=19712,624 d=11648,328 l=112 w=224 x=90085 y=-18139 nfet_03v3
x UP a_32939_9624# VSS VSS s=3712,184 d=6304,328 l=112 w=56 x=33051 y=9824 nfet_03v3
x 7b_divider_magic_1.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=3179 y=61645 pfet_03v3
x a_87746_n13362# VDD 7b_divider_magic_0.OR_magic_1.VOUT VDD s=19712,624 d=19712,624 l=112 w=224 x=88482 y=-12921 pfet_03v3
x D14 a_62851_n23347# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=62955 y=-23346 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK 7b_divider_magic_0.7b_counter_0.MDFF_3.QB a_62896_n7713# VSS s=11648,328 d=11648,328 l=112 w=224 x=63216 y=-7712 nfet_03v3
x 7b_divider_magic_1.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=-796 y=61645 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=26983 y=2605 pfet_03v3
x G1_2 SD0_1 VDD_TEST VDD_TEST s=4160,184 d=4160,184 l=100 w=80 x=1200 y=14366 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT VSS a_15648_50005# VSS s=19712,624 d=19712,624 l=112 w=224 x=15648 y=49893 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD a_7772_n25475# VDD s=11648,328 d=11648,328 l=112 w=224 x=8076 y=-25474 pfet_03v3
x D17G VSS a_62766_n9407# VSS s=11648,328 d=11648,328 l=112 w=224 x=63086 y=-9406 nfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=35629 y=764 pfet_03v3
x Q11 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=65182 y=-22446 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=90676 y=337 nfet_03v3
x VCTRL_OBV VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=29321 y=3015 pfet_03v3
x D15 VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=60361 y=-22903 nfet_03v3
x Q12 VSS a_73446_n12319# VSS s=11648,328 d=11648,328 l=112 w=224 x=73766 y=-12318 nfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=41416 y=-15489 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B a_17510_n8199# a_17422_n6747# VDD s=19712,624 d=11648,328 l=112 w=224 x=17942 y=-7230 pfet_03v3
x ITAIL ITAIL G2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=-227 y=10836 nfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52376 y=2173 pfet_03v3
x Q21 VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=10925 y=54249 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A VDD a_4463_35404# VDD s=11648,328 d=11648,328 l=112 w=224 x=4463 y=35708 pfet_03v3
x D17G a_62833_n20026# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=62937 y=-20025 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B a_13446_n11964# a_13534_n13416# VDD s=19712,624 d=11648,328 l=112 w=224 x=13534 y=-11963 pfet_03v3
x A1 VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=85844 y=-17741 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=36825 y=-23484 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B a_8980_n16212# a_8980_n14804# VDD s=11648,328 d=19712,624 l=112 w=224 x=9284 y=-15727 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B a_60130_n16192# a_60130_n14784# VDD s=11648,328 d=11648,328 l=112 w=224 x=60650 y=-16191 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT a_66320_n20026# VSS s=11648,328 d=11648,328 l=112 w=224 x=66208 y=-20025 nfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=7989 y=29863 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55533 y=71637 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B a_23636_n13372# a_23636_n11964# VDD s=11648,328 d=19712,624 l=112 w=224 x=24372 y=-11963 pfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=39742 y=-15948 pfet_03v3
x 7b_divider_magic_2.CLK a_7440_n9427# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8176 y=-9866 pfet_03v3
x D9 a_7142_45777# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=7142 y=45881 nfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8137 y=4721 pfet_03v3
x Q17 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=58296 y=-20468 nfet_03v3
x D5 a_15170_n24544# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=15274 y=-24543 nfet_03v3
x D14 a_62435_n22900# 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=62955 y=-22899 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16440 y=44856 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=36665 y=-11017 pfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=92886 y=2513 pfet_03v3
x a_5525_59889# 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=60105 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK 7b_divider_magic_1.7b_counter_0.MDFF_0.QB a_5448_56327# VSS s=11648,328 d=11648,328 l=112 w=224 x=5448 y=56647 nfet_03v3
x D16 VSS a_62766_n14623# VSS s=11648,328 d=11648,328 l=112 w=224 x=63086 y=-14622 nfet_03v3
x Q01 VDD a_14874_n18422# VDD s=11648,328 d=11648,328 l=112 w=224 x=15178 y=-18421 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=39097 y=-11025 pfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=10612 y=-16255 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=8395 y=61429 pfet_03v3
x a_88821_n8380# VSS 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VSS s=11648,328 d=19712,624 l=112 w=224 x=90033 y=-8379 nfet_03v3
x a_50528_5246# OUTB VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=52774 y=6066 nfet_03v3
x Q04 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=17779 y=-20488 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT a_34443_2598# VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VSS s=5200,204 d=8800,376 l=168 w=100 x=35091 y=2598 nfet_03v3
x A1 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=78221 y=-23920 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK VDD a_14944_n15271# VDD s=11648,328 d=11648,328 l=112 w=224 x=16395 y=-15672 pfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=38136 y=2598 nfet_03v3
x PFD_T2_0.INV_mag_0.OUT a_22879_10704# a_22966_11778# VSS s=8800,376 d=5200,204 l=100 w=100 x=22967 y=10704 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D a_81640_n11999# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=82176 y=-12482 pfet_03v3
x a_81440_n11999# a_81917_n12929# a_80941_n13148# VSS s=11648,328 d=11648,328 l=112 w=224 x=82021 y=-12928 nfet_03v3
x D1 a_15186_n8316# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=15290 y=-8315 nfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53192 y=2869 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D a_n90_31542# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=899 y=32434 nfet_03v3
x Q26 VDD a_12992_56406# VDD s=11648,328 d=19712,624 l=112 w=224 x=12992 y=57142 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B a_2526_50451# a_2042_50987# VDD s=11648,328 d=11648,328 l=112 w=224 x=3494 y=50771 pfet_03v3
x Q16 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=61791 y=-20925 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=82395 y=-15875 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.QB VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q VDD s=19712,624 d=19712,624 l=112 w=224 x=63305 y=-11998 pfet_03v3
x D9 a_6032_41801# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=6032 y=41905 nfet_03v3
x a_68673_n18991# VSS 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=69409 y=-18630 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A VDD a_79443_n16192# VDD s=11648,328 d=19712,624 l=112 w=224 x=80179 y=-16191 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD a_26072_n8316# a_26272_n8316# VSS s=19712,624 d=11648,328 l=112 w=224 x=26160 y=-8315 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT VDD d=19712,624 l=112 w=224 x=20664 y=-22705 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.QB VDD a_33465_n12383# VDD s=11648,328 d=11648,328 l=112 w=224 x=33897 y=-11898 pfet_03v3
x Q15 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=65062 y=-20925 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=71524 y=-15875 pfet_03v3
x a_10727_n7287# VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.QB VDD s=19712,624 d=11648,328 l=112 w=224 x=11723 y=-7286 pfet_03v3
x D1 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=16511 y=-17968 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=38151 y=-14269 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=72442 y=-11018 pfet_03v3
x a_58489_5253# A1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=60327 y=5377 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=15981 y=45316 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.p3_gen_magic_0.P3 VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15211 y=40369 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.QB 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=65878 y=-15206 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK VDD a_10727_n12503# VDD s=19712,624 d=11648,328 l=112 w=224 x=10615 y=-12502 pfet_03v3
x A_MUX_3.Tr_Gate_1.CLK UP1 UP VSS s=14784,512 d=14784,512 l=100 w=168 x=27534 y=11004 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.QB VSS a_58790_n12319# VSS s=11648,328 d=11648,328 l=112 w=224 x=59110 y=-12318 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.QB VDD a_3075_45233# VDD s=11648,328 d=11648,328 l=112 w=224 x=3559 y=45665 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.QB VSS a_8336_45777# VSS s=11648,328 d=11648,328 l=112 w=224 x=8336 y=46097 nfet_03v3
x D14 VDD a_77222_n13513# VDD s=11648,328 d=11648,328 l=112 w=224 x=77742 y=-13072 pfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=21614 y=-22261 pfet_03v3
x Q25 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13445 y=54369 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=8755 y=48339 pfet_03v3
x Q12 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=62025 y=-17948 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82789 y=46997 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK a_44716_n517# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=44804 y=-516 nfet_03v3
x A1 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=88196 y=-9319 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=2739 y=61429 nfet_03v3
x a_8292_35032# VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=8336 y=35032 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B VDD a_19584_n23509# VDD s=11648,328 d=11648,328 l=112 w=224 x=19888 y=-22705 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_76688_n9990# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=77224 y=-9989 nfet_03v3
x D13 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=67229 y=-17948 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=76231 y=-22698 nfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=37864 y=2598 nfet_03v3
x D27G VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=17486 y=55593 nfet_03v3
x D9 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT a_10921_56388# VDD s=11648,328 d=11648,328 l=112 w=224 x=10921 y=56692 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=30077 y=-498 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=25651 y=2195 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=8783 y=3241 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT a_14935_52799# 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=14935 y=52887 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A a_11416_n10621# a_11616_n10621# VSS s=19712,624 d=11648,328 l=112 w=224 x=11504 y=-10620 nfet_03v3
x Q14 a_69555_n24524# 7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A VSS s=19712,624 d=11648,328 l=112 w=224 x=69643 y=-24523 nfet_03v3
x a_50708_569# OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=52954 y=693 nfet_03v3
x Q22 VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=10925 y=57838 nfet_03v3
x a_91537_n19173# VDD OUT11 VDD s=19712,624 d=19712,624 l=112 w=224 x=92273 y=-18248 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK 7b_divider_magic_2.7b_counter_0.MDFF_1.QB a_26402_n15227# VSS s=11648,328 d=11648,328 l=112 w=224 x=26722 y=-15226 nfet_03v3
x F_IN a_7142_34064# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=7142 y=34168 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VSS VCO_DFF_C_0.VCO_C_0.OUT VSS s=5200,204 d=5200,204 l=100 w=100 x=31758 y=484 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT VSS 7b_divider_magic_1.OR_magic_2.A VSS s=19712,624 d=11648,328 l=112 w=224 x=10710 y=31803 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D VDD a_86893_n8380# VDD s=11648,328 d=19712,624 l=112 w=224 x=87213 y=-7932 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=40534 y=-14726 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B a_12956_n16212# a_12956_n14804# VDD s=11648,328 d=11648,328 l=112 w=224 x=13476 y=-16211 pfet_03v3
x a_86893_n8380# VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD s=11648,328 d=19712,624 l=112 w=224 x=88105 y=-7456 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D a_n698_56914# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=-697 y=57450 pfet_03v3
x D3 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=9211 y=-22466 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_10466_n12949# a_10727_n12019# VDD s=11648,328 d=11648,328 l=112 w=224 x=11479 y=-12018 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B a_4463_50251# a_4463_50883# VDD s=11648,328 d=11648,328 l=112 w=224 x=4463 y=50771 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=11946 y=45532 pfet_03v3
x a_14944_n10054# a_15056_n10010# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=15592 y=-10009 nfet_03v3
x D12 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=60775 y=-20925 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14761 y=43848 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_0.IN a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=29399 y=333 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=34694 y=-18218 nfet_03v3
x a_58591_6073# VSS a_58489_5253# VSS s=29120,664 d=29120,664 l=100 w=560 x=58899 y=6073 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=15218 y=43416 nfet_03v3
x a_74786_n14784# VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=75522 y=-15223 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VCO_DFF_C_0.VCO_C_0.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=31962 y=806 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A a_7743_59325# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=7743 y=59429 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT a_11150_50005# a_11150_50782# VSS s=11648,328 d=11648,328 l=112 w=224 x=11510 y=50670 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD a_4331_41257# VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=42121 pfet_03v3
x Q12 a_80372_n11061# a_80588_n11061# VDD s=11648,328 d=11648,328 l=112 w=224 x=80476 y=-9124 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A a_17422_n10995# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=18158 y=-10026 pfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=63013 y=8367 pfet_03v3
x a_49118_n8724# a_49016_n7441# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51704 y=-11017 pfet_03v3
x a_5326_9314# VSS UP_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=8216 y=7878 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=24865 y=-17767 pfet_03v3
x a_2376_42855# a_2290_41559# a_2509_42535# VSS s=11648,328 d=11648,328 l=112 w=224 x=2509 y=42855 nfet_03v3
x PFD_T2_0.INV_mag_0.OUT a_22880_9797# a_22967_8787# VSS s=8800,376 d=5200,204 l=100 w=100 x=22968 y=9797 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11946 y=41210 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D VDD a_2955_52430# VDD s=19712,624 d=11648,328 l=112 w=224 x=3439 y=51886 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_25383_n15673# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=25487 y=-15672 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT a_73567_n25018# a_73767_n25018# VSS s=19712,624 d=11648,328 l=112 w=224 x=73655 y=-25017 nfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_0.mux_magic_0.IN2 VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=89032 y=-22692 nfet_03v3
x A1 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=85493 y=-10997 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT a_10437_56388# 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=10437 y=56476 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C a_19584_n19011# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20104 y=-17723 pfet_03v3
x a_60130_n9568# VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK VSS s=19712,624 d=19712,624 l=112 w=224 x=60866 y=-9567 nfet_03v3
x Q17 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=58512 y=-25423 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT VDD 7b_divider_magic_2.OR_magic_2.A VDD s=11648,328 d=11648,328 l=112 w=224 x=36694 y=-17753 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A a_17422_n16212# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=18158 y=-15727 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT a_11285_n22436# VDD s=11648,328 d=19712,624 l=112 w=224 x=12021 y=-22435 pfet_03v3
x LD2 VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=2 y=48339 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62347 y=71637 cap_mim_2f0_m4m5_noshield
x Q06 VDD a_27735_n10992# VDD s=11648,328 d=11648,328 l=112 w=224 x=28039 y=-10507 pfet_03v3
x a_90846_3167# VDD_TEST a_89214_1773# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=90846 y=3327 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT a_7790_n22436# VDD s=11648,328 d=19712,624 l=112 w=224 x=8526 y=-22435 pfet_03v3
x a_44728_12390# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=44728 y=12390 ppolyf_u
x 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q VSS a_62766_n15817# VSS s=11648,328 d=11648,328 l=112 w=224 x=63086 y=-15816 nfet_03v3
x D13 a_66440_n18849# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=66544 y=-18848 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=86371 y=-16235 pfet_03v3
x Q12 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=61377 y=-22446 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.QB VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q VSS s=11648,328 d=19712,624 l=112 w=224 x=27154 y=-10009 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=25138 y=-230 nfet_03v3
x D9 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=14966 y=55359 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=92998 y=-15928 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_2.DFF_magic_0.D 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=32588 y=-17760 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=14762 y=42369 pfet_03v3
x Q14 VDD a_81174_n10972# VDD s=11648,328 d=11648,328 l=112 w=224 x=81478 y=-10487 pfet_03v3
x a_23636_n14804# VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D VSS s=19712,624 d=19712,624 l=112 w=224 x=24372 y=-14803 nfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3539 y=61861 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK VDD a_29791_n13168# VDD s=11648,328 d=11648,328 l=112 w=224 x=31242 y=-12502 pfet_03v3
x a_25383_n10456# 7b_divider_magic_2.7b_counter_0.MDFF_6.QB VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=26595 y=-10455 pfet_03v3
x S6 VSS A_MUX_2.Tr_Gate_1.CLK VSS s=8800,376 d=5200,204 l=100 w=100 x=19746 y=8029 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=21292 y=-10238 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B a_4463_54227# a_4463_54859# VDD s=11648,328 d=19712,624 l=112 w=224 x=5431 y=54531 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.QB VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q VDD s=19712,624 d=19712,624 l=112 w=224 x=3439 y=53426 pfet_03v3
x a_49118_n8724# a_49016_n7441# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52928 y=-11017 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_4935_38147# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5002 y=37255 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=11939 y=33752 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=20590 y=-11919 pfet_03v3
x a_7259_36140# VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=7743 y=36140 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=4779 y=61429 pfet_03v3
x LD2 a_308_45233# a_815_45777# VSS s=19712,624 d=11648,328 l=112 w=224 x=815 y=45665 nfet_03v3
x 7b_divider_magic_1.OR_magic_2.A 7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=11947 y=32184 pfet_03v3
x Q14 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=68929 y=-24966 nfet_03v3
x a_6505_4677# VSS DN_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=11027 y=3241 nfet_03v3
x a_n753_58893# 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=655 y=58781 nfet_03v3
x D14 a_73246_n14623# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=73982 y=-15062 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10267 y=44475 pfet_03v3
x Q14 VDD a_69555_n20473# VDD s=11648,328 d=11648,328 l=112 w=224 x=69859 y=-20472 pfet_03v3
x a_49118_n8724# VSS a_49016_n7441# VSS s=29120,664 d=29120,664 l=100 w=560 x=49834 y=-8723 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=84638 y=-18970 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48719 y=28517 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=36558 y=-22263 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=36419 y=-57 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B a_28381_n15772# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=28813 y=-14803 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT a_15866_52799# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=15866 y=52887 nfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=37283 y=-14269 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.QB 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=15071 y=-15672 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=32719 y=-23941 pfet_03v3
x a_4331_53639# VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=53639 pfet_03v3
x DN VDD a_32467_10269# VDD s=6304,328 d=6304,328 l=112 w=56 x=32355 y=10269 pfet_03v3
x Q06 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=10209 y=-20945 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=35491 y=3034 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=77329 y=-19426 pfet_03v3
x A1 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=81330 y=-17740 pfet_03v3
x a_14642_n13577# VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=14642 y=-13092 pfet_03v3
x 7b_divider_magic_1.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=8755 y=61645 pfet_03v3
x D8 VSS a_815_52887# VSS s=11648,328 d=11648,328 l=112 w=224 x=815 y=53207 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A VDD a_4463_50251# VDD s=19712,624 d=11648,328 l=112 w=224 x=4947 y=50339 pfet_03v3
x Q01 VDD a_29222_n11081# VDD s=19712,624 d=11648,328 l=112 w=224 x=29110 y=-8660 pfet_03v3
x A_MUX_4.Tr_Gate_1.CLK VSS a_27423_7180# VSS s=8736,272 d=14784,512 l=100 w=168 x=28016 y=7694 nfet_03v3
x D7 VSS a_12545_60317# VSS s=11648,328 d=11648,328 l=112 w=224 x=12545 y=60205 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=75975 y=90117 cap_mim_2f0_m4m5_noshield
x D2 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=12706 y=-17968 pfet_03v3
x VCTRL_OBV VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=28961 y=3559 pfet_03v3
x a_11416_n14643# 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=12584 y=-15082 pfet_03v3
x a_5525_53639# 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=5592 y=53855 pfet_03v3
x a_n754_50883# VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK VSS s=19712,624 d=19712,624 l=112 w=224 x=654 y=50987 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B a_8188_n24544# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=8292 y=-24543 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=71308 y=-6682 pfet_03v3
x Q21 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10468 y=54465 pfet_03v3
x 7b_divider_magic_0.OR_magic_2.A VSS 7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=87679 y=-18970 nfet_03v3
x a_44728_9906# a_44728_10426# a_44428_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=44728 y=9906 ppolyf_u
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q VSS s=19712,624 d=11648,328 l=112 w=224 x=2288 y=29667 nfet_03v3
x D27G VSS a_17043_56822# VSS s=11648,328 d=11648,328 l=112 w=224 x=17043 y=56710 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D a_10727_n12019# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10831 y=-12018 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_n698_56714# a_n698_56914# VDD s=19712,624 d=11648,328 l=112 w=224 x=-697 y=56802 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A a_14642_n12383# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=15722 y=-11898 pfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54644 y=7546 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=34313 y=-18980 nfet_03v3
x 7b_divider_magic_0.mux_magic_0.IN2 VDD a_89997_n19334# VDD s=11648,328 d=11648,328 l=112 w=224 x=90517 y=-18893 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=90841 y=-14708 nfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55256 y=8360 pfet_03v3
x A_MUX_3.Tr_Gate_1.CLK a_27480_10186# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=27869 y=10700 nfet_03v3
x a_8980_n8156# VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D VSS s=19712,624 d=19712,624 l=112 w=224 x=9716 y=-8155 nfet_03v3
x Q23 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=14966 y=61549 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=17943 y=59304 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT a_11368_56388# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=11368 y=56476 nfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=6913 y=6231 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q VDD a_n886_41257# VDD s=11648,328 d=11648,328 l=112 w=224 x=-818 y=41689 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=84926 y=-22701 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT a_13039_45456# a_12995_44912# VSS s=11648,328 d=19712,624 l=112 w=224 x=13039 y=45992 nfet_03v3
x a_17510_n10555# 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=17510 y=-10026 pfet_03v3
x G_sink_up G_sink_up G_sink_dn VSS s=6240,224 d=6240,224 l=100 w=120 x=1452 y=15004 nfet_03v3
x a_90846_3167# VSS a_89214_1773# VSS s=29120,664 d=29120,664 l=100 w=560 x=92920 y=1033 nfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=91741 y=-15936 pfet_03v3
x S4 A_MUX_0.Tr_Gate_1.CLK VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=44205 y=5551 pfet_03v3
x Q05 VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=13912 y=-24986 nfet_03v3
x a_28381_n15772# Q04 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=28381 y=-15727 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_7098_45233# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=7582 y=46313 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9973 y=5417 pfet_03v3
x D26G a_6032_52887# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=6032 y=52991 nfet_03v3
x D15 a_59356_n23347# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=59460 y=-23346 nfet_03v3
x Q05 a_14754_n20493# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=14842 y=-20492 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_66793_n10920# a_66593_n10920# VDD s=11648,328 d=11648,328 l=112 w=224 x=66897 y=-10919 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16448 y=43791 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=73848 y=-17747 pfet_03v3
x D6 a_11616_n9427# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=11720 y=-9426 nfet_03v3
x a_17510_n15772# 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=17510 y=-15727 pfet_03v3
x a_49118_n8724# VSS a_49016_n7441# VSS s=29120,664 d=29120,664 l=100 w=560 x=49426 y=-8723 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD a_7440_n7123# VDD s=19712,624 d=11648,328 l=112 w=224 x=7528 y=-6682 pfet_03v3
x a_42928_9078# a_42628_9598# a_42928_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=42928 y=9078 ppolyf_u
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B a_32269_n16212# a_32357_n15772# VDD s=19712,624 d=11648,328 l=112 w=224 x=32357 y=-16211 pfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8794 y=9358 pfet_03v3
x Q05 a_30024_n10992# 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=30544 y=-10507 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT a_10179_50238# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10707 y=50670 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD a_3075_49879# VDD s=19712,624 d=11648,328 l=112 w=224 x=3559 y=48799 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A a_13039_47086# a_12995_46542# VSS s=11648,328 d=19712,624 l=112 w=224 x=13039 y=47622 nfet_03v3
x a_1882_59889# VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=2366 y=59889 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15219 y=37129 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A a_85159_n12319# a_84615_n12363# VSS s=11648,328 d=19712,624 l=112 w=224 x=85695 y=-12318 nfet_03v3
x a_49118_n8724# VDD_TEST a_49016_n7441# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51500 y=-11017 pfet_03v3
x Q25 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=17486 y=54585 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=30077 y=-874 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT VDD a_17493_46542# VDD s=11648,328 d=11648,328 l=112 w=224 x=17977 y=46974 pfet_03v3
x A1 VDD a_73246_n7102# VDD s=11648,328 d=11648,328 l=112 w=224 x=73766 y=-6661 pfet_03v3
x D12 a_59338_n20026# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=59442 y=-20025 nfet_03v3
x VCO_DFF_C_0.OUTB VSS a_58591_6073# VSS s=49280,1296 d=29120,664 l=100 w=560 x=58491 y=6073 nfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=27287 y=-23940 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.P3 a_29583_n23694# a_29583_n22286# VDD s=11648,328 d=19712,624 l=112 w=224 x=30319 y=-22285 pfet_03v3
x a_30290_n12019# a_29791_n13168# a_30767_n12949# VSS s=11648,328 d=11648,328 l=112 w=224 x=31087 y=-12948 nfet_03v3
x 7b_divider_magic_0.mux_magic_0.IN1 7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=94782 y=-15936 pfet_03v3
x a_n90_29614# 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=452 y=29614 pfet_03v3
x D5 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=16391 y=-25443 pfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=62194 y=-15875 pfet_03v3
x D16G 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=67541 y=-20468 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4419 y=48123 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=86501 y=-9318 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C a_71150_n18991# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=71815 y=-18990 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.QB a_73246_n15817# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=73982 y=-16256 pfet_03v3
x D4 a_18821_n20046# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=18925 y=-20045 nfet_03v3
x 7b_divider_magic_2.mux_magic_0.OR_magic_0.A VDD a_40387_n17785# VDD s=19712,624 d=11648,328 l=112 w=224 x=40475 y=-18752 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A a_8980_n16212# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=9068 y=-16211 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT a_62851_n18849# VSS s=11648,328 d=11648,328 l=112 w=224 x=62739 y=-18848 nfet_03v3
x a_44728_11562# a_44728_12082# a_44428_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=44728 y=11562 ppolyf_u
x D15 a_58940_n22900# 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=59460 y=-22899 pfet_03v3
x 7b_divider_magic_2.CLK VSS 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=30180 y=-18217 nfet_03v3
x F_IN 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10260 y=38533 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.A VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=11947 y=31536 pfet_03v3
x F_IN a_7142_60433# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=7142 y=60537 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=31264 y=-17760 pfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=50564 y=7546 pfet_03v3
x D12 VDD 7b_divider_magic_0.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=89193 y=-17720 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT a_12545_52919# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=12545 y=53007 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10724 y=43632 nfet_03v3
x F_IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=1838 y=36397 pfet_03v3
x D4 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=20042 y=-20945 pfet_03v3
x a_49118_n8724# VDD_TEST a_49016_n7441# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52724 y=-11017 pfet_03v3
x VCO_DFF_C_0.OUTB a_50630_6066# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51176 y=8360 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A a_32269_n16212# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=33005 y=-15243 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK VDD a_25383_n10456# VDD s=19712,624 d=11648,328 l=112 w=224 x=25271 y=-10455 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VSS s=8736,272 d=14784,512 l=100 w=168 x=42472 y=-841 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.QB a_19162_n10620# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=19266 y=-10619 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT a_17974_56406# 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=17974 y=56494 pfet_03v3
x VDD VDD VDD VDD d=19712,624 l=112 w=224 x=20664 y=-17725 pfet_03v3
x a_33798_n8400# LD0 VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=34794 y=-7476 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=87543 y=-23921 pfet_03v3
x G_sink_dn VSS G_sink_dn VSS s=6240,224 d=6240,224 l=100 w=120 x=1044 y=15004 nfet_03v3
x D7 VDD 7b_divider_magic_1.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=10600 y=30238 pfet_03v3
x a_11416_n15837# 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=12584 y=-16276 pfet_03v3
x Q24 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17943 y=51150 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82789 y=90117 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VSS VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VSS s=5200,204 d=5200,204 l=100 w=100 x=31793 y=2917 nfet_03v3
x 7b_divider_magic_0.mux_magic_0.IN1 VSS a_90197_n18140# VSS s=11648,328 d=11648,328 l=112 w=224 x=90517 y=-18139 nfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55844 y=3683 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=11480 y=33968 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=32639 y=-19439 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT a_11267_n25475# VDD s=11648,328 d=19712,624 l=112 w=224 x=12003 y=-25474 pfet_03v3
x a_18618_n12383# 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=18834 y=-11898 pfet_03v3
x ITAIL G2_1 ITAIL VSS s=10400,304 d=10400,304 l=100 w=200 x=792 y=10388 nfet_03v3
x A1 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=73899 y=-18967 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT a_14754_n20977# 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=15274 y=-20976 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A a_12956_n14804# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=13044 y=-14803 nfet_03v3
x a_8980_n8156# VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=9716 y=-7231 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15991 y=43575 nfet_03v3
x a_89214_1773# OUT1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=92308 y=1033 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT a_7772_n25475# VDD s=11648,328 d=19712,624 l=112 w=224 x=8508 y=-25474 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_2955_52430# a_2376_52257# VDD s=11648,328 d=19712,624 l=112 w=224 x=2955 y=52534 pfet_03v3
x P12 VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=79113 y=-19434 pfet_03v3
x OUT01 VSS a_49118_n8724# VSS s=49280,1296 d=29120,664 l=100 w=560 x=49018 y=-8723 nfet_03v3
x Q11 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=65614 y=-22446 pfet_03v3
x D3 a_7790_n22920# 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=8310 y=-22919 pfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=36830 y=-9339 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD a_13476_52919# VDD s=11648,328 d=19712,624 l=112 w=224 x=13476 y=53655 pfet_03v3
x G2_1 VSS SD2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=-1451 y=12051 nfet_03v3
x 7b_divider_magic_2.mux_magic_0.OR_magic_0.B a_40387_n19193# a_40387_n17785# VDD s=11648,328 d=19712,624 l=112 w=224 x=41123 y=-17784 pfet_03v3
x ITAIL SD2_1 G1_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=-1655 y=11600 nfet_03v3
x a_50528_5246# VSS OUTB VSS s=29120,664 d=29120,664 l=100 w=560 x=52162 y=5370 nfet_03v3
x Q14 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=68497 y=-20925 pfet_03v3
x a_18618_n9933# VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=18618 y=-9865 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=41905 y=22357 cap_mim_2f0_m4m5_noshield
x A1 VDD a_73246_n13513# VDD s=11648,328 d=11648,328 l=112 w=224 x=73766 y=-13072 pfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT VSS 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=88433 y=-14706 nfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53948 y=-11017 pfet_03v3
x a_11346_28482# 7b_divider_magic_1.mux_magic_0.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=11853 y=28482 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=84550 y=-9775 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_n281_56558# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-213 y=57882 pfet_03v3
x F_IN VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=10725 y=42153 nfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT VSS 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=85553 y=-22699 nfet_03v3
x a_8980_n14804# VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=9716 y=-15727 pfet_03v3
x D16 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=70976 y=-25423 pfet_03v3
x D27G VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=17943 y=55377 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A a_68572_n11944# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=69092 y=-11943 pfet_03v3
x a_89997_n18140# 7b_divider_magic_0.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=91165 y=-17699 pfet_03v3
x a_14785_38290# 7b_divider_magic_1.OR_magic_2.VOUT VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=16193 y=38178 nfet_03v3
x LD1 VDD a_62566_n14623# VDD s=19712,624 d=11648,328 l=112 w=224 x=62654 y=-15062 pfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=93702 y=1817 pfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50972 y=6850 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=3517 y=34830 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D VDD a_33798_n8400# VDD s=11648,328 d=19712,624 l=112 w=224 x=34118 y=-7952 pfet_03v3
x LD2 a_308_49663# a_815_48911# VSS s=19712,624 d=11648,328 l=112 w=224 x=815 y=48799 nfet_03v3
x LD0 VDD a_7440_n8317# VDD s=19712,624 d=11648,328 l=112 w=224 x=7528 y=-7876 pfet_03v3
x VDD VDD VDD VDD d=19712,624 l=112 w=224 x=18603 y=-22223 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A a_73246_n7102# a_73446_n7102# VSS s=19712,624 d=11648,328 l=112 w=224 x=73334 y=-7101 nfet_03v3
x Q01 a_14874_n22920# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=14962 y=-22919 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_8172_52430# a_7593_52257# VDD s=11648,328 d=19712,624 l=112 w=224 x=8172 y=52534 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=26560 y=-17768 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT VDD d=19712,624 l=112 w=224 x=31296 y=-8215 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=75975 y=83957 cap_mim_2f0_m4m5_noshield
x A1 VDD a_73246_n8296# VDD s=11648,328 d=11648,328 l=112 w=224 x=73766 y=-7855 pfet_03v3
x a_50810_1389# VSS a_50708_569# VSS s=29120,664 d=29120,664 l=100 w=560 x=52342 y=1389 nfet_03v3
x D26G 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13445 y=52538 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B a_n754_40261# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=654 y=40581 nfet_03v3
x G_source_dn A0 ITAIL_SRC VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=2947 y=16306 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=72874 y=-6682 pfet_03v3
x A_MUX_4.Tr_Gate_1.CLK VDD a_27423_7180# VDD s=14784,512 d=8736,272 l=100 w=168 x=27423 y=6886 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_80941_n13148# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=82608 y=-12482 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT a_69555_n20957# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=69643 y=-20956 pfet_03v3
x Q11 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=65398 y=-22903 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT VSS 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=33215 y=-18217 nfet_03v3
x Q07 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=28255 y=-10052 nfet_03v3
x a_8292_59889# 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=60105 pfet_03v3
x F_IN VDD a_308_45233# VDD s=11648,328 d=11648,328 l=112 w=224 x=375 y=45665 pfet_03v3
x a_12956_n9588# VDD Q07 VDD s=19712,624 d=19712,624 l=112 w=224 x=13692 y=-10511 pfet_03v3
x Q22 VSS a_4838_45777# VSS s=11648,328 d=11648,328 l=112 w=224 x=4838 y=46097 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VSS a_41879_1284# VSS s=8736,272 d=14784,512 l=100 w=168 x=42472 y=1798 nfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=14762 y=34721 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89603 y=40837 cap_mim_2f0_m4m5_noshield
x A1 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=77278 y=-17748 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VDD 7b_divider_magic_0.p3_gen_magic_0.P3 VDD s=11648,328 d=11648,328 l=112 w=224 x=79494 y=-22234 pfet_03v3
x a_4331_34816# VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=4838 y=35032 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK VSS 7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=82414 y=-18197 nfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=8800,376 d=5200,204 l=168 w=100 x=25538 y=-230 nfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9769 y=4721 pfet_03v3
x F_IN VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=14761 y=46235 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUT a_25706_n567# VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VSS s=5200,204 d=5200,204 l=168 w=100 x=29127 y=333 nfet_03v3
x 7b_divider_magic_1.mux_magic_0.IN2 7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15992 y=30780 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD a_18618_n7166# VDD s=11648,328 d=11648,328 l=112 w=224 x=19482 y=-6681 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D VDD a_10727_n6803# VDD s=19712,624 d=11648,328 l=112 w=224 x=10615 y=-6802 pfet_03v3
x a_50810_1389# a_50708_569# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51764 y=3683 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK VSS 7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=93674 y=-15471 nfet_03v3
x 7b_divider_magic_2.CLK a_34009_n14643# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=34113 y=-14642 nfet_03v3
x a_26072_n7122# 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=27240 y=-6681 pfet_03v3
x G2_1 G2_1 VSS VSS s=10400,304 d=10400,304 l=100 w=200 x=384 y=10388 nfet_03v3
x VCO_DFF_C_0.OUTB a_58591_6073# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=58729 y=8367 pfet_03v3
x a_58590_n8297# VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=59758 y=-8296 nfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=7227 y=26916 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B a_71150_n18991# a_70934_n18991# VSS s=11648,328 d=11648,328 l=112 w=224 x=71254 y=-18990 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD a_41879_1284# VDD s=8736,272 d=8736,272 l=100 w=168 x=42287 y=990 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=825 y=24094 nfet_03v3
x PFD_T2_0.INV_mag_0.IN VDD PFD_T2_0.INV_mag_0.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=25690 y=10468 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=75388 y=-22241 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A VDD a_13446_n6747# VDD s=11648,328 d=19712,624 l=112 w=224 x=14182 y=-6746 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=35370 y=-17761 pfet_03v3
x 7b_divider_magic_2.CLK a_7440_n14643# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8176 y=-15082 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT a_17723_n19011# a_17939_n19011# VSS s=11648,328 d=11648,328 l=112 w=224 x=17827 y=-18650 nfet_03v3
x ITAIL G1_1 SD2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=-1043 y=12051 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT a_68673_n23489# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=68761 y=-22201 pfet_03v3
x G2_1 SD2_1 VSS VSS s=10400,304 d=10400,304 l=100 w=200 x=-1247 y=11600 nfet_03v3
x D16 VDD a_58590_n13513# VDD s=11648,328 d=11648,328 l=112 w=224 x=59110 y=-13072 pfet_03v3
x P12 a_87746_n11954# a_87746_n13362# VDD s=11648,328 d=11648,328 l=112 w=224 x=88266 y=-11953 pfet_03v3
x a_37671_n8400# VSS 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VSS s=11648,328 d=19712,624 l=112 w=224 x=38883 y=-8399 nfet_03v3
x D8 VDD a_308_53639# VDD s=11648,328 d=11648,328 l=112 w=224 x=375 y=53207 pfet_03v3
x Q07 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=6714 y=-25443 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_81053_n12929# 7b_divider_magic_0.7b_counter_0.MDFF_7.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=81157 y=-12928 nfet_03v3
x 7b_divider_magic_2.CLK VSS a_22296_n7122# VSS s=11648,328 d=11648,328 l=112 w=224 x=22616 y=-7121 nfet_03v3
x a_58591_6073# VSS a_58489_5253# VSS s=29120,664 d=29120,664 l=100 w=560 x=60123 y=6073 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=25081 y=-22261 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=82395 y=-16235 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=61959 y=5377 nfet_03v3
x a_n886_53639# VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=-378 y=53855 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=35567 y=-9795 nfet_03v3
x Q02 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10443 y=-17968 pfet_03v3
x Q07 VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=6930 y=-24986 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=71524 y=-16235 pfet_03v3
x a_89214_1773# OUT1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=94348 y=337 nfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=30396 y=-17760 pfet_03v3
x a_58489_5253# VSS A1 VSS s=29120,664 d=29120,664 l=100 w=560 x=59715 y=5377 nfet_03v3
x 7b_divider_magic_1.LD a_309_59889# a_816_60433# VSS s=19712,624 d=11648,328 l=112 w=224 x=816 y=60321 nfet_03v3
x F_IN VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=1838 y=35749 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=85679 y=-19419 pfet_03v3
x Q03 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=6948 y=-17968 pfet_03v3
x Q07 a_7772_n20493# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=7860 y=-20492 pfet_03v3
x D17G 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT a_62417_n24971# VDD s=11648,328 d=19712,624 l=112 w=224 x=63153 y=-24970 pfet_03v3
x a_15443_n16157# a_15920_n15227# a_14944_n15271# VSS s=11648,328 d=11648,328 l=112 w=224 x=16024 y=-15226 nfet_03v3
x Q27 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=17943 y=61567 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A a_8336_56457# a_8292_55913# VSS s=11648,328 d=19712,624 l=112 w=224 x=8336 y=56993 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A VDD a_7743_50451# VDD s=11648,328 d=11648,328 l=112 w=224 x=8711 y=50555 pfet_03v3
x D26G a_7098_49879# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=49447 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=89764 y=-9311 pfet_03v3
x a_83507_n13396# 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=83507 y=-12427 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK VSS 7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=38367 y=-14726 nfet_03v3
x Q24 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=17943 y=50502 pfet_03v3
x 7b_divider_magic_2.mux_magic_0.OR_magic_0.B a_40387_n17785# a_40387_n19193# VDD s=11648,328 d=19712,624 l=112 w=224 x=40691 y=-18268 pfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=93294 y=1817 pfet_03v3
x G_source_up A0 VDD_TEST VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=2539 y=16306 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=39691 y=-14728 nfet_03v3
x Q26 VDD a_3007_39938# VDD s=11648,328 d=19712,624 l=112 w=224 x=3491 y=40674 pfet_03v3
x a_44728_10734# a_44428_11254# a_44728_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=44728 y=10734 ppolyf_u
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VDD a_27612_n11964# VDD s=11648,328 d=11648,328 l=112 w=224 x=27916 y=-11963 pfet_03v3
x a_49118_n8724# a_49016_n7441# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52520 y=-11017 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=76418 y=-11899 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=4419 y=47205 pfet_03v3
x 7b_divider_magic_1.LD a_5525_59889# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=5592 y=60969 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=27452 y=-22721 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_25383_n16157# a_25122_n15227# VDD s=11648,328 d=19712,624 l=112 w=224 x=25919 y=-15672 pfet_03v3
x A1 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=85925 y=-10997 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD a_62566_n15817# VDD s=19712,624 d=11648,328 l=112 w=224 x=62654 y=-16256 pfet_03v3
x a_25122_n15227# a_25383_n15673# a_25538_n15227# VSS s=11648,328 d=11648,328 l=112 w=224 x=25858 y=-15226 nfet_03v3
x D3 a_8206_n18869# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=8310 y=-18868 nfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=38634 y=-15489 nfet_03v3
x VCO_DFF_C_0.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=46810 y=-38 nfet_03v3
x D13 VDD a_69768_n9913# VDD s=11648,328 d=11648,328 l=112 w=224 x=70200 y=-9845 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D a_n90_31542# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-23 y=32866 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q a_77222_n12319# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=77958 y=-11878 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=21724 y=-7502 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B VSS a_7259_50987# VSS s=11648,328 d=19712,624 l=112 w=224 x=7303 y=50555 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B a_23636_n16212# a_23636_n14804# VDD s=11648,328 d=19712,624 l=112 w=224 x=23940 y=-15243 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=88872 y=-9319 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=20374 y=-10678 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=91288 y=337 nfet_03v3
x F_IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14761 y=45799 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=31315 y=-19439 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=417 y=24094 nfet_03v3
x a_5326_9314# UP_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=8012 y=8574 nfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=49664 y=-9507 pfet_03v3
x DN Tappered_Buffer_8.IN VDD_TEST VDD_TEST s=5200,204 d=8800,376 l=100 w=100 x=12480 y=7948 pfet_03v3
x Q12 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=61809 y=-22446 pfet_03v3
x a_5326_9314# VSS UP_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=9848 y=7878 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT a_68673_n23489# a_68873_n23489# VSS s=19712,624 d=11648,328 l=112 w=224 x=68761 y=-23128 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_73446_n13513# a_73246_n13513# VSS s=11648,328 d=19712,624 l=112 w=224 x=73982 y=-13512 nfet_03v3
x F_IN VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=15218 y=45367 nfet_03v3
x D3 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=9427 y=-22923 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82789 y=83957 cap_mim_2f0_m4m5_noshield
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=26354 y=-566 nfet_03v3
x A1 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=77113 y=-23461 nfet_03v3
x 7b_divider_magic_1.mux_magic_0.OR_magic_0.B a_10284_27486# a_10284_27286# VDD s=19712,624 d=11648,328 l=112 w=224 x=10768 y=27806 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A VDD a_7743_50451# VDD s=19712,624 d=11648,328 l=112 w=224 x=8227 y=50339 pfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53744 y=-11017 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A a_18618_n7166# a_19162_n7122# VSS s=19712,624 d=11648,328 l=112 w=224 x=19050 y=-7121 nfet_03v3
x G2_1 VSS SD2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=996 y=12051 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=21724 y=-10238 nfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=7991 y=29187 nfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=6769 y=28395 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD a_18618_n8360# VDD s=11648,328 d=11648,328 l=112 w=224 x=19482 y=-7875 pfet_03v3
x Q01 a_14874_n18869# 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=14962 y=-18868 nfet_03v3
x D12 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=75976 y=-25423 pfet_03v3
x Q03 a_34009_n15837# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=34113 y=-15836 nfet_03v3
x a_26072_n8316# 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=27240 y=-7875 pfet_03v3
x Q21 a_1160_39283# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3096 y=39387 pfet_03v3
x G2_1 G2_1 VSS VSS s=10400,304 d=10400,304 l=100 w=200 x=-431 y=10388 nfet_03v3
x a_46228_9906# a_45928_10426# a_46228_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=46228 y=9906 ppolyf_u
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT a_7772_n20977# 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=8292 y=-20976 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B a_4463_58893# a_4463_58693# VDD s=19712,624 d=11648,328 l=112 w=224 x=5431 y=59213 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89603 y=59317 cap_mim_2f0_m4m5_noshield
x Q04 a_7440_n15837# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8176 y=-16276 pfet_03v3
x PFD_T2_0.INV_mag_0.IN a_23836_10693# VSS VSS s=8800,376 d=5200,204 l=100 w=100 x=23924 y=10693 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=24238 y=-18226 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=32585 y=-545 pfet_03v3
x A1 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=81546 y=-18197 nfet_03v3
x Q14 VSS 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=81478 y=-10032 nfet_03v3
x LD1 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=61978 y=-10219 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D a_4518_56914# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5002 y=57450 pfet_03v3
x 7b_divider_magic_2.CLK VSS a_22296_n8316# VSS s=11648,328 d=11648,328 l=112 w=224 x=22616 y=-8315 nfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=37715 y=-14269 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=20374 y=-15455 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=89815 y=-10548 nfet_03v3
x a_23636_n9587# VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=24372 y=-10026 pfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54032 y=6850 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=1839 y=30991 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=25138 y=-19454 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A a_3119_45777# a_3075_45233# VSS s=11648,328 d=19712,624 l=112 w=224 x=3119 y=46313 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=84422 y=-19427 pfet_03v3
x a_14944_n15271# 7b_divider_magic_2.7b_counter_0.MDFF_4.QB VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=15503 y=-15672 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=16441 y=32996 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=67764 y=-6682 pfet_03v3
x Q25 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17943 y=54369 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15984 y=31888 nfet_03v3
x 7b_divider_magic_2.mux_magic_0.IN1 VSS a_39047_n18160# VSS s=11648,328 d=11648,328 l=112 w=224 x=39367 y=-18159 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=4779 y=52315 pfet_03v3
x a_1881_45233# 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=1925 y=45233 nfet_03v3
x a_23636_n14804# VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=24372 y=-15727 pfet_03v3
x LD2 VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=-437 y=52315 pfet_03v3
x D1 VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=16295 y=-18425 nfet_03v3
x a_44428_9078# a_44428_9598# a_44128_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=44428 y=9078 ppolyf_u
x a_6505_4677# VSS DN_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=6947 y=3937 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C VDD a_10179_48177# VDD s=11648,328 d=11648,328 l=112 w=224 x=10223 y=48393 pfet_03v3
x Q13 a_80588_n11061# 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C VDD s=11648,328 d=19712,624 l=112 w=224 x=80692 y=-8640 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A a_70312_n12319# a_69768_n12363# VSS s=11648,328 d=19712,624 l=112 w=224 x=70848 y=-12318 nfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=93906 y=2513 pfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9361 y=4721 pfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=8448 y=28755 pfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=49256 y=-9507 pfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=3647 y=25574 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT a_59356_n18849# VSS s=11648,328 d=11648,328 l=112 w=224 x=59244 y=-18848 nfet_03v3
x a_58591_6073# VDD_TEST a_58489_5253# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=60565 y=8367 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=5768 y=7878 nfet_03v3
x S1 VSS A_MUX_1.Tr_Gate_1.CLK VSS s=5200,204 d=5200,204 l=100 w=100 x=20196 y=12199 nfet_03v3
x 7b_divider_magic_1.OR_magic_2.VOUT VSS 7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=15220 y=32615 nfet_03v3
x D14 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT a_62435_n18402# VDD s=11648,328 d=19712,624 l=112 w=224 x=63171 y=-18401 pfet_03v3
x A1 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=74064 y=-22241 pfet_03v3
x Q24 7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A a_17043_49268# VSS s=11648,328 d=19712,624 l=112 w=224 x=17043 y=50004 nfet_03v3
x P02 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=28179 y=-19454 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_14944_n10054# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16611 y=-10455 pfet_03v3
x 7b_divider_magic_0.OR_magic_2.A VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=87463 y=-19427 pfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=6636 y=-12279 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=53566 y=693 nfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54212 y=2869 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD VCO_DFF_C_0.VCO_C_0.OUTB VDD s=8800,376 d=5200,204 l=100 w=100 x=31389 y=-587 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VSS VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VSS s=5200,204 d=5200,204 l=100 w=100 x=43713 y=2219 nfet_03v3
x Q21 a_15419_52799# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=15419 y=53319 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VDD a_60130_n16192# VDD s=19712,624 d=11648,328 l=112 w=224 x=60218 y=-15223 pfet_03v3
x ITAIL G1_1 SD2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=588 y=12051 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28277 y=77797 cap_mim_2f0_m4m5_noshield
x a_2290_41559# 7b_divider_magic_1.7b_counter_0.MDFF_6.QB VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=2955 y=42118 pfet_03v3
x S4 a_42763_5679# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=42967 y=6145 pfet_03v3
x a_4463_50883# VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK VSS s=19712,624 d=19712,624 l=112 w=224 x=5871 y=50987 nfet_03v3
x a_19584_n19011# VSS 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT VSS s=11648,328 d=19712,624 l=112 w=224 x=20320 y=-18650 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.QB a_33465_n12383# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=34113 y=-11898 pfet_03v3
x P02 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=28395 y=-18997 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B a_68660_n10535# a_68572_n10975# VDD s=19712,624 d=11648,328 l=112 w=224 x=69092 y=-10490 pfet_03v3
x LD2 VDD a_308_49663# VDD s=19712,624 d=11648,328 l=112 w=224 x=375 y=48799 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B a_8980_n10996# a_8980_n9588# VDD s=11648,328 d=19712,624 l=112 w=224 x=9284 y=-10511 pfet_03v3
x A1 VSS a_58790_n9407# VSS s=11648,328 d=11648,328 l=112 w=224 x=59110 y=-9406 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK VSS 7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=11482 y=32860 nfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=37499 y=-14726 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D a_66793_n10920# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=67329 y=-10435 pfet_03v3
x LD0 VDD a_11416_n9427# VDD s=19712,624 d=11648,328 l=112 w=224 x=11504 y=-9866 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A a_2527_59325# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3011 y=59429 pfet_03v3
x a_36596_n13382# VSS 7b_divider_magic_2.OR_magic_1.VOUT VSS s=19712,624 d=19712,624 l=112 w=224 x=37332 y=-13381 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C VSS a_15648_47944# VSS s=19712,624 d=19712,624 l=112 w=224 x=16008 y=47832 nfet_03v3
x a_88821_n8380# VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD s=11648,328 d=19712,624 l=112 w=224 x=90033 y=-7932 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B a_28381_n15772# a_28293_n16212# VDD s=19712,624 d=11648,328 l=112 w=224 x=28813 y=-15727 pfet_03v3
x a_7098_45233# 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=7142 y=45233 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=76288 y=-23928 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK VDD a_61877_n7267# VDD s=19712,624 d=11648,328 l=112 w=224 x=61765 y=-7266 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=61551 y=5377 nfet_03v3
x Q23 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C a_1160_39067# VDD s=19712,624 d=11648,328 l=112 w=224 x=3580 y=38955 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=71308 y=-7042 pfet_03v3
x D27G VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=12988 y=55593 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B a_70934_n18991# a_71150_n18991# VSS s=11648,328 d=11648,328 l=112 w=224 x=71038 y=-18630 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD a_33465_n15150# VDD s=11648,328 d=11648,328 l=112 w=224 x=34329 y=-15082 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q VDD a_8292_39008# VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=38360 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=72658 y=-7482 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C a_30216_n9019# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=30736 y=-8215 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=16440 y=44208 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=27799 y=3015 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT a_14935_56388# 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=14935 y=56476 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD a_4331_45233# VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=46097 pfet_03v3
x a_6505_4677# VSS DN_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=9803 y=3241 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD a_18618_n8360# a_19162_n8316# VSS s=19712,624 d=11648,328 l=112 w=224 x=19050 y=-8315 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.VCO_C_0.INV_2_5.IN a_25706_n567# VSS s=8800,376 d=5200,204 l=168 w=100 x=28855 y=333 nfet_03v3
x a_4331_34816# 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=4398 y=35032 pfet_03v3
x a_14642_n12383# 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14858 y=-11898 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A a_4463_36036# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=5871 y=35492 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=27071 y=-18989 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_84615_n13557# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=85695 y=-13072 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8755 y=33276 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D VSS a_30290_n12019# VSS s=11648,328 d=19712,624 l=112 w=224 x=31519 y=-12948 nfet_03v3
x a_89214_1773# OUT1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=93940 y=337 nfet_03v3
x a_7507_41559# 7b_divider_magic_1.7b_counter_0.MDFF_1.QB VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8172 y=42118 pfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=63829 y=6857 pfet_03v3
x a_64684_n8179# Q12 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=64684 y=-7694 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=84601 y=-10997 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=5219 y=43229 nfet_03v3
x F_IN VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10261 y=34019 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55533 y=65477 cap_mim_2f0_m4m5_noshield
x A1 VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=72980 y=-18204 nfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=6769 y=27747 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B VSS a_74786_n8135# VSS s=11648,328 d=19712,624 l=112 w=224 x=75090 y=-8134 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=82611 y=-15435 nfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=3239 y=25574 pfet_03v3
x a_4463_54859# VDD Q26 VDD s=19712,624 d=19712,624 l=112 w=224 x=4947 y=54963 pfet_03v3
x a_58591_6073# a_58489_5253# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=59919 y=6073 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_4518_37151# a_4518_37799# VDD s=11648,328 d=11648,328 l=112 w=224 x=4518 y=37687 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=16614 y=-7502 nfet_03v3
x a_41879_1284# VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.OUTB VDD s=8736,272 d=14784,512 l=100 w=168 x=42491 y=1412 pfet_03v3
x a_45928_8250# a_45928_8770# a_45628_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=45928 y=8250 ppolyf_u
x a_18618_n11127# 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=18834 y=-11059 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B a_15648_48721# a_15648_47944# VSS s=11648,328 d=11648,328 l=112 w=224 x=16008 y=48393 nfet_03v3
x ITAIL_SINK CP_1_0.VCTRL a_32731_10265# VDD s=6304,328 d=6304,328 l=112 w=56 x=34687 y=10917 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD a_18618_n9933# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=19698 y=-9865 pfet_03v3
x LD1 a_58790_n14623# a_58590_n14623# VSS s=11648,328 d=19712,624 l=112 w=224 x=59326 y=-14622 nfet_03v3
x 7b_divider_magic_1.LD VDD a_1882_55913# VDD s=11648,328 d=11648,328 l=112 w=224 x=2366 y=56777 pfet_03v3
x G1_2 G1_2 VDD_TEST VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=1200 y=13570 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS a_58922_n24524# VSS s=11648,328 d=19712,624 l=112 w=224 x=59658 y=-24523 nfet_03v3
x D12 VDD 7b_divider_magic_0.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=89625 y=-17720 pfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53540 y=-11017 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35091 y=40837 cap_mim_2f0_m4m5_noshield
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=93498 y=2513 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT a_73767_n20520# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=73871 y=-20519 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D VDD a_25383_n10940# VDD s=11648,328 d=11648,328 l=112 w=224 x=25703 y=-10455 pfet_03v3
x a_5326_9314# VSS UP_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=9440 y=7878 nfet_03v3
x Q06 VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=10425 y=-20488 nfet_03v3
x D27G VDD a_309_59889# VDD s=11648,328 d=11648,328 l=112 w=224 x=376 y=60321 pfet_03v3
x Q22 a_15419_56388# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=15419 y=56908 pfet_03v3
x a_42628_8250# a_42628_8770# a_42628_8148# VDD s=33880,528 d=22440,644 l=520 w=220 x=42628 y=8250 ppolyf_u
x a_25122_n10010# a_25538_n10010# a_25383_n10456# VSS s=11648,328 d=11648,328 l=112 w=224 x=25642 y=-10009 nfet_03v3
x a_50528_5246# VSS OUTB VSS s=29120,664 d=29120,664 l=100 w=560 x=53386 y=6066 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_10882_n12949# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=11418 y=-12948 nfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=14762 y=34094 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A a_7640_n7123# a_7440_n7123# VSS s=11648,328 d=19712,624 l=112 w=224 x=8176 y=-7122 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=90880 y=337 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A a_3076_55913# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3560 y=56993 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=67764 y=-11899 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=7955 y=57453 nfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=62194 y=-16235 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=78170 y=-22242 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=6769 y=29022 pfet_03v3
x D10 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10468 y=59070 pfet_03v3
x D7 a_815_41801# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=815 y=41905 nfet_03v3
x G2_1 SD2_1 VSS VSS s=10400,304 d=17600,576 l=100 w=200 x=2016 y=11600 nfet_03v3
x ITAIL_SINK a_32731_10265# CP_1_0.VCTRL VDD s=6304,328 d=6304,328 l=112 w=56 x=33283 y=10593 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=74331 y=-23920 pfet_03v3
x a_23636_n8155# VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK VSS s=19712,624 d=19712,624 l=112 w=224 x=24372 y=-8154 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10724 y=45583 nfet_03v3
x D3 a_30033_n14643# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=30137 y=-14642 nfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8590 y=10054 pfet_03v3
x Q14 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=68929 y=-20925 pfet_03v3
x G2_1 VSS SD2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=-635 y=12051 nfet_03v3
x ITAIL SD2_1 G1_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=-839 y=11600 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=33451 y=-10558 nfet_03v3
x a_2290_41559# a_2509_41671# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=2509 y=42207 nfet_03v3
x Q21 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=14966 y=54465 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_10727_n6803# a_10466_n7733# VDD s=11648,328 d=19712,624 l=112 w=224 x=11695 y=-6802 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_30490_n12019# a_30290_n12019# VDD s=11648,328 d=11648,328 l=112 w=224 x=30594 y=-12018 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.QB VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q VDD s=19712,624 d=19712,624 l=112 w=224 x=26811 y=-10939 pfet_03v3
x A1 VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=73196 y=-22241 pfet_03v3
x a_6505_4677# VSS DN_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=9395 y=3241 nfet_03v3
x A_MUX_6.IN1 VSS s=1478400,16480 l=6000 w=6000 x=74524 y=6888 cap_mim_2f0_m4m5_noshield
x a_n886_53639# 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-818 y=53855 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_1.mux_magic_0.IN2 VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14755 y=31047 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD a_22096_n7122# VDD s=19712,624 d=11648,328 l=112 w=224 x=22184 y=-6681 pfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=1607 y=25574 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD a_33465_n16344# VDD s=11648,328 d=11648,328 l=112 w=224 x=34329 y=-16276 pfet_03v3
x LD0 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=6852 y=-12719 nfet_03v3
x LD0 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=6852 y=-10239 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q VSS a_62766_n10601# VSS s=11648,328 d=11648,328 l=112 w=224 x=63086 y=-10600 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=53794 y=5370 nfet_03v3
x a_8137_6071# VDD_TEST a_6505_4677# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10993 y=6231 pfet_03v3
x Q03 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=7164 y=-22923 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT a_15866_56388# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=15866 y=56476 nfet_03v3
x LD0 a_7640_n13533# a_7440_n13533# VSS s=11648,328 d=19712,624 l=112 w=224 x=8176 y=-13532 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT a_17537_45456# a_17493_44912# VSS s=11648,328 d=19712,624 l=112 w=224 x=17537 y=45992 nfet_03v3
x G1_1 SD0_1 G_sink_up VDD_TEST s=4160,184 d=4160,184 l=100 w=80 x=-1655 y=14366 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUT a_25706_n567# VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VSS s=5200,204 d=8800,376 l=168 w=100 x=29671 y=769 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B a_74786_n6727# a_74786_n8135# VDD s=11648,328 d=19712,624 l=112 w=224 x=75090 y=-7210 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.AND2_magic_0.A a_10152_28482# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10219 y=29562 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=20158 y=-12719 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_25122_n10010# a_25383_n10940# VDD s=11648,328 d=11648,328 l=112 w=224 x=26135 y=-10939 pfet_03v3
x D4 7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A a_18405_n24991# VDD s=11648,328 d=19712,624 l=112 w=224 x=19141 y=-24990 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=71740 y=-6682 pfet_03v3
x VSS VSS VSS VSS d=49280,1296 l=100 w=560 x=5360 y=7878 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=26179 y=-23481 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VDD a_12956_n16212# VDD s=19712,624 d=11648,328 l=112 w=224 x=13044 y=-15727 pfet_03v3
x a_n90_33487# VDD 7b_divider_magic_1.LD VDD s=11648,328 d=11648,328 l=112 w=224 x=452 y=33703 pfet_03v3
x A1 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=88656 y=-9778 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A a_3119_48911# a_3075_49879# VSS s=11648,328 d=19712,624 l=112 w=224 x=3119 y=49447 nfet_03v3
x a_4331_45233# 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=45449 pfet_03v3
x D7 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17943 y=43887 pfet_03v3
x D4 VSS a_11616_n14643# VSS s=11648,328 d=11648,328 l=112 w=224 x=11936 y=-14642 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A a_17537_47086# a_17493_46542# VSS s=11648,328 d=19712,624 l=112 w=224 x=17537 y=47622 nfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=36774 y=-22722 nfet_03v3
x a_7440_n9427# VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=8608 y=-9426 nfet_03v3
x Q22 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10468 y=58054 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62347 y=65477 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A a_8980_n6748# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=9068 y=-6747 pfet_03v3
x a_45628_12390# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=45628 y=12390 ppolyf_u
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT VDD a_14677_50238# VDD s=11648,328 d=19712,624 l=112 w=224 x=15205 y=50886 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A a_73446_n10600# a_73246_n10600# VSS s=11648,328 d=19712,624 l=112 w=224 x=73982 y=-10599 nfet_03v3
x D27G VSS a_12545_56822# VSS s=11648,328 d=11648,328 l=112 w=224 x=12545 y=56710 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B a_4463_40261# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=5871 y=40581 nfet_03v3
x a_50708_569# VSS OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=53974 y=1389 nfet_03v3
x Q11 a_66024_n23347# 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=66112 y=-23346 nfet_03v3
x a_n841_25530# PRE_SCALAR VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=-602 y=24790 nfet_03v3
x a_7440_n14643# 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8608 y=-15082 pfet_03v3
x F_IN VDD a_5525_45233# VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=45665 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A a_58790_n15817# a_58590_n15817# VSS s=11648,328 d=19712,624 l=112 w=224 x=59326 y=-15816 nfet_03v3
x Q13 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=58314 y=-22446 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=35802 y=-17761 pfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=6636 y=-7063 pfet_03v3
x a_90846_3167# a_89214_1773# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=91458 y=3327 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=8395 y=46989 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A a_n754_44037# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=-753 y=44557 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VCO_DFF_C_0.VCO_C_0.OUT VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=31962 y=484 nfet_03v3
x D10 a_5525_34816# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=34600 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=36963 y=762 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D VSS a_84948_n8380# VSS s=19712,624 d=11648,328 l=112 w=224 x=84836 y=-8379 nfet_03v3
x Q05 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13912 y=-20945 pfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8182 y=10054 pfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=89214 y=3327 pfet_03v3
x ITAIL G1_1 SD2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=-227 y=12051 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.DFF_magic_0.D 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=32588 y=-18219 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=72874 y=-7042 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VSS 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=67548 y=-7482 nfet_03v3
x S7 F_IN 7b_divider_magic_2.CLK VSS s=8736,272 d=14784,512 l=100 w=168 x=17573 y=-2872 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=21292 y=-12279 pfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=4667 y=26270 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D VDD a_25383_n16157# VDD s=19712,624 d=11648,328 l=112 w=224 x=25271 y=-16156 pfet_03v3
x LD0 a_7640_n8317# a_7440_n8317# VSS s=11648,328 d=19712,624 l=112 w=224 x=8176 y=-8316 nfet_03v3
x a_71937_n25018# VDD 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=72889 y=-25457 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.QB VDD a_7440_n7123# VDD s=11648,328 d=11648,328 l=112 w=224 x=7960 y=-6682 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.QB VSS a_8336_48911# VSS s=11648,328 d=11648,328 l=112 w=224 x=8336 y=49231 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=33488 y=-19447 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=35437 y=-12719 nfet_03v3
x a_23636_n8155# VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=24372 y=-7230 pfet_03v3
x a_49118_n8724# a_49016_n7441# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50888 y=-11017 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35091 y=59317 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT VDD a_22417_n25038# VDD s=19712,624 d=11648,328 l=112 w=224 x=22505 y=-25477 pfet_03v3
x a_13534_n8199# Q02 VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=13534 y=-8154 nfet_03v3
x a_20787_n20540# VSS 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=21955 y=-20539 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A a_19162_n12339# a_18618_n12383# VSS s=11648,328 d=19712,624 l=112 w=224 x=19698 y=-12338 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=43713 y=-368 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.P3 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16448 y=40102 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.A a_36596_n11974# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=36684 y=-11973 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=37938 y=-9798 nfet_03v3
x a_37671_n8400# VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD s=19712,624 d=11648,328 l=112 w=224 x=38451 y=-7476 pfet_03v3
x A_MUX_2.Tr_Gate_1.CLK a_20903_8375# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=21176 y=9183 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.P3 VSS a_80733_n23674# VSS s=11648,328 d=19712,624 l=112 w=224 x=81037 y=-23673 nfet_03v3
x D26G VDD a_5525_53639# VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=53207 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A a_n754_50883# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=654 y=50339 nfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=63421 y=6857 pfet_03v3
x Q25 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=12988 y=54585 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A VDD a_7743_39580# VDD s=19712,624 d=11648,328 l=112 w=224 x=7743 y=39468 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=27020 y=-18227 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_66593_n10920# a_66793_n10920# VDD s=11648,328 d=11648,328 l=112 w=224 x=67113 y=-10919 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=25099 y=3427 pfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9814 y=9358 pfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=26354 y=105 nfet_03v3
x Q11 a_66024_n22900# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=66112 y=-22899 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q a_30033_n15837# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=30137 y=-15836 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT a_17723_n19011# a_17939_n19011# VSS s=11648,328 d=11648,328 l=112 w=224 x=17827 y=-19010 nfet_03v3
x a_58489_5253# VSS A1 VSS s=29120,664 d=29120,664 l=100 w=560 x=61755 y=6073 nfet_03v3
x G1_2 SD0_1 VDD_TEST VDD_TEST s=4160,184 d=4160,184 l=100 w=80 x=-1247 y=14366 pfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=90892 y=-15928 pfet_03v3
x VCO_DFF_C_0.OUT VCO_DFF_C_0.OUTB VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=46402 y=2227 nfet_03v3
x a_7259_40116# VDD Q24 VDD s=19712,624 d=19712,624 l=112 w=224 x=8227 y=40116 pfet_03v3
x Q16 a_62417_n20473# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=62505 y=-20472 pfet_03v3
x a_45928_7422# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=45928 y=7422 ppolyf_u
x LD1 VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=57786 y=-10219 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A a_4463_40061# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=4947 y=40797 pfet_03v3
x a_58591_6073# a_58489_5253# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=59511 y=6073 nfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=84977 y=-23921 pfet_03v3
x Q13 VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=58098 y=-22903 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B a_74786_n10975# a_74786_n9567# VDD s=11648,328 d=11648,328 l=112 w=224 x=75306 y=-10974 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A a_7743_55349# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8711 y=55237 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=11490 y=35225 nfet_03v3
x Q06 VDD a_11267_n24991# VDD s=11648,328 d=11648,328 l=112 w=224 x=11571 y=-24990 pfet_03v3
x A_MUX_4.Tr_Gate_1.CLK DN1 DN VSS s=14784,512 d=14784,512 l=100 w=168 x=27477 y=7694 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT a_13476_59901# VDD s=11648,328 d=11648,328 l=112 w=224 x=13476 y=60205 pfet_03v3
x D12 a_90197_n19334# a_89997_n19334# VSS s=11648,328 d=19712,624 l=112 w=224 x=90733 y=-19333 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A VSS a_13534_n13416# VSS s=11648,328 d=19712,624 l=112 w=224 x=14182 y=-13371 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD a_17974_52919# VDD s=11648,328 d=19712,624 l=112 w=224 x=17974 y=53655 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT a_12995_44912# a_13039_45456# VSS s=19712,624 d=11648,328 l=112 w=224 x=13039 y=45344 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD a_22096_n8316# VDD s=19712,624 d=11648,328 l=112 w=224 x=22184 y=-7875 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_0.DFF_magic_0.D VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=83503 y=-7755 pfet_03v3
x a_42628_7422# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=42628 y=7422 ppolyf_u
x Q21 a_1160_39283# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=2128 y=39387 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A a_8292_59889# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8776 y=60969 pfet_03v3
x S5 VDD A_MUX_6.Tr_Gate_1.CLK VDD s=5200,204 d=5200,204 l=100 w=100 x=38331 y=11505 pfet_03v3
x a_68660_n15752# 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=68660 y=-15223 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=93090 y=2513 pfet_03v3
x G1_2 G1_2 VDD_TEST VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=792 y=13045 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B a_64106_n9568# a_64106_n10976# VDD s=11648,328 d=19712,624 l=112 w=224 x=64842 y=-10975 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D VSS a_n698_56714# VSS s=11648,328 d=19712,624 l=112 w=224 x=232 y=57943 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=9 y=24094 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.QB a_58590_n12319# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=59326 y=-11878 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=25700 y=-6702 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=29321 y=3988 pfet_03v3
x D17G VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=64054 y=-25423 pfet_03v3
x 7b_divider_magic_2.CLK VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=21830 y=-22718 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=25700 y=-12279 pfet_03v3
x a_22967_8787# VDD PFD_T2_0.INV_mag_1.IN VDD s=8800,376 d=5200,204 l=100 w=100 x=22969 y=8866 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q VSS a_66336_n12319# VSS s=11648,328 d=11648,328 l=112 w=224 x=66656 y=-12318 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD a_65792_n7146# VDD s=11648,328 d=11648,328 l=112 w=224 x=66656 y=-6661 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=16448 y=43143 pfet_03v3
x G_source_up VDD_TEST G_source_up VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=982 y=16064 pfet_03v3
x A_MUX_6.Tr_Gate_1.CLK VSS a_39080_11413# VSS s=8736,272 d=14784,512 l=100 w=168 x=39372 y=11413 nfet_03v3
x a_84948_n8380# VDD LD1 VDD s=11648,328 d=19712,624 l=112 w=224 x=86160 y=-7456 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B a_23636_n16212# a_23636_n14804# VDD s=11648,328 d=11648,328 l=112 w=224 x=24156 y=-16211 pfet_03v3
x a_69768_n7146# VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=69768 y=-6661 pfet_03v3
x F_IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15218 y=46667 nfet_03v3
x a_73246_n7102# 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=74414 y=-6661 pfet_03v3
x PFD_T2_0.Buffer_V_2_0.IN VDD a_25557_8739# VDD s=8800,376 d=5200,204 l=100 w=100 x=25457 y=8739 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B a_7259_54805# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=7303 y=55237 nfet_03v3
x a_26072_n13533# VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=27024 y=-13092 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=4419 y=33060 pfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=6550 y=10054 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A a_77222_n7102# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=77526 y=-6661 pfet_03v3
x 7b_divider_magic_2.mux_magic_0.AND2_magic_0.A a_38847_n18160# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=39151 y=-17719 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=4779 y=43013 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=32668 y=-22719 nfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=54560 y=-11017 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A a_3076_59889# a_3120_60433# VSS s=19712,624 d=11648,328 l=112 w=224 x=3120 y=60321 nfet_03v3
x LD2 VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=-437 y=43013 pfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=4259 y=26270 pfet_03v3
x D14 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=64288 y=-17948 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=83386 y=-22242 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=76418 y=-12259 pfet_03v3
x S1 VDD A_MUX_1.Tr_Gate_1.CLK VDD s=8800,376 d=5200,204 l=100 w=100 x=19788 y=11641 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q VSS a_11616_n15837# VSS s=11648,328 d=11648,328 l=112 w=224 x=11936 y=-15836 nfet_03v3
x D0 VSS 7b_divider_magic_2.mux_magic_0.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=38043 y=-18540 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=38295 y=1172 pfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55256 y=7546 pfet_03v3
x A1 VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=75223 y=-19426 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A a_17422_n6747# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=18158 y=-7714 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=76850 y=-12699 nfet_03v3
x a_6958_10708# a_5326_9314# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=9644 y=8574 nfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=34892 y=-23949 pfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=6913 y=5417 pfet_03v3
x D26G 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17943 y=52538 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.IN1 VDD a_10152_28482# VDD s=11648,328 d=11648,328 l=112 w=224 x=10219 y=28914 pfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52316 y=-10203 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=21508 y=-11919 pfet_03v3
x a_10466_n7733# a_10882_n7733# a_10727_n7287# VSS s=11648,328 d=11648,328 l=112 w=224 x=10986 y=-7732 nfet_03v3
x a_60130_n13352# VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D VSS s=19712,624 d=19712,624 l=112 w=224 x=60866 y=-13351 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT a_66024_n17918# VDD s=11648,328 d=19712,624 l=112 w=224 x=66760 y=-17917 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=20374 y=-11038 pfet_03v3
x A1 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=74115 y=-18967 nfet_03v3
x a_7440_n15837# 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8608 y=-16276 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=32993 y=-781 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7525 y=6231 pfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=5734 y=9358 pfet_03v3
x a_90846_3167# a_89214_1773# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=93532 y=1033 nfet_03v3
x Q15 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=65278 y=-25423 pfet_03v3
x a_13534_n8199# Q02 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=13534 y=-7230 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_1.7b_counter_0.DFF_magic_0.D VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-1210 y=38175 pfet_03v3
x a_n90_29614# 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=-23 y=29614 pfet_03v3
x OUT21 VDD_TEST a_791_26924# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=4463 y=27084 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A VDD a_71937_n20520# VDD s=19712,624 d=11648,328 l=112 w=224 x=72025 y=-20959 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B a_2526_50451# a_2042_50987# VDD s=11648,328 d=19712,624 l=112 w=224 x=3010 y=50555 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.P3 a_14785_38290# a_14785_38090# VDD s=19712,624 d=11648,328 l=112 w=224 x=15753 y=38610 pfet_03v3
x PFD_T2_0.INV_mag_0.IN PFD_T2_0.INV_mag_0.IN a_24436_11277# VDD s=5200,204 d=8800,376 l=100 w=100 x=25136 y=11277 pfet_03v3
x S2 A_MUX_3.Tr_Gate_1.CLK VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=29318 y=10556 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B a_68660_n10535# a_68572_n10975# VDD s=19712,624 d=11648,328 l=112 w=224 x=69092 y=-10006 pfet_03v3
x D6 VDD a_7440_n8317# VDD s=11648,328 d=11648,328 l=112 w=224 x=7960 y=-7876 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=26195 y=3425 pfet_03v3
x a_11416_n9427# 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=12584 y=-9866 pfet_03v3
x D8 a_815_52887# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=815 y=52991 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A VSS a_68660_n13396# VSS s=11648,328 d=19712,624 l=112 w=224 x=69308 y=-13351 nfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=42956 y=-15948 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD a_58590_n7103# VDD s=19712,624 d=11648,328 l=112 w=224 x=58678 y=-6662 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=4779 y=46989 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q a_26072_n7122# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=26808 y=-6681 pfet_03v3
x LD2 VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=-437 y=46989 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B a_68660_n15752# a_68572_n16192# VDD s=19712,624 d=11648,328 l=112 w=224 x=69092 y=-15707 pfet_03v3
x A_MUX_0.Tr_Gate_1.CLK a_45158_5339# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=45839 y=6147 pfet_03v3
x G1_1 G1_2 G1_1 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=384 y=13045 pfet_03v3
x a_11416_n10621# 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=12584 y=-11060 pfet_03v3
x Q23 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C a_1160_39067# VDD s=19712,624 d=11648,328 l=112 w=224 x=2612 y=38955 pfet_03v3
x D7 a_308_41257# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=375 y=41905 pfet_03v3
x Q02 a_22296_n12339# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=22400 y=-12338 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A a_4838_41801# a_4331_41257# VSS s=11648,328 d=19712,624 l=112 w=224 x=4838 y=42337 nfet_03v3
x G_source_dn G_source_dn G_source_up VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=574 y=16064 pfet_03v3
x a_45628_11562# a_45328_12082# a_45628_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=45628 y=11562 ppolyf_u
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A a_83419_n11944# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=84155 y=-12911 pfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55664 y=6850 pfet_03v3
x PFD_T2_0.INV_mag_0.OUT a_22967_8787# a_22880_9797# VSS s=5200,204 d=8800,376 l=100 w=100 x=23172 y=9797 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT a_65904_n25455# 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=66424 y=-25454 pfet_03v3
x D3 VSS a_34009_n13533# VSS s=11648,328 d=11648,328 l=112 w=224 x=34329 y=-13532 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_69768_n13557# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=70848 y=-13072 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT a_13476_52919# 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=13476 y=53007 pfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=6142 y=10054 pfet_03v3
x A_MUX_1.Tr_Gate_1.CLK PFD_T2_0.FIN OUT21 VSS s=14784,512 d=8736,272 l=100 w=168 x=21033 y=12089 nfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=2627 y=26270 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.D VDD s=11648,328 d=11648,328 l=112 w=224 x=81904 y=-6269 pfet_03v3
x Q27 VSS 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B VSS s=19712,624 d=11648,328 l=112 w=224 x=2552 y=40242 nfet_03v3
x G2_1 VSS G2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=1812 y=10836 nfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=93839 y=-14250 pfet_03v3
x a_90846_3167# a_89214_1773# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=91050 y=3327 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B a_7259_44125# a_7743_44669# VDD s=19712,624 d=11648,328 l=112 w=224 x=7743 y=44557 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_n698_56714# a_n698_56914# VDD s=19712,624 d=11648,328 l=112 w=224 x=-213 y=57234 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=67764 y=-7042 pfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51176 y=7546 pfet_03v3
x a_69768_n12363# 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=69768 y=-12318 nfet_03v3
x a_49118_n8724# VDD_TEST a_49016_n7441# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50684 y=-11017 pfet_03v3
x a_8980_n9588# VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=9716 y=-10511 pfet_03v3
x a_5326_9314# UP_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=5564 y=8574 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A a_65792_n7146# a_66336_n7102# VSS s=19712,624 d=11648,328 l=112 w=224 x=66224 y=-7101 nfet_03v3
x S1 PFD_T2_0.FIN F_IN VSS s=14784,512 d=8736,272 l=100 w=168 x=18939 y=12091 nfet_03v3
x Q06 a_11267_n24544# 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=11355 y=-24543 nfet_03v3
x LD0 a_7440_n14643# a_7640_n14643# VSS s=19712,624 d=11648,328 l=112 w=224 x=7528 y=-14642 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD a_65792_n8340# VDD s=11648,328 d=11648,328 l=112 w=224 x=66656 y=-7855 pfet_03v3
x S3 VDD A_MUX_4.Tr_Gate_1.CLK VDD s=8800,376 d=5200,204 l=100 w=100 x=28649 y=7550 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT a_73567_n20520# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=74303 y=-20959 pfet_03v3
x a_69768_n8340# VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=69768 y=-7855 pfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55844 y=2869 pfet_03v3
x a_58591_6073# a_58489_5253# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=59953 y=8367 pfet_03v3
x a_73246_n8296# 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=74414 y=-7855 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q a_81384_n6825# 7b_divider_magic_0.7b_counter_0.DFF_magic_0.D VSS s=19712,624 d=11648,328 l=112 w=224 x=81472 y=-6824 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD a_41879_1284# VDD s=14784,512 d=8736,272 l=100 w=168 x=41879 y=990 pfet_03v3
x a_791_26924# VDD_TEST a_n841_25530# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=2831 y=27084 pfet_03v3
x OUT21 VDD_TEST a_791_26924# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=4055 y=27084 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD a_77222_n8296# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=77526 y=-7855 pfet_03v3
x Q17 a_78885_n10972# 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=79405 y=-10971 pfet_03v3
x S3 VSS A_MUX_4.Tr_Gate_1.CLK VSS s=5200,204 d=5200,204 l=100 w=100 x=29057 y=8108 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT a_58922_n20957# VDD s=11648,328 d=19712,624 l=112 w=224 x=59658 y=-20956 pfet_03v3
x Q07 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=6930 y=-20945 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VSS 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=71524 y=-7482 nfet_03v3
x a_44128_8250# a_44128_8770# a_43828_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=44128 y=8250 ppolyf_u
x a_22096_n14643# 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=23264 y=-15082 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=76634 y=-6682 pfet_03v3
x Q26 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=13445 y=58072 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD a_5525_49663# VDD s=19712,624 d=11648,328 l=112 w=224 x=5592 y=48799 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=8448 y=26649 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10260 y=37449 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=83653 y=-23921 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A a_19784_n19011# a_19584_n19011# VSS s=11648,328 d=19712,624 l=112 w=224 x=20320 y=-19010 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=7955 y=37468 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B VSS a_74786_n13352# VSS s=11648,328 d=19712,624 l=112 w=224 x=75090 y=-13351 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A a_n886_45233# a_n379_45777# VSS s=19712,624 d=11648,328 l=112 w=224 x=-378 y=45665 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK 7b_divider_magic_1.7b_counter_0.MDFF_4.QB a_7726_53017# VSS s=11648,328 d=11648,328 l=112 w=224 x=7726 y=53337 nfet_03v3
x LD2 VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=-797 y=47907 pfet_03v3
x D14 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=63640 y=-17948 pfet_03v3
x a_27612_n13372# VDD Q03 VDD s=19712,624 d=19712,624 l=112 w=224 x=28348 y=-12447 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D VSS a_35743_n8400# VSS s=19712,624 d=11648,328 l=112 w=224 x=35631 y=-8399 nfet_03v3
x a_37671_n8400# VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD s=11648,328 d=19712,624 l=112 w=224 x=38883 y=-7952 pfet_03v3
x a_26072_n13533# VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=27240 y=-13532 nfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=-840 y=25574 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B a_32357_n13416# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=32789 y=-13371 nfet_03v3
x G_source_up VDD_TEST G_source_up VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=166 y=16064 pfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50948 y=2173 pfet_03v3
x Q24 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13445 y=50718 pfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=7989 y=30295 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=88491 y=-10997 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=94314 y=1817 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=38849 y=1172 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT P12 VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=79494 y=-18197 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VSS VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VSS s=8800,376 d=5200,204 l=100 w=100 x=32559 y=445 nfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51584 y=6850 pfet_03v3
x a_5525_59889# 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=6032 y=59889 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q VSS a_15186_n7122# VSS s=11648,328 d=11648,328 l=112 w=224 x=15506 y=-7121 nfet_03v3
x S1 A_MUX_1.Tr_Gate_1.CLK VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=20400 y=11641 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT a_15290_n23367# VSS s=11648,328 d=11648,328 l=112 w=224 x=15178 y=-23366 nfet_03v3
x a_18618_n7166# 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=18618 y=-7121 nfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=63625 y=7553 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=75975 y=77797 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B VDD a_81366_n8999# VDD s=11648,328 d=11648,328 l=112 w=224 x=81670 y=-7711 pfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=8800,376 l=168 w=100 x=27442 y=769 nfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=2219 y=26270 pfet_03v3
x ITAIL ITAIL G2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=1404 y=10836 nfet_03v3
x a_6958_10708# VDD_TEST a_5326_9314# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9814 y=10868 pfet_03v3
x a_20945_11785# OUT21 PFD_T2_0.FIN VDD s=8736,272 d=8736,272 l=100 w=168 x=21422 y=11399 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT a_30234_n6845# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=30754 y=-6844 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT P12 VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=79710 y=-17740 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=6709 y=4721 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS a_14754_n20046# VSS s=11648,328 d=19712,624 l=112 w=224 x=15490 y=-20045 nfet_03v3
x LD1 VDD a_58590_n8297# VDD s=19712,624 d=11648,328 l=112 w=224 x=58678 y=-7856 pfet_03v3
x D0 a_26072_n8316# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=26808 y=-7875 pfet_03v3
x D9 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15423 y=55791 nfet_03v3
x F_IN VDD a_7098_35032# VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=34384 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=23806 y=-17767 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.D VDD s=19712,624 d=11648,328 l=112 w=224 x=-1210 y=37527 pfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=57786 y=-6683 pfet_03v3
x ITAIL_SRC a_32939_9624# CP_1_0.VCTRL VSS s=3712,184 d=6304,328 l=112 w=56 x=34077 y=9825 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89603 y=34677 cap_mim_2f0_m4m5_noshield
x A_MUX_4.Tr_Gate_1.CLK a_27423_7180# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=28035 y=6886 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q VSS a_n379_52887# VSS s=11648,328 d=11648,328 l=112 w=224 x=-378 y=53207 nfet_03v3
x S5 VSS a_36685_10901# VSS s=8736,272 d=14784,512 l=100 w=168 x=37278 y=11415 nfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52112 y=-10203 pfet_03v3
x G1_1 G1_2 G1_1 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=-431 y=13045 pfet_03v3
x D5 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=15959 y=-25443 pfet_03v3
x Q01 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=13816 y=-17968 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D a_4518_56914# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=4518 y=57882 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT a_62435_n17918# 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=62955 y=-17917 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=6769 y=29698 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD a_69768_n7146# VDD s=11648,328 d=11648,328 l=112 w=224 x=70632 y=-6661 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B a_2527_59325# a_2043_58781# VDD s=19712,624 d=11648,328 l=112 w=224 x=3495 y=58781 pfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51764 y=2869 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=78602 y=-22242 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A a_72137_n25018# a_71937_n25018# VSS s=11648,328 d=19712,624 l=112 w=224 x=72673 y=-25017 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VDD a_23636_n6747# VDD s=11648,328 d=11648,328 l=112 w=224 x=23940 y=-6746 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=86155 y=-11899 pfet_03v3
x D12 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=60127 y=-20925 pfet_03v3
x A1 VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=83466 y=-9775 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=72874 y=-10658 pfet_03v3
x a_791_26924# VDD_TEST a_n841_25530# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=2423 y=27084 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A a_8292_55913# a_8336_56457# VSS s=19712,624 d=11648,328 l=112 w=224 x=8336 y=56345 nfet_03v3
x a_50810_1389# VDD_TEST a_50708_569# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52376 y=3683 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D a_15643_n10940# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16179 y=-10939 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D a_15643_n16157# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16611 y=-16156 pfet_03v3
x Q27 a_3007_39938# 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=3491 y=40026 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD a_26072_n12339# VDD s=19712,624 d=11648,328 l=112 w=224 x=26160 y=-11898 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C VDD a_14677_48177# VDD s=11648,328 d=11648,328 l=112 w=224 x=14721 y=48393 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=31589 y=3979 pfet_03v3
x D0 a_39047_n19354# a_38847_n19354# VSS s=11648,328 d=19712,624 l=112 w=224 x=39583 y=-19353 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D a_61877_n6783# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=61981 y=-6782 pfet_03v3
x Q17 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=57864 y=-20925 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.P3 a_80733_n22266# a_80733_n23674# VDD s=11648,328 d=11648,328 l=112 w=224 x=81253 y=-22265 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=40750 y=-14269 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD a_62566_n10601# VDD s=19712,624 d=11648,328 l=112 w=224 x=62654 y=-11040 pfet_03v3
x a_2043_58781# 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=2087 y=58781 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.P2 VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10260 y=40153 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A a_68572_n16192# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=69092 y=-16191 pfet_03v3
x a_30216_n9019# VDD 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=19712,624 l=112 w=224 x=30952 y=-7731 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D a_66793_n16137# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=67329 y=-16136 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=67764 y=-12259 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=41632 y=-15948 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A a_7440_n15837# a_7640_n15837# VSS s=19712,624 d=11648,328 l=112 w=224 x=7528 y=-15836 nfet_03v3
x 7b_divider_magic_2.mux_magic_0.IN1 7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=44064 y=-15956 pfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53336 y=-10203 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=34835 y=-22262 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B a_2042_50987# a_2526_50451# VDD s=11648,328 d=19712,624 l=112 w=224 x=3494 y=50987 pfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=-432 y=25574 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=35717 y=-23941 pfet_03v3
x Q23 a_10921_59883# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10921 y=60403 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=90234 y=1817 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=54178 y=693 nfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=91468 y=-14249 pfet_03v3
x A_MUX_0.Tr_Gate_1.CLK a_45158_5339# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=45431 y=6147 pfet_03v3
x a_22096_n15837# 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=23264 y=-16276 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=14763 y=31507 pfet_03v3
x G1_2 SD0_1 VDD_TEST VDD_TEST s=4160,184 d=7040,336 l=100 w=80 x=2016 y=14366 pfet_03v3
x P12 a_87746_n11954# a_87746_n13362# VDD s=11648,328 d=19712,624 l=112 w=224 x=88050 y=-12437 pfet_03v3
x a_7440_n13533# VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=8608 y=-13532 nfet_03v3
x a_45628_10734# a_45628_11254# a_45328_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=45628 y=10734 ppolyf_u
x 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B a_81566_n8999# a_81782_n8999# VSS s=11648,328 d=11648,328 l=112 w=224 x=81670 y=-8638 nfet_03v3
x Q17 a_58922_n20473# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=59010 y=-20472 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A a_17422_n11964# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17942 y=-11963 pfet_03v3
x a_17510_n8199# 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=17510 y=-7714 pfet_03v3
x G1_1 SD0_1 G_sink_up VDD_TEST s=4160,184 d=4160,184 l=100 w=80 x=-839 y=14366 pfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54620 y=2173 pfet_03v3
x a_6958_10708# VDD_TEST a_5326_9314# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9406 y=10868 pfet_03v3
x a_20945_11785# OUT21 PFD_T2_0.FIN VDD s=14784,512 d=8736,272 l=100 w=168 x=21014 y=11399 pfet_03v3
x Q15 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A a_81174_n10972# VDD s=11648,328 d=19712,624 l=112 w=224 x=81910 y=-10971 pfet_03v3
x a_49118_n8724# a_49016_n7441# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50480 y=-11017 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT a_17939_n23509# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=18604 y=-23508 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK a_41879_1284# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=42491 y=990 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT a_34443_2598# VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VSS s=5200,204 d=5200,204 l=168 w=100 x=34547 y=3866 nfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=92515 y=-14250 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=72874 y=-15435 nfet_03v3
x a_2042_50987# VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D VSS s=19712,624 d=19712,624 l=112 w=224 x=2086 y=50987 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VSS s=14784,512 d=14784,512 l=100 w=168 x=41933 y=-537 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VDD 7b_divider_magic_1.P2 VDD s=19712,624 d=11648,328 l=112 w=224 x=10260 y=39937 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT VDD a_68673_n23489# VDD s=11648,328 d=11648,328 l=112 w=224 x=68977 y=-22685 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=71308 y=-10218 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A VDD a_14677_48177# VDD s=11648,328 d=19712,624 l=112 w=224 x=15205 y=48825 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D a_2955_42690# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3439 y=42794 pfet_03v3
x Q11 VDD a_80372_n11061# VDD s=19712,624 d=11648,328 l=112 w=224 x=80260 y=-10092 pfet_03v3
x PFD_T2_0.INV_mag_1.OUT VSS a_22880_9797# VSS s=8800,376 d=5200,204 l=100 w=100 x=24741 y=9801 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=24289 y=-19446 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=32967 y=1003 pfet_03v3
x Q24 7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A a_12545_49268# VSS s=11648,328 d=19712,624 l=112 w=224 x=12545 y=50004 nfet_03v3
x A_MUX_2.Tr_Gate_1.CLK VSS a_20903_8375# VSS s=8736,272 d=14784,512 l=100 w=168 x=21195 y=8375 nfet_03v3
x D10 a_7142_38040# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=7142 y=38144 nfet_03v3
x A1 VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=83573 y=-19419 pfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=58218 y=-10659 pfet_03v3
x VCO_DFF_C_0.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=46810 y=-596 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_1.mux_magic_0.IN1 VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=6762 y=24700 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B a_78762_n13352# a_78762_n11944# VDD s=11648,328 d=19712,624 l=112 w=224 x=79498 y=-11943 pfet_03v3
x Q06 a_7440_n10621# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8176 y=-11060 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=10267 y=43200 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48719 y=40837 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_0.OR_magic_1.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=93839 y=-14709 nfet_03v3
x D1 VSS a_15186_n8316# VSS s=11648,328 d=11648,328 l=112 w=224 x=15506 y=-8315 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D VSS a_n90_33487# VSS s=11648,328 d=11648,328 l=112 w=224 x=899 y=34595 nfet_03v3
x a_791_26924# VDD_TEST a_n841_25530# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=2015 y=27084 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD a_73246_n14623# VDD s=19712,624 d=11648,328 l=112 w=224 x=73334 y=-15062 pfet_03v3
x Q25 VSS a_4838_48911# VSS s=11648,328 d=11648,328 l=112 w=224 x=4838 y=49231 nfet_03v3
x a_18618_n8360# 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=18618 y=-8315 nfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=38847 y=762 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=6992 y=7878 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D VDD a_n698_56914# VDD s=11648,328 d=11648,328 l=112 w=224 x=-697 y=57666 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B a_4463_50883# a_4463_50251# VDD s=11648,328 d=19712,624 l=112 w=224 x=4463 y=50987 pfet_03v3
x LD2 a_308_53639# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=375 y=52991 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=11946 y=45748 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82789 y=77797 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VDD a_27612_n11964# VDD s=19712,624 d=11648,328 l=112 w=224 x=27700 y=-12447 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_1.DFF_magic_0.D VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=732 y=36144 nfet_03v3
x UP VSS a_32939_9624# VSS s=6304,328 d=3712,184 l=112 w=56 x=32827 y=9624 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B a_60130_n9568# a_60130_n10976# VDD s=11648,328 d=19712,624 l=112 w=224 x=60866 y=-10975 pfet_03v3
x a_89214_1773# VSS OUT1 VSS s=29120,664 d=29120,664 l=100 w=560 x=94552 y=337 nfet_03v3
x a_69768_n15130# 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=69984 y=-15062 pfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=37592 y=3262 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.QB VDD a_8292_45233# VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=45665 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT a_68673_n18991# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=69193 y=-18187 pfet_03v3
x D13 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=67877 y=-22446 pfet_03v3
x Q17 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B a_78885_n10972# VDD s=11648,328 d=19712,624 l=112 w=224 x=79621 y=-10487 pfet_03v3
x a_44128_7422# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=44128 y=7422 ppolyf_u
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=21724 y=-12279 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=71740 y=-7042 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D VDD a_25383_n16157# VDD s=11648,328 d=11648,328 l=112 w=224 x=25703 y=-16156 pfet_03v3
x Q23 a_8292_35032# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=34600 pfet_03v3
x ITAIL SD2_1 G1_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=-23 y=11600 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B a_64684_n13396# a_64596_n11944# VDD s=11648,328 d=11648,328 l=112 w=224 x=64900 y=-11943 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=33171 y=445 nfet_03v3
x a_86893_n8380# VSS 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VSS s=19712,624 d=11648,328 l=112 w=224 x=87673 y=-8379 nfet_03v3
x a_22966_11778# PFD_T2_0.INV_mag_0.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=24804 y=11635 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A a_69768_n7146# a_70312_n7102# VSS s=19712,624 d=11648,328 l=112 w=224 x=70200 y=-7101 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT a_11150_50782# a_10179_50238# VSS s=11648,328 d=19712,624 l=112 w=224 x=11510 y=50886 nfet_03v3
x a_30216_n9019# VSS 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT VSS s=11648,328 d=19712,624 l=112 w=224 x=30952 y=-8658 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A a_4331_41257# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=4398 y=42337 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD a_7440_n12339# VDD s=19712,624 d=11648,328 l=112 w=224 x=7528 y=-11898 pfet_03v3
x a_22096_n13533# VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=23048 y=-13092 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_77222_n13513# a_77422_n13513# VSS s=19712,624 d=11648,328 l=112 w=224 x=77310 y=-13512 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=31385 y=3743 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD a_69768_n8340# VDD s=11648,328 d=11648,328 l=112 w=224 x=70632 y=-7855 pfet_03v3
x UP VDD_TEST Tappered_Buffer_7.IN VDD_TEST s=5200,204 d=5200,204 l=100 w=100 x=11831 y=13286 pfet_03v3
x D4 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=20258 y=-25443 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=31385 y=2359 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=11946 y=41426 pfet_03v3
x S1 A_MUX_1.Tr_Gate_1.CLK VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=19992 y=12199 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_18618_n13577# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=19698 y=-13092 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=35221 y=-11919 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A a_4463_35404# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=4463 y=35492 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS a_65904_n24524# VSS s=11648,328 d=19712,624 l=112 w=224 x=66640 y=-24523 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=27236 y=-17768 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A a_12956_n9588# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=13044 y=-9587 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_22096_n14643# a_22296_n14643# VSS s=19712,624 d=11648,328 l=112 w=224 x=22184 y=-14642 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=72874 y=-12699 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT a_17939_n23509# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=18604 y=-23148 nfet_03v3
x D13 a_66024_n18402# 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=66544 y=-18401 pfet_03v3
x a_22966_11778# VSS a_22880_10947# VSS s=5200,204 d=8800,376 l=100 w=100 x=23580 y=10947 nfet_03v3
x LD2 VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=2738 y=47907 nfet_03v3
x Q04 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17995 y=-25443 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_66094_n15251# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=67761 y=-15652 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=91492 y=337 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=33197 y=-545 pfet_03v3
x D26G VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=17486 y=52106 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69161 y=28517 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B a_79531_n15752# a_79443_n16192# VDD s=19712,624 d=11648,328 l=112 w=224 x=79963 y=-15223 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=24649 y=-22261 pfet_03v3
x D10 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14966 y=59070 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A a_4463_50883# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=5871 y=50339 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_15443_n10940# a_15643_n10940# VDD s=19712,624 d=11648,328 l=112 w=224 x=15531 y=-10939 pfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54008 y=2173 pfet_03v3
x D11 a_17490_49268# 7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A VDD s=19712,624 d=11648,328 l=112 w=224 x=17490 y=49356 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_61877_n6783# a_61616_n7713# VDD s=11648,328 d=19712,624 l=112 w=224 x=62413 y=-7266 pfet_03v3
x a_7593_42855# a_7507_41559# a_7726_42535# VSS s=11648,328 d=11648,328 l=112 w=224 x=7726 y=42855 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D VDD a_8172_52430# VDD s=19712,624 d=11648,328 l=112 w=224 x=8656 y=51886 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=26195 y=2605 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A a_n886_49663# a_n379_48911# VSS s=19712,624 d=11648,328 l=112 w=224 x=-378 y=48799 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=11939 y=33968 pfet_03v3
x a_35743_n8400# VSS 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VSS s=11648,328 d=19712,624 l=112 w=224 x=36955 y=-8399 nfet_03v3
x D16G 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=67757 y=-20925 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A a_23636_n10995# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=23724 y=-10994 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD a_73446_n8296# a_73246_n8296# VSS s=11648,328 d=19712,624 l=112 w=224 x=73982 y=-8295 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=76418 y=-7482 nfet_03v3
x a_49016_n7441# DIV_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=53710 y=-8723 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VSS VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VSS s=5200,204 d=5200,204 l=100 w=100 x=32993 y=-223 nfet_03v3
x a_6505_4677# DN_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=7559 y=3937 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT a_68673_n18991# a_68873_n18991# VSS s=19712,624 d=11648,328 l=112 w=224 x=68761 y=-18630 nfet_03v3
x a_22417_n20540# VDD 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C VDD s=11648,328 d=11648,328 l=112 w=224 x=23369 y=-20979 pfet_03v3
x Q24 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=17486 y=50934 nfet_03v3
x 7b_divider_magic_1.OR_magic_2.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=15982 y=35778 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD a_65792_n13557# VDD s=11648,328 d=11648,328 l=112 w=224 x=66656 y=-13072 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=88031 y=-10538 nfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=94518 y=2513 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A a_84615_n12363# a_85159_n12319# VSS s=19712,624 d=11648,328 l=112 w=224 x=85047 y=-12318 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=35637 y=-19439 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B a_81782_n8999# a_81566_n8999# VSS s=11648,328 d=11648,328 l=112 w=224 x=81886 y=-8998 nfet_03v3
x a_2376_52257# a_2290_52905# a_2509_52153# VSS s=11648,328 d=11648,328 l=112 w=224 x=2509 y=52473 nfet_03v3
x a_58591_6073# a_58489_5253# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=61177 y=8367 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT a_17523_n23509# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=18043 y=-22221 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=37773 y=-10560 nfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=83818 y=-22242 pfet_03v3
x LD0 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10828 y=-10679 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=43917 y=1661 pfet_03v3
x a_8137_6071# a_6505_4677# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=10415 y=3937 nfet_03v3
x a_50528_5246# OUTB VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=54406 y=6066 nfet_03v3
x a_22096_n9426# VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=23264 y=-9425 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A a_64596_n6727# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=65332 y=-7694 pfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=6636 y=-15895 pfet_03v3
x D6 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=12472 y=-25443 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN VDD 7b_divider_magic_2.mux_magic_0.IN1 VDD s=19712,624 d=11648,328 l=112 w=224 x=43365 y=-14262 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=8977 y=-25443 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT a_17939_n23509# a_17723_n23509# VSS s=11648,328 d=11648,328 l=112 w=224 x=18043 y=-23508 nfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53132 y=-10203 pfet_03v3
x UP VDD_TEST Tappered_Buffer_7.IN VDD_TEST s=8800,376 d=5200,204 l=100 w=100 x=11423 y=13286 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD a_69555_n25455# VDD s=11648,328 d=11648,328 l=112 w=224 x=69859 y=-25454 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B a_17510_n15772# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=17942 y=-14803 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.QB VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q VDD s=19712,624 d=19712,624 l=112 w=224 x=8656 y=53426 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=21292 y=-7062 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN VDD 7b_divider_magic_0.mux_magic_0.IN2 VDD s=11648,328 d=11648,328 l=112 w=224 x=89032 y=-22235 pfet_03v3
x Q24 a_3007_37649# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3491 y=38169 pfet_03v3
x OUT21 a_791_26924# VSS VSS s=29120,664 d=49280,1296 l=100 w=560 x=4701 y=24790 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=43917 y=-604 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD a_73246_n15817# VDD s=19712,624 d=11648,328 l=112 w=224 x=73334 y=-16256 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A VDD a_4463_54227# VDD s=19712,624 d=11648,328 l=112 w=224 x=4947 y=54315 pfet_03v3
x a_50630_6066# VDD_TEST a_50528_5246# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53828 y=8360 pfet_03v3
x PFD_T2_0.FDIV VDD a_22967_8787# VDD s=8800,376 d=5200,204 l=100 w=100 x=22969 y=9226 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D VDD a_4518_37151# VDD s=19712,624 d=11648,328 l=112 w=224 x=4518 y=37039 pfet_03v3
x F_IN 7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11939 y=36074 pfet_03v3
x PFD_T2_0.FIN PFD_T2_0.INV_mag_0.IN a_22880_10947# VSS s=5200,204 d=5200,204 l=100 w=100 x=23172 y=10947 nfet_03v3
x 7b_divider_magic_1.LD VDD a_7098_59889# VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=60753 pfet_03v3
x a_69768_n16324# 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=69984 y=-16256 pfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=23641 y=-19446 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=62163 y=5377 nfet_03v3
x a_1882_55913# 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=2366 y=56129 pfet_03v3
x a_n754_54859# VSS Q22 VSS s=19712,624 d=19712,624 l=112 w=224 x=654 y=54963 nfet_03v3
x DN VSS Tappered_Buffer_8.IN VSS s=5200,204 d=5200,204 l=100 w=100 x=12276 y=7626 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VSS VCO_DFF_C_0.VCO_C_0.OUTB VSS s=5200,204 d=5200,204 l=100 w=100 x=31797 y=-265 nfet_03v3
x Q22 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=14966 y=58054 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A a_78762_n11944# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=78850 y=-11943 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48719 y=59317 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B a_n754_50251# a_n754_50883# VDD s=11648,328 d=11648,328 l=112 w=224 x=-753 y=50771 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q VSS 7b_divider_magic_2.DFF_magic_0.D VSS s=19712,624 d=11648,328 l=112 w=224 x=32353 y=-8232 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT a_17043_56822# 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=17043 y=56926 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D VDD a_76533_n16137# VDD s=11648,328 d=11648,328 l=112 w=224 x=76853 y=-15652 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT VSS 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=15219 y=33878 nfet_03v3
x DN VDD a_32467_10269# VDD s=6304,328 d=6304,328 l=112 w=56 x=32355 y=10593 pfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=60973 y=6857 pfet_03v3
x a_76272_n15207# a_76688_n15207# a_76533_n15653# VSS s=11648,328 d=11648,328 l=112 w=224 x=76792 y=-15206 nfet_03v3
x Q05 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=13696 y=-25443 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A a_4331_53639# a_4838_52887# VSS s=19712,624 d=11648,328 l=112 w=224 x=4838 y=52775 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q VDD a_3076_55913# VDD s=11648,328 d=11648,328 l=112 w=224 x=3560 y=56345 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT a_11267_n20977# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=11355 y=-20976 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=53770 y=693 nfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54356 y=-10203 pfet_03v3
x D10 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT a_15419_59883# VDD s=11648,328 d=11648,328 l=112 w=224 x=15419 y=60187 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D a_4518_37799# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=5448 y=36978 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=54814 y=5370 nfet_03v3
x F_IN VDD a_n886_45233# VDD s=11648,328 d=11648,328 l=112 w=224 x=-818 y=45665 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-436 y=61861 pfet_03v3
x a_n90_29614# 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=452 y=30046 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A a_22096_n15837# a_22296_n15837# VSS s=19712,624 d=11648,328 l=112 w=224 x=22184 y=-15836 nfet_03v3
x a_49016_n7441# DIV_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=53302 y=-8723 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_22096_n13533# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=22400 y=-13092 pfet_03v3
x F_IN VSS a_1926_60433# VSS s=11648,328 d=11648,328 l=112 w=224 x=1926 y=60753 nfet_03v3
x a_70734_n23489# VDD 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=19712,624 l=112 w=224 x=71470 y=-22685 pfet_03v3
x DN VSS a_32467_10269# VSS s=6304,328 d=6304,328 l=112 w=56 x=32475 y=9815 nfet_03v3
x D15 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=60361 y=-17948 pfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=90438 y=2513 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=3 y=61861 nfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=83869 y=-23462 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT a_17939_n23509# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=18043 y=-23148 nfet_03v3
x a_22096_n13533# VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=23264 y=-13532 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD a_69768_n9913# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=70848 y=-9845 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.QB VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q VDD s=11648,328 d=19712,624 l=112 w=224 x=77961 y=-10435 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=20158 y=-6702 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35091 y=34677 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=46402 y=1039 pfet_03v3
x D9 a_5525_41257# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=41905 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT VDD a_10179_50238# VDD s=11648,328 d=19712,624 l=112 w=224 x=10707 y=50886 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A a_4463_40061# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4463 y=40581 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q VDD a_14642_n7166# VDD s=11648,328 d=11648,328 l=112 w=224 x=15074 y=-6681 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD s=5200,204 d=5200,204 l=100 w=100 x=43713 y=1897 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=23130 y=-18224 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VCO_DFF_C_0.VCO_C_0.OUTB VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=32001 y=-587 pfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=-797 y=42797 pfet_03v3
x Q02 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10659 y=-18425 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B a_n754_50251# a_n754_50883# VDD s=11648,328 d=19712,624 l=112 w=224 x=-269 y=50555 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.p3_gen_magic_0.P3 VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14754 y=40585 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT a_14754_n25475# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=14842 y=-25474 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=22914 y=-22261 pfet_03v3
x ITAIL_SRC ITAIL_SRC VSS VSS s=6304,328 d=6304,328 l=112 w=56 x=34429 y=9828 nfet_03v3
x a_10727_n12503# a_11746_n12949# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=12282 y=-12948 nfet_03v3
x a_69768_n13557# VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=69768 y=-13072 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A a_74786_n9567# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=74874 y=-9566 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q VDD a_n886_53639# VDD s=11648,328 d=11648,328 l=112 w=224 x=-818 y=53207 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT a_58940_n17918# 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=59460 y=-17917 pfet_03v3
x Q01 VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=14032 y=-22923 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A a_19162_n7122# a_18618_n7166# VSS s=11648,328 d=19712,624 l=112 w=224 x=19698 y=-7121 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B a_11150_47944# a_11150_48721# VSS s=11648,328 d=11648,328 l=112 w=224 x=11150 y=48609 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=84365 y=-17740 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT VSS s=11648,328 d=11648,328 l=112 w=224 x=75172 y=-18206 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT a_17974_59901# VDD s=11648,328 d=11648,328 l=112 w=224 x=17974 y=60205 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=4419 y=48339 pfet_03v3
x Q12 VDD a_62435_n18402# VDD s=11648,328 d=11648,328 l=112 w=224 x=62739 y=-18401 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A VSS a_17510_n10555# VSS s=11648,328 d=19712,624 l=112 w=224 x=18158 y=-9586 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VDD a_64106_n16192# VDD s=19712,624 d=11648,328 l=112 w=224 x=64194 y=-15223 pfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=21614 y=-17767 pfet_03v3
x a_90846_3167# a_89214_1773# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=92682 y=3327 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=3058 y=32048 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT a_17493_44912# a_17537_45456# VSS s=19712,624 d=11648,328 l=112 w=224 x=17537 y=45344 nfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=87924 y=-22243 pfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=25810 y=105 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD a_44716_n517# VDD s=8736,272 d=8736,272 l=100 w=168 x=45193 y=291 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=76072 y=-19434 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B a_7743_35604# a_7259_36140# VDD s=11648,328 d=19712,624 l=112 w=224 x=7743 y=35708 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B a_8980_n11964# a_8980_n13372# VDD s=11648,328 d=19712,624 l=112 w=224 x=9284 y=-12931 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VDD a_12956_n10996# VDD s=19712,624 d=11648,328 l=112 w=224 x=13044 y=-10511 pfet_03v3
x a_71937_n25018# 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=73105 y=-25457 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD a_8292_49879# VDD s=19712,624 d=11648,328 l=112 w=224 x=8776 y=48799 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT a_22417_n20540# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=22721 y=-20979 pfet_03v3
x LD0 VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=7068 y=-15455 nfet_03v3
x F_IN VSS 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=10717 y=38101 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C a_81782_n8999# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=82447 y=-8998 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A a_70734_n23489# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=70822 y=-22201 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=24022 y=-22261 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=71308 y=-11899 pfet_03v3
x a_74786_n13352# VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK VSS s=19712,624 d=19712,624 l=112 w=224 x=75522 y=-13351 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D a_2376_52257# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=2509 y=51825 nfet_03v3
x Q06 a_27735_n10992# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=27823 y=-10991 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D VDD a_84948_n8380# VDD s=19712,624 d=11648,328 l=112 w=224 x=84836 y=-7932 pfet_03v3
x Q25 VDD a_4331_49663# VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=49231 pfet_03v3
x a_2043_58781# 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=2527 y=58781 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.IN2 a_11346_28482# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11413 y=29130 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD a_22096_n12339# VDD s=19712,624 d=11648,328 l=112 w=224 x=22184 y=-11898 pfet_03v3
x a_14677_50238# 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=15205 y=50238 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_1.DFF_magic_0.D VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=275 y=36360 pfet_03v3
x a_84948_n8380# VDD LD1 VDD s=19712,624 d=11648,328 l=112 w=224 x=85728 y=-7456 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_66336_n13513# a_65792_n13557# VSS s=11648,328 d=19712,624 l=112 w=224 x=66872 y=-13512 nfet_03v3
x a_50528_5246# OUTB VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=50734 y=5370 nfet_03v3
x a_n90_33487# VDD 7b_divider_magic_1.LD VDD s=11648,328 d=11648,328 l=112 w=224 x=-23 y=33703 pfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=87248 y=-22243 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VDD a_78762_n6727# VDD s=11648,328 d=11648,328 l=112 w=224 x=79066 y=-6726 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=16440 y=45532 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=35052 y=-688 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=88923 y=-10997 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=15983 y=44424 nfet_03v3
x a_61877_n12483# 7b_divider_magic_0.7b_counter_0.MDFF_0.QB VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=63089 y=-12482 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A a_58790_n10601# a_58590_n10601# VSS s=11648,328 d=19712,624 l=112 w=224 x=59326 y=-10600 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A a_20787_n25038# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=21091 y=-25477 pfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10993 y=5417 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=76634 y=-7042 pfet_03v3
x LD1 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=58002 y=-10219 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=54322 y=-8027 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=34313 y=-19439 pfet_03v3
x a_42628_12390# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=42628 y=12390 ppolyf_u
x a_6505_4677# DN_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=7151 y=3937 nfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=41848 y=-15489 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A VSS a_83507_n15752# VSS s=11648,328 d=19712,624 l=112 w=224 x=84155 y=-14783 nfet_03v3
x F_IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16440 y=41210 pfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=25810 y=-566 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=22965 y=-23481 nfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=94110 y=2513 pfet_03v3
x DN VDD_TEST Tappered_Buffer_8.IN VDD_TEST s=5200,204 d=5200,204 l=100 w=100 x=12276 y=8184 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT a_13476_56406# VDD s=11648,328 d=11648,328 l=112 w=224 x=13476 y=56710 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A a_13446_n11964# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13966 y=-11963 pfet_03v3
x a_46528_12390# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=46528 y=12390 ppolyf_u
x a_2042_50987# VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=2526 y=50987 pfet_03v3
x VCO_DFF_C_0.OUT a_50810_1389# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=50914 y=1389 nfet_03v3
x D17G 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=64270 y=-20925 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.D VDD s=19712,624 d=11648,328 l=112 w=224 x=30322 y=-6289 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=37479 y=762 pfet_03v3
x F_IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10725 y=42369 nfet_03v3
x D2 a_26272_n13533# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=26376 y=-13532 nfet_03v3
x a_27480_10186# UP1 UP VDD s=8736,272 d=8736,272 l=100 w=168 x=27888 y=10314 pfet_03v3
x A_MUX_0.Tr_Gate_1.CLK VSS a_45158_5339# VSS s=8736,272 d=14784,512 l=100 w=168 x=45450 y=5339 nfet_03v3
x S7 VDD A_MUX_5.Tr_Gate_1.CLK VDD s=5200,204 d=5200,204 l=100 w=100 x=18626 y=-2354 pfet_03v3
x A1 a_84615_n15130# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=85263 y=-15062 pfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=32100 y=-9338 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=16182 y=-7062 pfet_03v3
x S4 VDD a_42763_5679# VDD s=8736,272 d=8736,272 l=100 w=168 x=43171 y=6145 pfet_03v3
x a_50708_569# OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=54586 y=1389 nfet_03v3
x a_58590_n9407# VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=59758 y=-9406 nfet_03v3
x a_61616_n7713# a_61877_n7267# a_62032_n7713# VSS s=11648,328 d=11648,328 l=112 w=224 x=62352 y=-7712 nfet_03v3
x a_4935_38147# a_5448_38170# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=5448 y=38706 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B a_27612_n8155# a_27612_n6747# VDD s=11648,328 d=19712,624 l=112 w=224 x=28348 y=-6746 pfet_03v3
x a_29818_7696# DN_INPUT DN VDD s=8736,272 d=8736,272 l=100 w=168 x=30295 y=7310 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK 7b_divider_magic_1.7b_counter_0.MDFF_6.QB a_2509_41671# VSS s=11648,328 d=11648,328 l=112 w=224 x=2509 y=41991 nfet_03v3
x a_4463_40261# Q23 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=4947 y=40149 pfet_03v3
x a_65792_n12363# VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=65792 y=-11878 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D a_37671_n8400# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=37775 y=-7476 pfet_03v3
x D1 VDD a_14642_n8360# VDD s=11648,328 d=11648,328 l=112 w=224 x=15074 y=-7875 pfet_03v3
x a_50630_6066# VDD_TEST a_50528_5246# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53420 y=8360 pfet_03v3
x G1_1 G1_2 G1_1 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=-1655 y=13570 pfet_03v3
x A_MUX_6.Tr_Gate_1.CLK CP_1_0.VCTRL A_MUX_6.IN1 VSS s=14784,512 d=8736,272 l=100 w=168 x=39168 y=11717 nfet_03v3
x S6 a_18508_8715# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=18712 y=9181 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=41905 y=53157 cap_mim_2f0_m4m5_noshield
x A1 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=78653 y=-23920 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A a_70734_n23489# a_70934_n23489# VSS s=19712,624 d=11648,328 l=112 w=224 x=70822 y=-23128 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_81917_n12929# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=82453 y=-12928 nfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=57786 y=-7043 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VSS a_n754_40261# VSS s=11648,328 d=19712,624 l=112 w=224 x=654 y=40797 nfet_03v3
x S5 A_MUX_6.Tr_Gate_1.CLK VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=38535 y=11269 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VDD a_23636_n11964# VDD s=19712,624 d=11648,328 l=112 w=224 x=23724 y=-12447 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT a_17974_52919# 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=17974 y=53007 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3517 y=30724 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=21292 y=-15895 pfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54152 y=-10203 pfet_03v3
x a_33798_n8400# VSS LD0 VSS s=19712,624 d=11648,328 l=112 w=224 x=34578 y=-8399 nfet_03v3
x Q15 a_65904_n24971# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=65992 y=-24970 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=14762 y=34937 pfet_03v3
x 7b_divider_magic_0.mux_magic_0.OR_magic_0.B a_91537_n17765# a_91537_n19173# VDD s=11648,328 d=19712,624 l=112 w=224 x=91841 y=-18732 pfet_03v3
x Q15 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=65494 y=-20925 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD a_19162_n8316# a_18618_n8360# VSS s=11648,328 d=19712,624 l=112 w=224 x=19698 y=-8315 nfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=40159 y=-15956 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=86155 y=-12259 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=38583 y=-14269 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=72874 y=-11018 pfet_03v3
x A1 a_70312_n8296# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=70416 y=-8295 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_73246_n13513# a_73446_n13513# VSS s=19712,624 d=11648,328 l=112 w=224 x=73334 y=-13512 nfet_03v3
x D0 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B VDD s=11648,328 d=11648,328 l=112 w=224 x=24610 y=-25443 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=82630 y=-17740 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=26344 y=-22262 pfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=64033 y=6857 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_15643_n16157# a_15443_n16157# VDD s=11648,328 d=11648,328 l=112 w=224 x=15747 y=-16156 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A a_64596_n6727# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=65116 y=-6726 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT VDD a_73567_n25018# VDD s=11648,328 d=11648,328 l=112 w=224 x=74087 y=-25457 pfet_03v3
x a_4518_56714# a_4935_56558# a_5448_57191# VSS s=11648,328 d=11648,328 l=112 w=224 x=5448 y=57511 nfet_03v3
x a_58489_5253# A1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=62367 y=6073 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A a_17422_n11964# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=18158 y=-12931 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=27527 y=3015 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=89980 y=-9768 nfet_03v3
x a_88821_n8380# 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=89817 y=-8379 nfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=90030 y=2513 pfet_03v3
x a_61616_n12929# a_61877_n12483# a_62032_n12929# VSS s=11648,328 d=11648,328 l=112 w=224 x=62352 y=-12928 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT a_22617_n20540# a_22417_n20540# VSS s=11648,328 d=19712,624 l=112 w=224 x=23153 y=-20539 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q VSS a_11616_n10621# VSS s=11648,328 d=11648,328 l=112 w=224 x=11936 y=-10620 nfet_03v3
x a_10727_n7287# VSS a_11746_n7733# VSS s=11648,328 d=11648,328 l=112 w=224 x=11634 y=-7732 nfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=-797 y=52099 pfet_03v3
x 7b_divider_magic_1.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=4419 y=61645 pfet_03v3
x D7 VSS a_1925_45777# VSS s=11648,328 d=11648,328 l=112 w=224 x=1925 y=46097 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89603 y=71637 cap_mim_2f0_m4m5_noshield
x D12 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B VDD s=19712,624 d=11648,328 l=112 w=224 x=75328 y=-25423 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=91866 y=1817 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT a_68873_n23489# a_68673_n23489# VSS s=11648,328 d=19712,624 l=112 w=224 x=69409 y=-23488 nfet_03v3
x Q26 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=17943 y=58072 pfet_03v3
x D6 VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=12688 y=-20488 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=84550 y=-9318 pfet_03v3
x LD0 VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=10612 y=-10239 nfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=89622 y=1817 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT a_65904_n20957# VDD s=11648,328 d=19712,624 l=112 w=224 x=66640 y=-20956 pfet_03v3
x a_7440_n10621# 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8608 y=-11060 pfet_03v3
x S7 VDD A_MUX_5.Tr_Gate_1.CLK VDD s=8800,376 d=5200,204 l=100 w=100 x=18218 y=-2354 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=36419 y=1172 pfet_03v3
x Q17 VDD a_58922_n24971# VDD s=11648,328 d=11648,328 l=112 w=224 x=59226 y=-24970 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.QB VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q VDD s=11648,328 d=19712,624 l=112 w=224 x=12155 y=-12502 pfet_03v3
x D12 VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B VSS s=19712,624 d=11648,328 l=112 w=224 x=75544 y=-24966 nfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_2.mux_magic_0.IN2 VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=38098 y=-22255 pfet_03v3
x D3 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=9643 y=-22466 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD a_n886_49663# VDD s=19712,624 d=11648,328 l=112 w=224 x=-818 y=48799 pfet_03v3
x G_sink_up G_sink_dn G_sink_up VSS s=6240,224 d=6240,224 l=100 w=120 x=840 y=15357 nfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=58933 y=7553 pfet_03v3
x D27G a_816_60433# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=816 y=60537 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=75007 y=-23920 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.D VDD s=19712,624 d=11648,328 l=112 w=224 x=1838 y=33773 pfet_03v3
x a_22967_8787# a_22881_9554# VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=23377 y=9554 nfet_03v3
x 7b_divider_magic_1.mux_magic_0.OR_magic_0.B a_10284_27486# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=11692 y=27806 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q VDD 7b_divider_magic_1.DFF_magic_0.D VDD s=19712,624 d=11648,328 l=112 w=224 x=275 y=35712 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_80639_n15130# a_81183_n14623# VSS s=19712,624 d=11648,328 l=112 w=224 x=81071 y=-14622 nfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=86600 y=-22243 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=8395 y=37036 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD a_4331_53639# VDD s=19712,624 d=11648,328 l=112 w=224 x=4398 y=52775 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=5219 y=48123 nfet_03v3
x Q04 VDD a_18405_n24991# VDD s=11648,328 d=11648,328 l=112 w=224 x=18709 y=-24990 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.QB a_58590_n7103# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=59326 y=-6662 pfet_03v3
x G1_2 G1_2 VDD_TEST VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=-1247 y=13570 pfet_03v3
x a_25557_8739# DN1 VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=26069 y=8739 pfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=31991 y=-19439 pfet_03v3
x Q24 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17943 y=50718 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_69768_n15130# a_70312_n14623# VSS s=19712,624 d=11648,328 l=112 w=224 x=70200 y=-14622 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A a_11150_48721# a_10179_48177# VSS s=11648,328 d=19712,624 l=112 w=224 x=11510 y=48825 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=86285 y=-9318 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D a_76272_n9990# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=76360 y=-9989 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=31793 y=2595 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B a_27612_n6747# a_27612_n8155# VDD s=11648,328 d=19712,624 l=112 w=224 x=27916 y=-7714 pfet_03v3
x S5 A_MUX_6.Tr_Gate_1.CLK VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=38127 y=11269 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT a_7772_n25475# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=7860 y=-25474 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B a_64684_n13396# a_64596_n11944# VDD s=19712,624 d=11648,328 l=112 w=224 x=65116 y=-12911 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B a_12956_n10996# a_12956_n9588# VDD s=11648,328 d=19712,624 l=112 w=224 x=13260 y=-10027 pfet_03v3
x D7 VDD a_1881_45233# VDD s=11648,328 d=11648,328 l=112 w=224 x=2365 y=45665 pfet_03v3
x D9 VSS a_7142_45777# VSS s=11648,328 d=11648,328 l=112 w=224 x=7142 y=46097 nfet_03v3
x D3 a_7790_n18422# 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=8310 y=-18421 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_5525_53639# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=52991 pfet_03v3
x S2 VDD a_29875_10702# VDD s=8736,272 d=8736,272 l=100 w=168 x=30352 y=9894 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10789 y=4721 pfet_03v3
x a_14677_48177# 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=15648 y=48177 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=10267 y=45151 pfet_03v3
x a_7098_35032# VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=7142 y=35032 nfet_03v3
x Q13 a_84615_n16324# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=85263 y=-16256 pfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=58218 y=-11019 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=35840 y=-11025 pfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50276 y=-10203 pfet_03v3
x D12 VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=60343 y=-20468 nfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53540 y=-9507 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7525 y=5417 pfet_03v3
x D2 VSS a_22296_n14643# VSS s=11648,328 d=11648,328 l=112 w=224 x=22616 y=-14642 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=1838 y=35313 pfet_03v3
x F_IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=11487 y=45532 nfet_03v3
x A1 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=82681 y=-18960 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q a_n379_41801# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=-378 y=41905 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=33832 y=-9338 pfet_03v3
x a_8137_6071# VDD_TEST a_6505_4677# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8137 y=6231 pfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=6346 y=9358 pfet_03v3
x a_90846_3167# VSS a_89214_1773# VSS s=29120,664 d=29120,664 l=100 w=560 x=94144 y=1033 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=86558 y=-11005 pfet_03v3
x G1_1 SD0_1 G_sink_up VDD_TEST s=4160,184 d=4160,184 l=100 w=80 x=-23 y=14366 pfet_03v3
x VCO_DFF_C_0.OUT VCO_DFF_C_0.OUTB VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=46810 y=1905 pfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3178 y=48123 pfet_03v3
x a_6958_10708# a_5326_9314# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7570 y=10868 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A a_30416_n9019# a_30216_n9019# VSS s=11648,328 d=19712,624 l=112 w=224 x=30952 y=-9018 nfet_03v3
x a_42628_11562# RES_74k_1.M a_42628_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=42628 y=11562 ppolyf_u
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=35005 y=-15455 nfet_03v3
x G_sink_dn VSS A3 VSS s=6240,224 d=6240,224 l=100 w=120 x=3602 y=15334 nfet_03v3
x D16 a_62766_n14623# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=62870 y=-14622 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=86774 y=-10548 nfet_03v3
x Q01 a_14874_n18422# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=14962 y=-18421 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=38881 y=-11025 pfet_03v3
x a_17510_n10555# 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=17510 y=-9586 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=36104 y=2927 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A a_74786_n11944# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=74874 y=-11943 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=31480 y=-18217 nfet_03v3
x D16 7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A a_69555_n24971# VDD s=11648,328 d=19712,624 l=112 w=224 x=70291 y=-24970 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_2376_52257# a_2955_52430# VDD s=11648,328 d=11648,328 l=112 w=224 x=3439 y=52750 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A VSS a_32357_n13416# VSS s=11648,328 d=19712,624 l=112 w=224 x=33005 y=-13371 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=35567 y=-9338 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT VSS a_81384_n6825# VSS s=11648,328 d=19712,624 l=112 w=224 x=82120 y=-6824 nfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52604 y=6850 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D a_n90_33487# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=452 y=34379 pfet_03v3
x a_46528_11562# a_46528_12082# a_46228_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=46528 y=11562 ppolyf_u
x 7b_divider_magic_1.OR_magic_2.VOUT VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=14762 y=36697 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_81440_n11999# a_81640_n11999# VDD s=19712,624 d=11648,328 l=112 w=224 x=81960 y=-12482 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_1.7b_counter_0.DFF_magic_0.D a_n656_37439# VSS s=11648,328 d=19712,624 l=112 w=224 x=-655 y=38175 nfet_03v3
x G_sink_dn G_sink_dn VSS VSS s=6240,224 d=6240,224 l=100 w=120 x=432 y=15357 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS a_62435_n23347# VSS s=11648,328 d=19712,624 l=112 w=224 x=63171 y=-23346 nfet_03v3
x a_22096_n9426# VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=23048 y=-9865 pfet_03v3
x D9 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10925 y=55791 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=89599 y=-11005 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A a_4463_58693# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=5431 y=59429 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=8456 y=28122 pfet_03v3
x a_29875_10702# UP_INPUT UP VDD s=8736,272 d=8736,272 l=100 w=168 x=30352 y=10316 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT VDD d=19712,624 l=112 w=224 x=15205 y=47833 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D VDD a_35743_n8400# VDD s=19712,624 d=11648,328 l=112 w=224 x=35631 y=-7952 pfet_03v3
x VDD VDD VDD VDD d=19712,624 l=112 w=224 x=233 y=37201 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A a_19584_n23509# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=19672 y=-22221 pfet_03v3
x D15 VDD a_84615_n13557# VDD s=11648,328 d=11648,328 l=112 w=224 x=85047 y=-13072 pfet_03v3
x a_35743_n8400# VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD s=19712,624 d=11648,328 l=112 w=224 x=36523 y=-7476 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7933 y=4721 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=89568 y=-15928 pfet_03v3
x D6 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=12904 y=-25443 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK VDD a_4935_56558# VDD s=11648,328 d=11648,328 l=112 w=224 x=5002 y=57666 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.OR_magic_2.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10710 y=32019 nfet_03v3
x a_80941_n13148# VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.QB VDD s=11648,328 d=11648,328 l=112 w=224 x=81284 y=-12482 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS a_62417_n20026# VSS s=11648,328 d=19712,624 l=112 w=224 x=63153 y=-20025 nfet_03v3
x a_22966_11778# VDD PFD_T2_0.INV_mag_0.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=24192 y=11635 pfet_03v3
x A1 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=81762 y=-17740 pfet_03v3
x A1 7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=86060 y=-17741 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A a_19584_n23509# a_19784_n23509# VSS s=19712,624 d=11648,328 l=112 w=224 x=19672 y=-23508 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_61877_n11999# a_61616_n12929# VDD s=11648,328 d=11648,328 l=112 w=224 x=62413 y=-11998 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VCO_DFF_C_0.VCO_C_0.INV_2_3.IN a_34443_2598# VSS s=8800,376 d=5200,204 l=168 w=100 x=34275 y=3034 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=43305 y=1031 pfet_03v3
x a_27423_7180# DN DN1 VDD s=8736,272 d=8736,272 l=100 w=168 x=27627 y=7308 pfet_03v3
x a_33465_n12383# 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=33465 y=-12338 nfet_03v3
x a_17510_n13416# 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=17510 y=-12931 pfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53132 y=-9507 pfet_03v3
x a_5326_9314# VSS UP_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=6176 y=8574 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=41905 y=46997 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.p3_gen_magic_0.P3 a_29583_n22286# a_29583_n23694# VDD s=11648,328 d=19712,624 l=112 w=224 x=29887 y=-23253 pfet_03v3
x a_62566_n9407# VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=63734 y=-9406 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=36963 y=-57 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=89733 y=-14706 nfet_03v3
x Q13 VDD a_58940_n18402# VDD s=11648,328 d=11648,328 l=112 w=224 x=59244 y=-18401 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A a_80639_n16324# a_81183_n15817# VSS s=19712,624 d=11648,328 l=112 w=224 x=81071 y=-15816 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_66206_n9990# 7b_divider_magic_0.7b_counter_0.MDFF_5.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=66310 y=-9989 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT a_10437_52799# VDD s=11648,328 d=11648,328 l=112 w=224 x=10437 y=53103 pfet_03v3
x D14 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT a_62435_n22900# VDD s=11648,328 d=19712,624 l=112 w=224 x=63171 y=-22899 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD VCO_DFF_C_0.VCO_C_0.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=31758 y=1042 pfet_03v3
x a_89214_1773# VSS OUT1 VSS s=29120,664 d=29120,664 l=100 w=560 x=90064 y=1033 nfet_03v3
x D17G a_58590_n8297# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=59326 y=-7856 pfet_03v3
x D17G VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=63838 y=-24966 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A a_69768_n16324# a_70312_n15817# VSS s=19712,624 d=11648,328 l=112 w=224 x=70200 y=-15816 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A a_60130_n9568# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=60218 y=-9567 nfet_03v3
x a_5326_9314# UP_OUT VSS VSS s=29120,664 d=49280,1296 l=100 w=560 x=10868 y=7878 nfet_03v3
x LD0 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10828 y=-11039 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN VDD 7b_divider_magic_2.mux_magic_0.IN2 VDD s=19712,624 d=11648,328 l=112 w=224 x=37450 y=-22255 pfet_03v3
x a_45628_9906# a_45328_10426# a_45628_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=45628 y=9906 ppolyf_u
x F_IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10268 y=42585 pfet_03v3
x a_6958_10708# a_5326_9314# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7162 y=10868 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VSS 7b_divider_magic_0.p3_gen_magic_0.P3 VSS s=19712,624 d=11648,328 l=112 w=224 x=79278 y=-22691 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=34745 y=-18980 nfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=6636 y=-16255 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B a_78762_n11944# a_78762_n13352# VDD s=11648,328 d=19712,624 l=112 w=224 x=79066 y=-12911 pfet_03v3
x a_89997_n19334# VDD 7b_divider_magic_0.mux_magic_0.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=90949 y=-18893 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=25484 y=-11919 pfet_03v3
x G_sink_up ITAIL_SINK A3 VSS s=6240,224 d=6240,224 l=100 w=120 x=3602 y=14988 nfet_03v3
x a_4463_36036# VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=5431 y=36140 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A a_8336_45777# a_8292_45233# VSS s=11648,328 d=19712,624 l=112 w=224 x=8336 y=46313 nfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8395 y=57885 pfet_03v3
x Tappered_Buffer_7.IN VDD_TEST a_6958_10708# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10630 y=10868 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_4518_56714# a_4518_56914# VDD s=11648,328 d=11648,328 l=112 w=224 x=4518 y=57234 pfet_03v3
x G2_1 G2_1 VSS VSS s=10400,304 d=10400,304 l=100 w=200 x=1200 y=10388 nfet_03v3
x a_38847_n19354# VSS 7b_divider_magic_2.mux_magic_0.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=40015 y=-19353 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=25138 y=-23491 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=71740 y=-10658 pfet_03v3
x a_4463_54859# VSS Q26 VSS s=19712,624 d=19712,624 l=112 w=224 x=5871 y=54963 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VDD a_60130_n11944# VDD s=11648,328 d=11648,328 l=112 w=224 x=60434 y=-11943 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=33344 y=-22262 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B a_17510_n10555# a_17422_n10995# VDD s=19712,624 d=11648,328 l=112 w=224 x=17942 y=-10026 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.QB VSS a_22296_n15837# VSS s=11648,328 d=11648,328 l=112 w=224 x=22616 y=-15836 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A a_27612_n6747# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=27700 y=-6746 pfet_03v3
x a_42328_9906# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=42328 y=9906 ppolyf_u
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=63795 y=5377 nfet_03v3
x A_MUX_6.IN1 VSS s=1478400,16480 l=6000 w=6000 x=67910 y=6888 cap_mim_2f0_m4m5_noshield
x a_66094_n15251# VSS a_66206_n15207# VSS s=11648,328 d=11648,328 l=112 w=224 x=66094 y=-15206 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=86787 y=-18962 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A a_n753_58693# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=-752 y=59213 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B a_68660_n8179# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=69092 y=-8134 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B a_17510_n15772# a_17422_n16212# VDD s=19712,624 d=11648,328 l=112 w=224 x=17942 y=-15727 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A a_32269_n16212# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=32789 y=-16211 pfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52196 y=6850 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A a_19584_n23509# a_19784_n23509# VSS s=19712,624 d=11648,328 l=112 w=224 x=19672 y=-23148 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q a_8292_39008# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=38576 pfet_03v3
x PFD_T2_0.INV_mag_0.IN VDD PFD_T2_0.Buffer_V_2_1.IN VDD s=5200,204 d=8800,376 l=100 w=100 x=24192 y=11275 pfet_03v3
x Q06 a_27735_n10992# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=27823 y=-10507 pfet_03v3
x S4 VCTRL_IN VCTRL_OBV VSS s=14784,512 d=14784,512 l=100 w=168 x=42817 y=5337 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A VDD a_10179_48177# VDD s=11648,328 d=19712,624 l=112 w=224 x=10707 y=48825 pfet_03v3
x a_43828_9078# a_43828_9598# a_43528_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=43828 y=9078 ppolyf_u
x 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q a_62766_n15817# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=62870 y=-15816 nfet_03v3
x OUT01 a_49118_n8724# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=49256 y=-11017 pfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=7226 y=31214 nfet_03v3
x a_22967_8787# PFD_T2_0.INV_mag_1.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23173 y=8866 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.P3 VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=28179 y=-23491 nfet_03v3
x F_IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=10727 y=41261 nfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=2739 y=57885 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT a_62435_n22416# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=62523 y=-22415 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A a_7440_n10621# a_7640_n10621# VSS s=19712,624 d=11648,328 l=112 w=224 x=7528 y=-10620 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8755 y=37252 pfet_03v3
x a_2290_52905# 7b_divider_magic_1.7b_counter_0.MDFF_5.QB VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=2955 y=53210 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A a_2526_50451# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=3494 y=50339 pfet_03v3
x A_MUX_6.IN1 VSS s=1478400,16480 l=6000 w=6000 x=74524 y=528 cap_mim_2f0_m4m5_noshield
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50072 y=-10203 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.D 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=85874 y=-9318 pfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51500 y=-9507 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A VSS a_79531_n15752# VSS s=11648,328 d=19712,624 l=112 w=224 x=80179 y=-14783 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=5219 y=47205 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A a_64596_n11944# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=65332 y=-12427 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD a_22096_n10620# VDD s=19712,624 d=11648,328 l=112 w=224 x=22184 y=-11059 pfet_03v3
x D16 a_69971_n24524# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=70075 y=-24523 nfet_03v3
x a_50630_6066# a_50528_5246# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=51958 y=6066 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=75388 y=-17747 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=89826 y=2513 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_2.IN a_34443_2598# VSS s=8800,376 d=5200,204 l=168 w=100 x=34275 y=2598 nfet_03v3
x a_42763_5679# VCTRL_OBV VCTRL_IN VDD s=8736,272 d=8736,272 l=100 w=168 x=42967 y=5723 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=32423 y=-18982 nfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52376 y=2869 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10381 y=4721 pfet_03v3
x Q15 VDD a_69768_n12363# VDD s=11648,328 d=11648,328 l=112 w=224 x=70200 y=-11878 pfet_03v3
x S3 VDD A_MUX_4.Tr_Gate_1.CLK VDD s=5200,204 d=5200,204 l=100 w=100 x=29057 y=7786 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=71740 y=-15435 nfet_03v3
x Q11 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=65398 y=-17948 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=76504 y=-19434 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT a_n656_37439# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=-655 y=37527 nfet_03v3
x a_8980_n13372# VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=9716 y=-12931 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=31696 y=-17760 pfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=5530 y=10868 pfet_03v3
x D15 a_80639_n15130# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=81287 y=-15062 pfet_03v3
x a_3075_49879# VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=3559 y=49663 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=32763 y=445 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A a_2042_50987# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=2086 y=50339 nfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=93890 y=-15928 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=25081 y=-17767 pfet_03v3
x a_29791_n13168# 7b_divider_magic_2.7b_counter_0.MDFF_7.QB VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=30350 y=-12502 pfet_03v3
x D16G a_69768_n15130# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=70416 y=-15062 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A a_19162_n10620# a_18618_n11127# VSS s=11648,328 d=19712,624 l=112 w=224 x=19698 y=-10619 nfet_03v3
x Tappered_Buffer_7.IN VDD_TEST a_6958_10708# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10222 y=10868 pfet_03v3
x D13 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=67661 y=-18405 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_2376_42855# a_2955_42690# VDD s=19712,624 d=11648,328 l=112 w=224 x=3439 y=42146 pfet_03v3
x Q02 VDD a_22096_n12339# VDD s=11648,328 d=11648,328 l=112 w=224 x=22616 y=-11898 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=87975 y=-23921 pfet_03v3
x a_42628_10734# a_42628_11254# a_42628_10426# VDD s=22440,644 d=33880,528 l=520 w=220 x=42628 y=10734 ppolyf_u
x D27G a_309_59889# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=376 y=60537 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A a_73246_n10600# a_73446_n10600# VSS s=19712,624 d=11648,328 l=112 w=224 x=73334 y=-10599 nfet_03v3
x Q03 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=7380 y=-22466 pfet_03v3
x Q23 VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=15423 y=61333 nfet_03v3
x a_7507_52905# 7b_divider_magic_1.7b_counter_0.MDFF_4.QB VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8172 y=53210 pfet_03v3
x LD2 VDD a_1881_49879# VDD s=19712,624 d=11648,328 l=112 w=224 x=2365 y=48799 pfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51296 y=-10203 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=38023 y=1172 pfet_03v3
x 7b_divider_magic_1.LD VSS 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=7955 y=57669 nfet_03v3
x a_86893_n8380# VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD s=19712,624 d=11648,328 l=112 w=224 x=87673 y=-7932 pfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3178 y=47205 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT a_20787_n25038# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=21523 y=-25477 pfet_03v3
x a_46528_10734# a_46228_11254# a_46528_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=46528 y=10734 ppolyf_u
x D8 VSS a_11368_53215# VSS s=11648,328 d=11648,328 l=112 w=224 x=11368 y=53103 nfet_03v3
x D15 a_85159_n13513# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=85263 y=-13512 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_n698_56914# a_n698_56714# VDD s=11648,328 d=11648,328 l=112 w=224 x=-697 y=57018 pfet_03v3
x D26G VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=12988 y=52106 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A a_4463_50251# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=4463 y=50339 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=7967 y=3241 nfet_03v3
x P12 VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=79545 y=-19434 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B VSS a_23636_n13372# VSS s=11648,328 d=19712,624 l=112 w=224 x=23940 y=-13371 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_18618_n15150# a_19162_n14643# VSS s=19712,624 d=11648,328 l=112 w=224 x=19050 y=-14642 nfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=6769 y=29238 pfet_03v3
x D10 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10468 y=59286 pfet_03v3
x G2_1 VSS SD2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=1812 y=12051 nfet_03v3
x D11 a_12992_49268# 7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A VDD s=19712,624 d=11648,328 l=112 w=224 x=12992 y=49356 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=76850 y=-7482 nfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=60157 y=7553 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35091 y=71637 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.p3_gen_magic_0.P3 VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=28344 y=-22711 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B a_68660_n8179# a_68572_n6727# VDD s=19712,624 d=11648,328 l=112 w=224 x=69092 y=-7210 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q a_n379_52887# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=-378 y=52991 nfet_03v3
x a_6505_4677# DN_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=10823 y=3241 nfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=35666 y=-22263 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_1.mux_magic_0.IN2 VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15212 y=30831 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT a_10179_50238# a_11150_50782# VSS s=19712,624 d=11648,328 l=112 w=224 x=11510 y=50238 nfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55232 y=2173 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD a_13476_49268# VDD s=11648,328 d=19712,624 l=112 w=224 x=13476 y=50004 pfet_03v3
x F_IN a_6032_48911# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=6032 y=49015 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VSS s=14784,512 d=14784,512 l=100 w=168 x=45343 y=-516 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=71308 y=-12259 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT VSS a_20987_n20540# VSS s=11648,328 d=11648,328 l=112 w=224 x=21307 y=-20539 nfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=59749 y=6857 pfet_03v3
x Q24 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=12988 y=50934 nfet_03v3
x F_IN VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=10268 y=41937 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_26272_n13533# a_26072_n13533# VSS s=11648,328 d=19712,624 l=112 w=224 x=26808 y=-13532 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.QB a_7640_n12339# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=7744 y=-12338 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=71740 y=-12699 nfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=33611 y=-23941 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT a_14874_n22436# 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=15394 y=-22435 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=37751 y=1172 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48719 y=34677 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B a_32269_n11964# a_32357_n13416# VDD s=19712,624 d=11648,328 l=112 w=224 x=32357 y=-11963 pfet_03v3
x UP Tappered_Buffer_7.IN VDD_TEST VDD_TEST s=5200,204 d=8800,376 l=100 w=100 x=12035 y=13522 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=10260 y=35282 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=78221 y=-19426 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D a_86893_n8380# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=86997 y=-8379 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT a_34443_2598# VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VSS s=5200,204 d=5200,204 l=168 w=100 x=34547 y=4242 nfet_03v3
x S7 A_MUX_5.Tr_Gate_1.CLK VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=18830 y=-2912 nfet_03v3
x a_6505_4677# DN_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=8783 y=3937 nfet_03v3
x PFD_T2_0.INV_mag_0.OUT VSS PFD_T2_0.Buffer_V_2_0.IN VSS s=5200,204 d=5200,204 l=100 w=100 x=24741 y=9553 nfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=90244 y=-15928 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=77113 y=-18967 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.QB VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q VDD s=19712,624 d=19712,624 l=112 w=224 x=77961 y=-16136 pfet_03v3
x A_MUX_4.Tr_Gate_1.CLK a_27423_7180# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=27812 y=7694 nfet_03v3
x 7b_divider_magic_1.mux_magic_0.IN1 a_10659_29026# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=10659 y=29130 nfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=84329 y=-23921 pfet_03v3
x G1_2 G1_2 VDD_TEST VDD_TEST s=10400,304 d=17600,576 l=100 w=200 x=2016 y=13570 pfet_03v3
x a_35743_n8400# VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD s=11648,328 d=19712,624 l=112 w=224 x=36955 y=-7952 pfet_03v3
x a_50528_5246# OUTB VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=55630 y=6066 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=3525 y=29400 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=54382 y=693 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT a_12995_44912# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13479 y=45560 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD VCO_DFF_C_0.VCO_C_0.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=31350 y=1042 pfet_03v3
x ITAIL ITAIL G2_1 VSS s=17600,576 d=10400,304 l=100 w=200 x=-1859 y=10836 nfet_03v3
x G1_1 G1_2 G1_1 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=-839 y=13570 pfet_03v3
x a_33465_n15150# 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=33681 y=-15082 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=3539 y=61429 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT a_10179_50238# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10223 y=50670 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=21724 y=-15895 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD a_66336_n8296# a_65792_n8340# VSS s=11648,328 d=19712,624 l=112 w=224 x=66872 y=-8295 nfet_03v3
x D11 VSS a_17043_49684# VSS s=11648,328 d=11648,328 l=112 w=224 x=17043 y=49572 nfet_03v3
x a_5326_9314# UP_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=10460 y=7878 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VDD a_74786_n10975# VDD s=19712,624 d=11648,328 l=112 w=224 x=74874 y=-10490 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD a_22096_n9426# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=22400 y=-9865 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=25651 y=3425 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD a_8292_39008# VDD s=19712,624 d=11648,328 l=112 w=224 x=8776 y=37928 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=11947 y=35441 pfet_03v3
x a_n90_33487# 7b_divider_magic_1.LD VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=452 y=33919 pfet_03v3
x G_source_up VDD_TEST G_source_up VDD_TEST s=10560,416 d=6240,224 l=100 w=120 x=-1465 y=16064 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A a_8980_n11964# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=9068 y=-11963 pfet_03v3
x a_7507_41559# a_7726_41671# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=7726 y=42207 nfet_03v3
x a_7440_n12339# VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=8392 y=-11898 pfet_03v3
x F_IN VDD a_1882_59889# VDD s=11648,328 d=11648,328 l=112 w=224 x=2366 y=60321 pfet_03v3
x D12 VSS a_77422_n8296# VSS s=11648,328 d=11648,328 l=112 w=224 x=77742 y=-8295 nfet_03v3
x F_IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=3058 y=34830 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_34009_n14643# a_33465_n15150# VSS s=11648,328 d=19712,624 l=112 w=224 x=34545 y=-14642 nfet_03v3
x S2 VSS A_MUX_3.Tr_Gate_1.CLK VSS s=5200,204 d=5200,204 l=100 w=100 x=29114 y=11114 nfet_03v3
x a_4473_31277# 7b_divider_magic_1.OR_magic_1.VOUT VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=5441 y=31165 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_76272_n15207# a_76533_n16137# VDD s=11648,328 d=11648,328 l=112 w=224 x=77285 y=-16136 pfet_03v3
x D3 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=9427 y=-17968 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A a_7743_55349# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=7743 y=55453 pfet_03v3
x a_30290_n12019# a_30767_n12949# a_29791_n13168# VSS s=11648,328 d=11648,328 l=112 w=224 x=30871 y=-12948 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VSS a_4463_40261# VSS s=11648,328 d=19712,624 l=112 w=224 x=5871 y=40797 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.OR_magic_2.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10253 y=32235 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT a_12545_56822# 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=12545 y=56926 nfet_03v3
x D1 a_19162_n9426# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=19266 y=-9425 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q a_n886_41257# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=-818 y=41905 pfet_03v3
x ITAIL G1_1 SD2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=1404 y=12051 nfet_03v3
x a_73567_n25018# VDD 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C VDD s=11648,328 d=11648,328 l=112 w=224 x=74519 y=-25457 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q a_80639_n16324# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=81287 y=-16256 pfet_03v3
x ITAIL SD2_1 G1_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=1608 y=11600 nfet_03v3
x a_58590_n13513# VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=59542 y=-13072 pfet_03v3
x Q06 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10641 y=-25443 pfet_03v3
x a_5525_34816# VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=34816 pfet_03v3
x OUT01 VDD_TEST a_49118_n8724# VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=49052 y=-11017 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.QB a_69768_n16324# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=70416 y=-16256 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB a_25706_n567# VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VSS s=5200,204 d=8800,376 l=168 w=100 x=29671 y=333 nfet_03v3
x a_80941_n13148# a_81053_n12929# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=81589 y=-12928 nfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51152 y=2173 pfet_03v3
x A1 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=86736 y=-18200 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VSS VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VSS s=5200,204 d=5200,204 l=100 w=100 x=31793 y=3421 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=21292 y=-16255 pfet_03v3
x P02 a_36596_n11974# a_36596_n13382# VDD s=11648,328 d=19712,624 l=112 w=224 x=36900 y=-12457 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=34244 y=-23949 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.QB a_22296_n10620# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=22400 y=-10619 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=20590 y=-6702 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A a_60130_n13352# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=60218 y=-13351 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT a_66024_n17918# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=66112 y=-17917 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=26395 y=-23940 pfet_03v3
x Q16 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=61359 y=-25423 pfet_03v3
x Q02 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10875 y=-17968 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A a_8336_48911# a_8292_49879# VSS s=11648,328 d=19712,624 l=112 w=224 x=8336 y=49447 nfet_03v3
x 7b_divider_magic_1.OR_magic_2.VOUT VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=14763 y=32831 pfet_03v3
x D9 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT a_15419_56388# VDD s=11648,328 d=11648,328 l=112 w=224 x=15419 y=56692 pfet_03v3
x Q02 a_29222_n11081# a_29438_n11081# VDD s=11648,328 d=11648,328 l=112 w=224 x=29326 y=-10112 pfet_03v3
x D27G a_17490_56406# 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=17490 y=56494 pfet_03v3
x D8 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=10468 y=51770 pfet_03v3
x ITAIL G1_1 SD2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=180 y=11600 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.P3 VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=16448 y=40318 pfet_03v3
x S7 A_MUX_5.Tr_Gate_1.CLK VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=18422 y=-2912 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=31029 y=-15455 nfet_03v3
x a_7098_59889# 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=60105 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A a_18618_n16344# a_19162_n15837# VSS s=19712,624 d=11648,328 l=112 w=224 x=19050 y=-15836 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_15920_n15227# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=16456 y=-15226 nfet_03v3
x LD1 VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=58218 y=-7483 nfet_03v3
x a_58489_5253# A1 VSS VSS s=29120,664 d=49280,1296 l=100 w=560 x=63999 y=6073 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK VSS a_10882_n12949# VSS s=11648,328 d=11648,328 l=112 w=224 x=10770 y=-12948 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=74064 y=-17747 pfet_03v3
x Q16 VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=61575 y=-24966 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A a_n754_54859# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=654 y=54315 nfet_03v3
x D15 VSS a_81183_n14623# VSS s=11648,328 d=11648,328 l=112 w=224 x=81503 y=-14622 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A a_58590_n12319# a_58790_n12319# VSS s=19712,624 d=11648,328 l=112 w=224 x=58678 y=-12318 nfet_03v3
x D17G a_58790_n8297# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=58894 y=-8296 nfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=91662 y=2513 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B a_83507_n13396# a_83419_n11944# VDD s=19712,624 d=11648,328 l=112 w=224 x=83939 y=-12427 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.QB VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q VDD s=11648,328 d=19712,624 l=112 w=224 x=12155 y=-7286 pfet_03v3
x PFD_T2_0.INV_mag_1.IN PFD_T2_0.Buffer_V_2_0.IN a_23837_9553# VSS s=5200,204 d=5200,204 l=100 w=100 x=24129 y=9553 nfet_03v3
x a_50630_6066# a_50528_5246# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=51550 y=6066 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_5525_34816# a_6032_34064# VSS s=19712,624 d=11648,328 l=112 w=224 x=6032 y=33952 nfet_03v3
x a_83507_n15752# 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=83507 y=-15223 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A a_4463_44037# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=4947 y=44773 pfet_03v3
x F_IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=15981 y=42534 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=41905 y=90117 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=42308 y=-15948 pfet_03v3
x a_n90_31542# LD2 VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=452 y=31542 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=3517 y=35046 pfet_03v3
x a_8137_6071# VSS a_6505_4677# VSS s=29120,664 d=29120,664 l=100 w=560 x=11027 y=3937 nfet_03v3
x a_50528_5246# VSS OUTB VSS s=29120,664 d=29120,664 l=100 w=560 x=55018 y=6066 nfet_03v3
x G_source_dn G_source_dn G_source_up VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=-1057 y=16064 pfet_03v3
x D14 VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=63856 y=-18405 nfet_03v3
x S5 VSS A_MUX_6.Tr_Gate_1.CLK VSS s=5200,204 d=5200,204 l=100 w=100 x=38331 y=11827 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VSS 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=16398 y=-7502 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A a_7743_59325# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8711 y=59213 pfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51092 y=-10203 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT a_15648_50005# a_15648_50782# VSS s=11648,328 d=11648,328 l=112 w=224 x=16008 y=50670 nfet_03v3
x F_IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10267 y=46451 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.IN1 VSS 7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=7999 y=24649 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT a_62417_n25455# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=62505 y=-25454 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=86651 y=-23921 pfet_03v3
x a_60130_n8136# VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=60866 y=-7695 pfet_03v3
x a_90846_3167# VDD_TEST a_89214_1773# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=93702 y=3327 pfet_03v3
x VCO_DFF_C_0.OUTB VDD_TEST a_50630_6066# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50972 y=8360 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS a_18405_n20046# VSS s=11648,328 d=19712,624 l=112 w=224 x=19141 y=-20045 nfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53828 y=7546 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT a_17939_n19011# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=18604 y=-18650 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT a_17974_56406# VDD s=11648,328 d=11648,328 l=112 w=224 x=17974 y=56710 pfet_03v3
x 7b_divider_magic_0.mux_magic_0.OR_magic_0.A a_91537_n17765# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=91625 y=-17764 pfet_03v3
x A_MUX_5.Tr_Gate_1.CLK a_19375_n2567# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=19648 y=-1758 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=15222 y=31723 nfet_03v3
x a_13534_n13416# Q06 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=13534 y=-12931 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_76533_n10920# a_76272_n9990# VDD s=11648,328 d=19712,624 l=112 w=224 x=77501 y=-10919 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD a_44716_n517# VDD s=14784,512 d=8736,272 l=100 w=168 x=44785 y=291 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16448 y=43359 pfet_03v3
x a_n90_29614# 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-23 y=30046 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B a_64106_n16192# a_64106_n14784# VDD s=11648,328 d=19712,624 l=112 w=224 x=64410 y=-15707 pfet_03v3
x A1 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=77545 y=-23461 nfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7774 y=10054 pfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT VSS 7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=92731 y=-14707 nfet_03v3
x a_33465_n16344# 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=33681 y=-16276 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B a_7259_58781# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=7303 y=59213 nfet_03v3
x a_32357_n15772# 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=32357 y=-14803 nfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=26082 y=-230 nfet_03v3
x a_10179_50238# 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=10707 y=50238 pfet_03v3
x G_sink_up G_sink_dn G_sink_up VSS s=6240,224 d=10560,416 l=100 w=120 x=1656 y=15357 nfet_03v3
x a_20903_8375# PFD_T2_0.FDIV OUT01 VDD s=8736,272 d=8736,272 l=100 w=168 x=21176 y=8761 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4419 y=33276 pfet_03v3
x a_23636_n13372# VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=24372 y=-12931 pfet_03v3
x a_74786_n9567# VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D VSS s=19712,624 d=19712,624 l=112 w=224 x=75522 y=-9566 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=4779 y=43229 pfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT VSS 7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=86816 y=-22700 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B a_23636_n10995# a_23636_n9587# VDD s=11648,328 d=19712,624 l=112 w=224 x=23940 y=-10510 pfet_03v3
x Q26 a_3120_60433# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=3120 y=60537 nfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-437 y=43229 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=60559 y=-24966 nfet_03v3
x D4 VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=19826 y=-24986 nfet_03v3
x 7b_divider_magic_1.LD a_7142_56457# a_7098_55913# VSS s=11648,328 d=19712,624 l=112 w=224 x=7142 y=56993 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A a_34009_n15837# a_33465_n16344# VSS s=11648,328 d=19712,624 l=112 w=224 x=34545 y=-15836 nfet_03v3
x a_8137_6071# VDD_TEST a_6505_4677# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9769 y=6231 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN VSS 7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=40375 y=-15499 nfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=61585 y=6857 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28277 y=28517 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD a_11285_n22436# VDD s=11648,328 d=11648,328 l=112 w=224 x=11589 y=-22435 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT a_17043_59901# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=17043 y=59989 nfet_03v3
x a_12995_44912# VDD 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C VDD s=19712,624 d=11648,328 l=112 w=224 x=13479 y=44912 pfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7978 y=9358 pfet_03v3
x a_66593_n10920# a_66094_n10034# a_67070_n9990# VSS s=11648,328 d=11648,328 l=112 w=224 x=67390 y=-9989 nfet_03v3
x Q05 VDD a_18618_n12383# VDD s=11648,328 d=11648,328 l=112 w=224 x=19050 y=-11898 pfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=59341 y=6857 pfet_03v3
x a_47128_9906# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=47128 y=9906 ppolyf_u
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=38810 y=3262 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=55426 y=5370 nfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=10834 y=9358 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A a_8980_n14804# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=9068 y=-14803 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B a_28381_n15772# a_28293_n16212# VDD s=11648,328 d=11648,328 l=112 w=224 x=28597 y=-16211 pfet_03v3
x a_73246_n12319# VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=74414 y=-12318 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=33171 y=1003 pfet_03v3
x D5 a_18618_n15150# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19266 y=-15082 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=31152 y=-22262 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.D VSS s=11648,328 d=11648,328 l=112 w=224 x=85658 y=-9777 nfet_03v3
x a_7259_54805# Q25 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=7743 y=54805 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.P3 a_14785_38090# a_14785_38290# VDD s=19712,624 d=11648,328 l=112 w=224 x=14785 y=38178 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B a_17510_n15772# a_17422_n16212# VDD s=11648,328 d=11648,328 l=112 w=224 x=17726 y=-16211 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.A a_14785_38090# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=15753 y=38826 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=84854 y=-19427 pfet_03v3
x 7b_divider_magic_2.CLK VDD a_7440_n14643# VDD s=11648,328 d=11648,328 l=112 w=224 x=7960 y=-15082 pfet_03v3
x a_44716_n517# VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VDD s=14784,512 d=8736,272 l=100 w=168 x=44785 y=-130 pfet_03v3
x a_62566_n9407# VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=63518 y=-9846 pfet_03v3
x D16 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=71192 y=-25423 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D VDD a_88821_n8380# VDD s=11648,328 d=19712,624 l=112 w=224 x=89141 y=-7456 pfet_03v3
x a_84615_n15130# 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=84615 y=-14622 nfet_03v3
x S5 VDD A_MUX_6.Tr_Gate_1.CLK VDD s=8800,376 d=5200,204 l=100 w=100 x=37923 y=11505 pfet_03v3
x a_80941_n13148# VSS a_81053_n12929# VSS s=11648,328 d=11648,328 l=112 w=224 x=80941 y=-12928 nfet_03v3
x S7 F_IN 7b_divider_magic_2.CLK VSS s=14784,512 d=14784,512 l=100 w=168 x=17034 y=-2872 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=78170 y=-17748 pfet_03v3
x a_33465_n13577# VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=33465 y=-13092 pfet_03v3
x a_50708_569# VSS OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=55606 y=1389 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=75223 y=-23463 nfet_03v3
x a_45328_9078# a_45028_9598# a_45328_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=45328 y=9078 ppolyf_u
x 7b_divider_magic_1.mux_magic_0.IN2 7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16449 y=30564 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q VSS a_81183_n15817# VSS s=11648,328 d=11648,328 l=112 w=224 x=81503 y=-15816 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS a_58940_n18849# VSS s=11648,328 d=19712,624 l=112 w=224 x=59676 y=-18848 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A a_70312_n7102# a_69768_n7146# VSS s=11648,328 d=19712,624 l=112 w=224 x=70848 y=-7101 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A a_4838_45777# a_4331_45233# VSS s=11648,328 d=19712,624 l=112 w=224 x=4838 y=46313 nfet_03v3
x a_39080_11413# A_MUX_6.IN1 CP_1_0.VCTRL VDD s=8736,272 d=8736,272 l=100 w=168 x=39557 y=11027 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT a_11683_n20046# VSS s=11648,328 d=11648,328 l=112 w=224 x=11571 y=-20045 nfet_03v3
x A1 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=74496 y=-22241 pfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7366 y=10054 pfet_03v3
x a_90846_3167# VDD_TEST a_89214_1773# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=93294 y=3327 pfet_03v3
x 7b_divider_magic_0.OR_magic_2.A VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=87895 y=-19427 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=24865 y=-22718 nfet_03v3
x G_sink_dn G_sink_dn VSS VSS s=6240,224 d=6240,224 l=100 w=120 x=1248 y=15357 nfet_03v3
x S3 VDD a_29818_7696# VDD s=8736,272 d=8736,272 l=100 w=168 x=30295 y=6888 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=15982 y=32780 nfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=10834 y=10054 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B VSS a_60130_n8136# VSS s=11648,328 d=19712,624 l=112 w=224 x=60434 y=-8135 nfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=37320 y=3262 nfet_03v3
x Q26 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=2552 y=40458 nfet_03v3
x A1 VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=73196 y=-17747 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A VDD a_2526_50451# VDD s=19712,624 d=11648,328 l=112 w=224 x=2526 y=50339 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A a_33465_n12383# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=34545 y=-11898 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B a_68572_n6727# a_68660_n8179# VDD s=19712,624 d=11648,328 l=112 w=224 x=68660 y=-6726 pfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=38136 y=3934 nfet_03v3
x Tappered_Buffer_7.IN VSS a_6958_10708# VSS s=29120,664 d=29120,664 l=100 w=560 x=10664 y=8574 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT a_69555_n20957# 7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A VDD s=11648,328 d=11648,328 l=112 w=224 x=70075 y=-20956 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A a_71937_n25018# a_72137_n25018# VSS s=19712,624 d=11648,328 l=112 w=224 x=72025 y=-25017 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q a_8292_55913# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=56561 pfet_03v3
x a_89214_1773# VSS OUT1 VSS s=29120,664 d=29120,664 l=100 w=560 x=91696 y=1033 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK 7b_divider_magic_0.7b_counter_0.MDFF_4.QB a_66206_n15207# VSS s=11648,328 d=11648,328 l=112 w=224 x=66526 y=-15206 nfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=39094 y=-15948 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_62896_n7713# 7b_divider_magic_0.7b_counter_0.MDFF_3.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=63000 y=-7712 nfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=90409 y=-14249 pfet_03v3
x a_50528_5246# VSS OUTB VSS s=29120,664 d=29120,664 l=100 w=560 x=51346 y=5370 nfet_03v3
x a_89214_1773# OUT1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=89452 y=1033 nfet_03v3
x A1 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=87980 y=-9776 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=27287 y=-19446 pfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=27170 y=105 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=86571 y=-19419 pfet_03v3
x a_33798_n8400# VDD LD0 VDD s=19712,624 d=11648,328 l=112 w=224 x=34578 y=-7952 pfet_03v3
x a_45158_5339# VCTRL_OBV CP_1_0.VCTRL VDD s=8736,272 d=14784,512 l=100 w=168 x=45839 y=5725 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT a_17939_n19011# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=18043 y=-18650 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT VDD a_17523_n19011# VDD s=11648,328 d=11648,328 l=112 w=224 x=17827 y=-18207 pfet_03v3
x a_43528_12390# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=43528 y=12390 ppolyf_u
x 7b_divider_magic_1.7b_counter_0.MDFF_6.QB 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=2509 y=41343 nfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=61762 y=-10659 pfet_03v3
x PFD_T2_0.INV_mag_1.IN VDD a_24436_11277# VDD s=5200,204 d=5200,204 l=100 w=100 x=24728 y=11277 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT VSS s=11648,328 d=19712,624 l=112 w=224 x=10726 y=44691 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.QB VDD a_69768_n11107# VDD s=11648,328 d=11648,328 l=112 w=224 x=70200 y=-11039 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=26179 y=-18987 nfet_03v3
x a_58489_5253# A1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=63591 y=6073 nfet_03v3
x Q26 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13445 y=58288 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN VSS 7b_divider_magic_2.mux_magic_0.IN1 VSS s=19712,624 d=11648,328 l=112 w=224 x=43581 y=-14719 nfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=40102 y=-14269 pfet_03v3
x a_n754_40261# Q21 VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=654 y=40149 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A a_n886_53639# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=-818 y=52991 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C VDD a_187_37545# VDD s=11648,328 d=11648,328 l=112 w=224 x=715 y=37761 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN VSS 7b_divider_magic_2.mux_magic_0.IN2 VSS s=19712,624 d=11648,328 l=112 w=224 x=37666 y=-22712 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B a_7743_39580# a_7259_40116# VDD s=11648,328 d=19712,624 l=112 w=224 x=8227 y=39684 pfet_03v3
x A1 a_70312_n13513# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=70416 y=-13512 nfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=37864 y=3934 nfet_03v3
x 7b_divider_magic_1.mux_magic_0.OR_magic_0.A a_10284_27286# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10284 y=27806 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B a_n754_44237# a_n754_44037# VDD s=19712,624 d=11648,328 l=112 w=224 x=214 y=44557 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=71740 y=-11018 pfet_03v3
x D0 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=9409 y=-20488 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B a_2043_54805# a_2527_55349# VDD s=11648,328 d=11648,328 l=112 w=224 x=3495 y=55021 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK VSS 7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=10717 y=37017 nfet_03v3
x a_308_49663# VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=375 y=49663 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=37506 y=-9339 pfet_03v3
x LD1 a_58590_n14623# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=58894 y=-15062 pfet_03v3
x Q03 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=7164 y=-17968 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.QB VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q VDD s=11648,328 d=19712,624 l=112 w=224 x=26811 y=-15672 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.QB VDD a_22096_n10620# VDD s=11648,328 d=11648,328 l=112 w=224 x=22616 y=-11059 pfet_03v3
x a_50810_1389# VSS a_50708_569# VSS s=29120,664 d=29120,664 l=100 w=560 x=51526 y=1389 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q a_77422_n12319# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=77526 y=-12318 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=41905 y=83957 cap_mim_2f0_m4m5_noshield
x A_MUX_5.Tr_Gate_1.CLK 7b_divider_magic_2.CLK A1 VSS s=14784,512 d=14784,512 l=100 w=168 x=20002 y=-2870 nfet_03v3
x a_15443_n10940# a_14944_n10054# a_15920_n10010# VSS s=11648,328 d=11648,328 l=112 w=224 x=16240 y=-10009 nfet_03v3
x a_88821_n8380# 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=89817 y=-7932 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B a_70934_n23489# a_71150_n23489# VSS s=11648,328 d=11648,328 l=112 w=224 x=71038 y=-23488 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A a_17422_n6747# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17942 y=-6746 pfet_03v3
x a_39080_11413# A_MUX_6.IN1 CP_1_0.VCTRL VDD s=14784,512 d=8736,272 l=100 w=168 x=39149 y=11027 pfet_03v3
x 7b_divider_magic_1.P2 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=11954 y=40534 pfet_03v3
x VSS VSS VSS VSS d=49280,1296 l=100 w=560 x=-806 y=24094 nfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=5734 y=10054 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VDD a_64106_n16192# VDD s=11648,328 d=11648,328 l=112 w=224 x=64410 y=-16191 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.QB a_18618_n16344# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19266 y=-16276 pfet_03v3
x a_58590_n14623# VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=59758 y=-14622 nfet_03v3
x a_46828_8250# a_46528_8770# A_MUX_6.IN1 VDD s=22440,644 d=22440,644 l=520 w=220 x=46828 y=8250 ppolyf_u
x G_source_up A0 VDD_TEST VDD_TEST s=6240,224 d=10560,416 l=100 w=120 x=3763 y=16786 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q VDD 7b_divider_magic_0.DFF_magic_0.D VDD s=19712,624 d=11648,328 l=112 w=224 x=83287 y=-7755 pfet_03v3
x a_78762_n8135# VSS Q11 VSS s=19712,624 d=19712,624 l=112 w=224 x=79498 y=-8134 nfet_03v3
x a_76533_n15653# VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.QB VDD s=19712,624 d=11648,328 l=112 w=224 x=77529 y=-15652 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_80639_n15130# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=81719 y=-15062 pfet_03v3
x VSS VSS VSS VSS d=49280,1296 l=100 w=560 x=89248 y=337 nfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53420 y=7546 pfet_03v3
x Q04 VDD a_7440_n15837# VDD s=11648,328 d=11648,328 l=112 w=224 x=7960 y=-16276 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B a_27612_n11964# a_27612_n13372# VDD s=11648,328 d=11648,328 l=112 w=224 x=28132 y=-11963 pfet_03v3
x a_50708_569# VSS OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=55198 y=1389 nfet_03v3
x A_MUX_3.Tr_Gate_1.CLK VDD a_27480_10186# VDD s=8736,272 d=8736,272 l=100 w=168 x=27888 y=9892 pfet_03v3
x LD0 a_11616_n9427# a_11416_n9427# VSS s=11648,328 d=19712,624 l=112 w=224 x=12152 y=-9426 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VSS 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=20374 y=-7502 nfet_03v3
x VCO_DFF_C_0.OUT a_50810_1389# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50948 y=3683 pfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10426 y=10054 pfet_03v3
x A_MUX_2.Tr_Gate_1.CLK PFD_T2_0.FDIV OUT01 VSS s=14784,512 d=14784,512 l=100 w=168 x=21530 y=8375 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=25484 y=-6702 pfet_03v3
x a_50630_6066# a_50528_5246# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54032 y=8360 pfet_03v3
x PFD_T2_0.FDIV a_22967_8787# VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23173 y=9226 pfet_03v3
x VDD VDD VDD VDD d=19712,624 l=112 w=224 x=10225 y=49894 pfet_03v3
x a_84615_n16324# 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=84615 y=-15816 nfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=11809 y=4721 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT a_73767_n25018# a_73567_n25018# VSS s=11648,328 d=19712,624 l=112 w=224 x=74303 y=-25017 nfet_03v3
x D10 VDD a_7098_39008# VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=38360 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C a_70734_n18991# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=71254 y=-18187 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_25538_n15227# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=26074 y=-15226 nfet_03v3
x a_43528_8250# a_43528_8770# a_43228_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=43528 y=8250 ppolyf_u
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=5219 y=33060 nfet_03v3
x Q05 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=14128 y=-20488 nfet_03v3
x a_73246_n7102# VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=74198 y=-6661 pfet_03v3
x a_77222_n12319# VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=78174 y=-11878 pfet_03v3
x D1 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=16511 y=-22466 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=24922 y=-19454 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD a_14874_n17938# VDD s=11648,328 d=11648,328 l=112 w=224 x=15178 y=-17937 pfet_03v3
x a_18508_8715# DIV_OUT2 PFD_T2_0.FDIV VDD s=14784,512 d=8736,272 l=100 w=168 x=18508 y=8759 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B a_60130_n6728# a_60130_n8136# VDD s=11648,328 d=19712,624 l=112 w=224 x=60434 y=-7211 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21463 y=22357 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B a_2043_58781# a_2527_59325# VDD s=11648,328 d=11648,328 l=112 w=224 x=3495 y=58997 pfet_03v3
x a_68660_n13396# 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=68660 y=-13351 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=25651 y=2605 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D a_81640_n11999# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=82176 y=-11998 pfet_03v3
x Q12 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=62025 y=-22446 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A a_60130_n10976# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=60218 y=-10975 pfet_03v3
x a_8137_6071# VDD_TEST a_6505_4677# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9361 y=6231 pfet_03v3
x a_791_26924# VDD_TEST a_n841_25530# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=3647 y=27084 pfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=791 y=26270 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=86155 y=-15875 pfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7570 y=9358 pfet_03v3
x D13 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=67229 y=-22446 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VDD a_74786_n10975# VDD s=19712,624 d=11648,328 l=112 w=224 x=74874 y=-10006 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_30033_n14643# a_29489_n15150# VSS s=11648,328 d=19712,624 l=112 w=224 x=30569 y=-14642 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=11954 y=43575 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=11482 y=33076 nfet_03v3
x Q12 VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=61593 y=-18405 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89603 y=65477 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT a_14935_52799# VDD s=11648,328 d=11648,328 l=112 w=224 x=14935 y=53103 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VDD a_74786_n16192# VDD s=19712,624 d=11648,328 l=112 w=224 x=74874 y=-15707 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q VDD 7b_divider_magic_2.DFF_magic_0.D VDD s=11648,328 d=11648,328 l=112 w=224 x=32569 y=-7775 pfet_03v3
x P02 VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=27963 y=-19454 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT a_62833_n24524# VSS s=11648,328 d=11648,328 l=112 w=224 x=62721 y=-24523 nfet_03v3
x S4 A_MUX_0.Tr_Gate_1.CLK VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=44205 y=5315 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VDD 7b_divider_magic_1.P2 VDD s=11648,328 d=11648,328 l=112 w=224 x=10260 y=40369 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT VDD d=19712,624 l=112 w=224 x=10707 y=47833 pfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=92478 y=1817 pfet_03v3
x A_MUX_1.Tr_Gate_1.CLK VDD a_20945_11785# VDD s=8736,272 d=8736,272 l=100 w=168 x=21422 y=10977 pfet_03v3
x Q12 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=80476 y=-8198 nfet_03v3
x LD0 a_7440_n13533# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7744 y=-13092 pfet_03v3
x D0 VDD a_38847_n19354# VDD s=19712,624 d=11648,328 l=112 w=224 x=38935 y=-18913 pfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=61789 y=7553 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB a_44716_1837# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=44989 y=1029 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=77494 y=-22699 nfet_03v3
x Q17 VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=58080 y=-24966 nfet_03v3
x Q23 VDD a_10921_59883# VDD s=11648,328 d=19712,624 l=112 w=224 x=10921 y=60619 pfet_03v3
x Q02 a_11285_n22920# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=11373 y=-22919 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69161 y=40837 cap_mim_2f0_m4m5_noshield
x Q04 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=17347 y=-25443 pfet_03v3
x D1 VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=16295 y=-22923 nfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=5326 y=10054 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_66593_n16137# a_66793_n16137# VDD s=19712,624 d=11648,328 l=112 w=224 x=67113 y=-15652 pfet_03v3
x Q13 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=58098 y=-17948 pfet_03v3
x G_source_dn A0 ITAIL_SRC VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=3355 y=16786 pfet_03v3
x Q03 a_7790_n22920# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=7878 y=-22919 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.D 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=34292 y=-9338 pfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=59545 y=7553 pfet_03v3
x a_8292_55913# VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=8776 y=55913 pfet_03v3
x S6 A_MUX_2.Tr_Gate_1.CLK VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=19950 y=8351 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT VDD a_68673_n18991# VDD s=11648,328 d=11648,328 l=112 w=224 x=68977 y=-17703 pfet_03v3
x LD1 VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=62194 y=-10219 nfet_03v3
x Q11 VDD a_80372_n11061# VDD s=19712,624 d=11648,328 l=112 w=224 x=80260 y=-9124 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=20590 y=-10238 nfet_03v3
x G_sink_up G_sink_up G_sink_dn VSS s=6240,224 d=6240,224 l=100 w=120 x=636 y=15004 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=14762 y=41045 pfet_03v3
x a_84615_n12363# VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=84615 y=-11878 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A a_70734_n18991# a_70934_n18991# VSS s=19712,624 d=11648,328 l=112 w=224 x=70822 y=-18630 nfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10018 y=10054 pfet_03v3
x G1_1 G1_2 G1_1 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=1200 y=13045 pfet_03v3
x Q04 VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=17563 y=-24986 nfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=41797 y=-14727 nfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=35631 y=1175 pfet_03v3
x 7b_divider_magic_0.OR_magic_2.A a_87746_n13362# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=87834 y=-13361 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C a_19584_n23509# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20104 y=-22221 pfet_03v3
x D17G 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=63838 y=-20925 pfet_03v3
x a_78762_n8135# VDD Q11 VDD s=19712,624 d=19712,624 l=112 w=224 x=79498 y=-7210 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D a_2955_52430# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3439 y=52102 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A a_58590_n15817# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=58894 y=-16256 pfet_03v3
x Q04 a_18405_n20493# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=18493 y=-20492 pfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=63829 y=8367 pfet_03v3
x G_source_up VDD_TEST G_source_up VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=-649 y=16064 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT a_58922_n25455# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=59010 y=-25454 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN VSS 7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=33272 y=-18990 nfet_03v3
x a_66094_n10034# VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.QB VDD s=11648,328 d=11648,328 l=112 w=224 x=66437 y=-10435 pfet_03v3
x D16G VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=67109 y=-20925 pfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=8800,376 d=5200,204 l=168 w=100 x=25538 y=-566 nfet_03v3
x a_50810_1389# a_50708_569# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54620 y=3683 pfet_03v3
x PFD_T2_0.INV_mag_1.OUT VSS PFD_T2_0.Buffer_V_2_1.IN VSS s=5200,204 d=5200,204 l=100 w=100 x=24740 y=10948 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_0.7b_counter_0.DFF_magic_0.D VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=81688 y=-6269 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B a_20000_n23509# a_19784_n23509# VSS s=11648,328 d=11648,328 l=112 w=224 x=20104 y=-23508 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D VDD a_n90_29614# VDD s=11648,328 d=11648,328 l=112 w=224 x=452 y=30722 pfet_03v3
x D15 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=60577 y=-18405 nfet_03v3
x D13 a_66440_n23347# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=66544 y=-23346 nfet_03v3
x a_65792_n13557# 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=66008 y=-13072 pfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=383 y=26270 pfet_03v3
x a_58590_n15817# VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=59758 y=-15816 nfet_03v3
x a_791_26924# VDD_TEST a_n841_25530# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=3239 y=27084 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN VDD 7b_divider_magic_1.mux_magic_0.IN1 VDD s=11648,328 d=11648,328 l=112 w=224 x=6762 y=24916 pfet_03v3
x A1 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=83466 y=-9318 pfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=6770 y=26484 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A a_7743_44669# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8227 y=44773 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10267 y=43416 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A a_80639_n16324# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=81719 y=-16256 pfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8137 y=5417 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D a_n90_33487# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=-23 y=34379 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A a_4838_48911# a_4331_49663# VSS s=11648,328 d=19712,624 l=112 w=224 x=4838 y=49447 nfet_03v3
x a_29583_n23694# VDD 7b_divider_magic_2.OR_magic_2.VOUT VDD s=19712,624 d=19712,624 l=112 w=224 x=30319 y=-23253 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=3179 y=57453 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B a_4463_54859# a_4463_54227# VDD s=11648,328 d=19712,624 l=112 w=224 x=4463 y=54963 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=92782 y=-15469 nfet_03v3
x a_43528_11562# a_43528_12082# a_43228_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=43528 y=11562 ppolyf_u
x a_45158_5339# VCTRL_OBV CP_1_0.VCTRL VDD s=8736,272 d=8736,272 l=100 w=168 x=45431 y=5725 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=21724 y=-16255 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=33871 y=3430 nfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=86867 y=-23462 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=1839 y=30559 pfet_03v3
x a_73246_n8296# VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=74198 y=-7855 pfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=7229 y=26024 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT a_68873_n18991# a_68673_n18991# VSS s=11648,328 d=19712,624 l=112 w=224 x=69409 y=-18990 nfet_03v3
x a_19584_n19011# VDD 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=19712,624 l=112 w=224 x=20320 y=-18207 pfet_03v3
x a_8292_35032# VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=34816 pfet_03v3
x a_29791_n13168# VSS a_29903_n12949# VSS s=11648,328 d=11648,328 l=112 w=224 x=29791 y=-12948 nfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=38136 y=2926 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT a_34443_2598# VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VSS s=5200,204 d=5200,204 l=168 w=100 x=34547 y=3430 nfet_03v3
x ITAIL_SINK ITAIL_SINK VDD VDD s=6304,328 d=6304,328 l=112 w=56 x=34687 y=11241 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B a_60130_n16192# a_60130_n14784# VDD s=11648,328 d=19712,624 l=112 w=224 x=60434 y=-15707 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A a_4331_45233# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=4398 y=46313 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT VDD a_22417_n25038# VDD s=11648,328 d=11648,328 l=112 w=224 x=22937 y=-25477 pfet_03v3
x a_5525_49663# VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=6032 y=49879 nfet_03v3
x A_MUX_1.Tr_Gate_1.CLK VDD a_20945_11785# VDD s=14784,512 d=8736,272 l=100 w=168 x=21014 y=10977 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D a_35743_n8400# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=35847 y=-7476 pfet_03v3
x a_36685_10901# CP_1_0.VCTRL LF_OFFCHIP VDD s=8736,272 d=14784,512 l=100 w=168 x=37297 y=11029 pfet_03v3
x a_89214_1773# OUT1 VSS VSS s=29120,664 d=49280,1296 l=100 w=560 x=94756 y=337 nfet_03v3
x 7b_divider_magic_2.CLK a_7640_n9427# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=7744 y=-9426 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48719 y=71637 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.CLK VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=26128 y=-18225 nfet_03v3
x S3 DN_INPUT DN VSS s=8736,272 d=14784,512 l=100 w=168 x=30110 y=8000 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D a_8172_42690# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8656 y=42794 pfet_03v3
x a_80733_n23674# VSS 7b_divider_magic_0.OR_magic_2.VOUT VSS s=19712,624 d=19712,624 l=112 w=224 x=81469 y=-23673 nfet_03v3
x Q03 a_29438_n11081# 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C VDD s=11648,328 d=19712,624 l=112 w=224 x=29542 y=-9628 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=27452 y=-18227 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D VDD a_66793_n10920# VDD s=11648,328 d=11648,328 l=112 w=224 x=67545 y=-10919 pfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53216 y=6850 pfet_03v3
x D8 VSS a_1925_48911# VSS s=11648,328 d=11648,328 l=112 w=224 x=1925 y=49231 nfet_03v3
x Q01 VDD a_29222_n11081# VDD s=19712,624 d=11648,328 l=112 w=224 x=29110 y=-11080 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A VDD a_32269_n16212# VDD s=11648,328 d=19712,624 l=112 w=224 x=33005 y=-16211 pfet_03v3
x D13 a_66024_n22900# 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=66544 y=-22899 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD a_73446_n9406# a_73246_n9406# VSS s=11648,328 d=19712,624 l=112 w=224 x=73982 y=-9405 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D VDD a_10727_n6803# VDD s=11648,328 d=11648,328 l=112 w=224 x=11047 y=-6802 pfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52784 y=2173 pfet_03v3
x G1_1 SD0_1 G_sink_up VDD_TEST s=4160,184 d=4160,184 l=100 w=80 x=1608 y=14366 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A a_30033_n15837# a_29489_n16344# VSS s=11648,328 d=19712,624 l=112 w=224 x=30569 y=-15836 nfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=33560 y=-22721 nfet_03v3
x D17G a_62417_n20473# 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=62937 y=-20472 pfet_03v3
x LD1 VDD a_58590_n13513# VDD s=19712,624 d=11648,328 l=112 w=224 x=58678 y=-13072 pfet_03v3
x G_sink_dn VSS G_sink_dn VSS s=10560,416 d=6240,224 l=100 w=120 x=228 y=15004 nfet_03v3
x A_MUX_1.Tr_Gate_1.CLK VSS a_20945_11785# VSS s=8736,272 d=14784,512 l=100 w=168 x=21237 y=11785 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q VDD a_14642_n12383# VDD s=11648,328 d=11648,328 l=112 w=224 x=15074 y=-11898 pfet_03v3
x 7b_divider_magic_2.mux_magic_0.IN2 7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=37717 y=-23949 pfet_03v3
x a_46828_7422# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=46828 y=7422 ppolyf_u
x Q15 VDD a_65904_n20473# VDD s=11648,328 d=11648,328 l=112 w=224 x=66208 y=-20472 pfet_03v3
x VDD VDD VDD VDD d=19712,624 l=112 w=224 x=31296 y=-7733 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT P02 VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=28128 y=-17760 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=32748 y=-9338 pfet_03v3
x D8 VSS a_15866_53215# VSS s=11648,328 d=11648,328 l=112 w=224 x=15866 y=53103 nfet_03v3
x a_10284_27486# OUT21 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=11252 y=27374 pfet_03v3
x G1_1 G1_2 G1_1 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=-23 y=13570 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT VDD 7b_divider_magic_0.OR_magic_2.A VDD s=19712,624 d=11648,328 l=112 w=224 x=87412 y=-17733 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_4518_37799# a_4518_37151# VDD s=11648,328 d=11648,328 l=112 w=224 x=4518 y=37903 pfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=58218 y=-11899 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C a_20000_n23509# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=20104 y=-23148 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=37479 y=-57 pfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=37864 y=2926 nfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8545 y=4721 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=32503 y=-23482 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A a_4463_54859# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=5871 y=54315 nfet_03v3
x D10 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=14966 y=59286 pfet_03v3
x A_MUX_3.Tr_Gate_1.CLK VDD a_27480_10186# VDD s=14784,512 d=8736,272 l=100 w=168 x=27480 y=9892 pfet_03v3
x D2 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=12706 y=-22466 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=39259 y=-14269 pfet_03v3
x D5 a_14754_n24991# 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=15274 y=-24990 pfet_03v3
x a_41879_n196# VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VDD s=14784,512 d=8736,272 l=100 w=168 x=41879 y=-151 pfet_03v3
x G1_1 G_sink_up SD0_1 VDD_TEST s=4160,184 d=4160,184 l=100 w=80 x=180 y=14366 pfet_03v3
x PFD_T2_0.INV_mag_0.IN a_23836_10693# PFD_T2_0.Buffer_V_2_1.IN VSS s=5200,204 d=5200,204 l=100 w=100 x=24332 y=10948 nfet_03v3
x a_43528_7422# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=43528 y=7422 ppolyf_u
x a_40387_n19193# VDD OUT01 VDD s=19712,624 d=19712,624 l=112 w=224 x=41123 y=-18752 pfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=11401 y=4721 pfet_03v3
x a_58590_n12319# 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=59758 y=-11878 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_0.DFF_magic_0.D 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=83306 y=-17740 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=91696 y=337 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD a_17974_49268# VDD s=11648,328 d=19712,624 l=112 w=224 x=17974 y=50004 pfet_03v3
x a_791_26924# VDD_TEST a_n841_25530# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=1607 y=27084 pfet_03v3
x A1 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=72980 y=-22241 pfet_03v3
x a_50810_1389# VDD_TEST a_50708_569# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54008 y=3683 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_66593_n16137# a_66793_n16137# VDD s=19712,624 d=11648,328 l=112 w=224 x=66681 y=-16136 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.QB VDD a_18618_n11127# VDD s=11648,328 d=11648,328 l=112 w=224 x=19050 y=-11059 pfet_03v3
x a_80639_n15130# 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=80639 y=-14622 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=36147 y=352 pfet_03v3
x D26G VSS a_7142_48911# VSS s=11648,328 d=11648,328 l=112 w=224 x=7142 y=49231 nfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14762 y=34310 pfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT VSS 7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=84545 y=-23464 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B a_68660_n13396# a_68572_n11944# VDD s=19712,624 d=11648,328 l=112 w=224 x=69092 y=-12911 pfet_03v3
x 7b_divider_magic_2.mux_magic_0.IN1 a_38847_n18160# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=39583 y=-17719 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=7955 y=47907 nfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_0.mux_magic_0.IN1 VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=94947 y=-14699 nfet_03v3
x 7b_divider_magic_2.CLK a_19162_n13533# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=19266 y=-13532 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q a_62766_n10601# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=62870 y=-10600 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_2509_52153# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=2509 y=52689 nfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=7955 y=61861 nfet_03v3
x Q23 VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=10925 y=61333 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69161 y=59317 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A a_74786_n16192# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=74874 y=-16191 pfet_03v3
x D4 VSS a_7640_n13533# VSS s=11648,328 d=11648,328 l=112 w=224 x=7960 y=-13532 nfet_03v3
x a_58489_5253# A1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=60735 y=5377 nfet_03v3
x Q07 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=7146 y=-20488 nfet_03v3
x D0 VSS 7b_divider_magic_2.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=38475 y=-18540 nfet_03v3
x Q02 a_11285_n18869# 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=11373 y=-18868 nfet_03v3
x A_MUX_0.Tr_Gate_1.CLK VCTRL_OBV CP_1_0.VCTRL VSS s=14784,512 d=14784,512 l=100 w=168 x=45785 y=5339 nfet_03v3
x Q03 a_7790_n18869# 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=7878 y=-18868 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=25963 y=-23481 nfet_03v3
x a_5525_59889# VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=5592 y=59889 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A a_78762_n8135# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=78850 y=-8134 nfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=7989 y=27081 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT a_17493_44912# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17977 y=45560 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT a_17939_n19011# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=18604 y=-19010 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT a_14677_50238# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14721 y=50670 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=27842 y=105 nfet_03v3
x a_65792_n7146# VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=65792 y=-6661 pfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=92070 y=1817 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q VDD s=11648,328 d=11648,328 l=112 w=224 x=1831 y=29883 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT VDD a_71937_n20520# VDD s=11648,328 d=11648,328 l=112 w=224 x=72457 y=-20959 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D a_76533_n10920# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=76637 y=-10919 pfet_03v3
x Q14 a_69555_n24971# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=69643 y=-24970 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=25268 y=-7502 nfet_03v3
x 7b_divider_magic_1.LD a_7098_59889# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=7582 y=60969 pfet_03v3
x D10 a_10921_59883# 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=10921 y=59971 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A a_73246_n7102# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=73550 y=-6661 pfet_03v3
x Q14 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=69145 y=-20925 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.QB a_70312_n10600# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=70416 y=-10599 nfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=61381 y=7553 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A a_3075_49879# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3559 y=49015 pfet_03v3
x 7b_divider_magic_1.P2 a_4473_31277# a_4473_31077# VDD s=19712,624 d=11648,328 l=112 w=224 x=4957 y=31597 pfet_03v3
x F_IN 7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=11480 y=36966 nfet_03v3
x a_7593_52257# a_7507_52905# a_7726_52153# VSS s=11648,328 d=11648,328 l=112 w=224 x=7726 y=52473 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A a_2527_55349# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3011 y=55453 pfet_03v3
x a_73246_n13513# 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=74414 y=-13072 pfet_03v3
x Q04 VDD a_30024_n10992# VDD s=11648,328 d=11648,328 l=112 w=224 x=30328 y=-10991 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B a_n754_50883# a_n754_50251# VDD s=11648,328 d=19712,624 l=112 w=224 x=-753 y=50987 pfet_03v3
x F_IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=3060 y=34154 nfet_03v3
x 7b_divider_magic_2.mux_magic_0.IN1 7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=43848 y=-15499 nfet_03v3
x a_70734_n18991# VDD 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=19712,624 l=112 w=224 x=71470 y=-17703 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_65792_n13557# a_66336_n13513# VSS s=19712,624 d=11648,328 l=112 w=224 x=66224 y=-13512 nfet_03v3
x D16 a_62566_n14623# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=63302 y=-15062 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A a_13446_n6747# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14182 y=-7714 pfet_03v3
x a_32357_n15772# 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=32357 y=-15727 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=78602 y=-17748 pfet_03v3
x a_6505_4677# VSS DN_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=9803 y=3937 nfet_03v3
x D14 a_73446_n14623# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=73550 y=-14622 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A a_22296_n12339# a_22096_n12339# VSS s=11648,328 d=19712,624 l=112 w=224 x=22832 y=-12338 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT a_62851_n23347# VSS s=11648,328 d=11648,328 l=112 w=224 x=62739 y=-23346 nfet_03v3
x S4 A_MUX_0.Tr_Gate_1.CLK VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=44205 y=4993 nfet_03v3
x D1 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT a_14874_n22920# VDD s=11648,328 d=19712,624 l=112 w=224 x=15610 y=-22919 pfet_03v3
x a_49016_n7441# DIV_OUT VSS VSS s=29120,664 d=49280,1296 l=100 w=560 x=54526 y=-8723 nfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=63421 y=8367 pfet_03v3
x a_4463_58893# 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=4947 y=58781 pfet_03v3
x a_5326_9314# VSS UP_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=8624 y=7878 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=34910 y=-17761 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=76231 y=-18204 nfet_03v3
x D11 VSS a_12545_49684# VSS s=11648,328 d=11648,328 l=112 w=224 x=12545 y=49572 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=21508 y=-7062 pfet_03v3
x 7b_divider_magic_1.LD a_1926_60433# a_1882_59889# VSS s=11648,328 d=19712,624 l=112 w=224 x=1926 y=60969 nfet_03v3
x F_IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=2296 y=31883 nfet_03v3
x 7b_divider_magic_0.OR_magic_2.A a_80733_n23674# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=80821 y=-23673 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=53974 y=693 nfet_03v3
x D8 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=14966 y=51770 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D a_86893_n8380# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=86997 y=-7932 pfet_03v3
x VDD VDD VDD VDD d=19712,624 l=112 w=224 x=20664 y=-22223 pfet_03v3
x a_86893_n8380# 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=87889 y=-7456 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=75975 y=28517 cap_mim_2f0_m4m5_noshield
x a_65792_n7146# 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=66008 y=-6661 pfet_03v3
x a_43528_10734# a_43228_11254# a_43528_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=43528 y=10734 ppolyf_u
x A1 7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=85628 y=-17741 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK VSS 7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=36609 y=-23484 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VDD a_8980_n16212# VDD s=19712,624 d=11648,328 l=112 w=224 x=9068 y=-15727 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VDD a_4463_40061# VDD s=11648,328 d=19712,624 l=112 w=224 x=4463 y=40797 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VDD a_60130_n16192# VDD s=11648,328 d=11648,328 l=112 w=224 x=60434 y=-16191 pfet_03v3
x 7b_divider_magic_2.CLK a_22096_n7122# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=22832 y=-6681 pfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=-797 y=46773 pfet_03v3
x LD0 a_11616_n14643# a_11416_n14643# VSS s=11648,328 d=19712,624 l=112 w=224 x=12152 y=-14642 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B a_23636_n11964# a_23636_n13372# VDD s=11648,328 d=11648,328 l=112 w=224 x=24156 y=-11963 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B a_n754_54227# a_n754_54859# VDD s=11648,328 d=19712,624 l=112 w=224 x=-269 y=54531 pfet_03v3
x 7b_divider_magic_1.P2 VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=11497 y=40102 nfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=39526 y=-15948 pfet_03v3
x D6 a_11683_n24544# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=11787 y=-24543 nfet_03v3
x D16 a_58790_n13513# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=58894 y=-13512 nfet_03v3
x Q22 a_1160_39067# a_1160_39283# VDD s=11648,328 d=11648,328 l=112 w=224 x=1644 y=39171 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B a_27612_n11964# a_27612_n13372# VDD s=11648,328 d=19712,624 l=112 w=224 x=27916 y=-12931 pfet_03v3
x Q25 VDD a_17490_52919# VDD s=11648,328 d=19712,624 l=112 w=224 x=17490 y=53655 pfet_03v3
x a_80639_n16324# 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=80639 y=-15816 nfet_03v3
x a_73567_n20520# 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=74735 y=-20959 pfet_03v3
x Q26 VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=17486 y=57856 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT a_15170_n24544# VSS s=11648,328 d=11648,328 l=112 w=224 x=15058 y=-24543 nfet_03v3
x Q12 VDD a_62435_n22900# VDD s=11648,328 d=11648,328 l=112 w=224 x=62739 y=-22899 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=31461 y=-15895 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.QB 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=66221 y=-10919 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=36449 y=-11017 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.QB 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=5448 y=55999 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3525 y=32873 pfet_03v3
x a_73246_n12319# VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=74198 y=-11878 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A a_19584_n19011# a_19784_n19011# VSS s=19712,624 d=11648,328 l=112 w=224 x=19672 y=-18650 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VDD a_78762_n6727# VDD s=19712,624 d=11648,328 l=112 w=224 x=78850 y=-7210 pfet_03v3
x PFD_T2_0.INV_mag_1.IN a_23837_9553# VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=24333 y=9808 nfet_03v3
x A_MUX_2.Tr_Gate_1.CLK VDD a_20903_8375# VDD s=14784,512 d=8736,272 l=100 w=168 x=20972 y=9183 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=8579 y=3241 nfet_03v3
x a_45028_8250# a_44728_8770# a_45028_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=45028 y=8250 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35091 y=65477 cap_mim_2f0_m4m5_noshield
x A1 VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=78005 y=-23920 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D a_15643_n16157# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16179 y=-15672 pfet_03v3
x a_14944_n15271# VSS a_15056_n15227# VSS s=11648,328 d=11648,328 l=112 w=224 x=14944 y=-15226 nfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_0.mux_magic_0.IN1 VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=94731 y=-14242 pfet_03v3
x a_64684_n13396# Q16 VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=64684 y=-13351 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VDD a_23636_n16212# VDD s=11648,328 d=11648,328 l=112 w=224 x=23940 y=-16211 pfet_03v3
x D27G a_12992_56406# 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=12992 y=56494 pfet_03v3
x Q16 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=61575 y=-20925 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=8448 y=25973 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=82179 y=-15875 pfet_03v3
x Q02 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=29326 y=-8218 nfet_03v3
x a_6505_4677# VSS DN_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=11435 y=3241 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B a_8980_n8156# a_8980_n6748# VDD s=11648,328 d=19712,624 l=112 w=224 x=9716 y=-6747 pfet_03v3
x a_50528_5246# VSS OUTB VSS s=29120,664 d=29120,664 l=100 w=560 x=52978 y=5370 nfet_03v3
x F_IN 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10717 y=38317 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=71308 y=-15875 pfet_03v3
x ITAIL G2_1 ITAIL VSS s=10400,304 d=10400,304 l=100 w=200 x=-1655 y=10388 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK a_44716_n517# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=45397 y=291 pfet_03v3
x Q25 a_4331_49663# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=49447 pfet_03v3
x D7 VDD a_11346_28482# VDD s=11648,328 d=11648,328 l=112 w=224 x=11413 y=29346 pfet_03v3
x PFD_T2_0.INV_mag_0.OUT a_22966_11778# a_22879_10704# VSS s=5200,204 d=8800,376 l=100 w=100 x=23171 y=10704 nfet_03v3
x a_65792_n8340# VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=65792 y=-7855 pfet_03v3
x a_49016_n7441# DIV_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=54118 y=-8723 nfet_03v3
x a_n753_58893# 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=-268 y=58781 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=8755 y=57453 pfet_03v3
x F_IN a_815_48911# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=815 y=49015 nfet_03v3
x a_4463_40261# Q23 VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=5871 y=40149 nfet_03v3
x a_n90_33487# 7b_divider_magic_1.LD VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-23 y=33919 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_77222_n13513# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=77526 y=-13072 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=16440 y=45748 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.QB VSS a_n378_60433# VSS s=11648,328 d=11648,328 l=112 w=224 x=-377 y=60753 nfet_03v3
x Q23 VSS a_8336_34064# VSS s=11648,328 d=11648,328 l=112 w=224 x=8336 y=34384 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT a_17939_n19011# a_17723_n19011# VSS s=11648,328 d=11648,328 l=112 w=224 x=18043 y=-19010 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD a_73246_n8296# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=73550 y=-7855 pfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=61762 y=-11019 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D VDD a_61877_n6783# VDD s=11648,328 d=11648,328 l=112 w=224 x=62197 y=-7266 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B a_4463_44237# a_4463_44037# VDD s=19712,624 d=11648,328 l=112 w=224 x=5431 y=44557 pfet_03v3
x a_6505_4677# VSS DN_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=9395 y=3937 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=76015 y=-22698 nfet_03v3
x a_17493_44912# VDD 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C VDD s=19712,624 d=11648,328 l=112 w=224 x=17977 y=44912 pfet_03v3
x a_5525_49663# VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=49663 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=16398 y=-12719 nfet_03v3
x S3 DN DN_INPUT VSS s=14784,512 d=8736,272 l=100 w=168 x=29906 y=8000 nfet_03v3
x D3 VDD a_29489_n15150# VDD s=11648,328 d=11648,328 l=112 w=224 x=29921 y=-15082 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD a_62417_n20957# VDD s=11648,328 d=11648,328 l=112 w=224 x=62721 y=-20956 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q a_62566_n15817# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=63302 y=-16256 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_26402_n15227# 7b_divider_magic_2.7b_counter_0.MDFF_1.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=26506 y=-15226 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK VSS a_67070_n9990# VSS s=11648,328 d=11648,328 l=112 w=224 x=66958 y=-9989 nfet_03v3
x F_IN VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=16440 y=41426 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=76072 y=-23471 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B a_7772_n24991# 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=8292 y=-24990 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.QB a_73446_n15817# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=73550 y=-15816 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=74331 y=-19426 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT VSS 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=40318 y=-14726 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT a_13476_56406# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13476 y=56926 pfet_03v3
x a_2043_54805# Q27 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=3011 y=54805 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D a_7593_52257# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=7726 y=51825 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=28455 y=333 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK 7b_divider_magic_2.7b_counter_0.MDFF_5.QB a_15056_n10010# VSS s=11648,328 d=11648,328 l=112 w=224 x=15376 y=-10009 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=86587 y=-11899 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C VSS a_11150_47944# VSS s=19712,624 d=19712,624 l=112 w=224 x=11150 y=47832 nfet_03v3
x F_IN 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=10720 y=32695 nfet_03v3
x D12 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=60559 y=-20925 pfet_03v3
x D4 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19826 y=-20945 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D a_81640_n11999# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=82608 y=-11998 pfet_03v3
x 7b_divider_magic_2.CLK VSS 7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=34478 y=-18218 nfet_03v3
x a_18550_11273# F_IN PFD_T2_0.FIN VDD s=14784,512 d=8736,272 l=100 w=168 x=18550 y=11401 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT a_22617_n25038# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=22721 y=-25037 nfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55664 y=8360 pfet_03v3
x D13 a_70312_n9406# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=70416 y=-9405 nfet_03v3
x a_14642_n7166# 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=14642 y=-7121 nfet_03v3
x a_4331_41257# 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=41473 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q VDD a_26072_n12339# VDD s=11648,328 d=11648,328 l=112 w=224 x=26592 y=-11898 pfet_03v3
x 7b_divider_magic_2.CLK a_22296_n7122# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=22400 y=-7121 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D VDD a_88821_n8380# VDD s=19712,624 d=11648,328 l=112 w=224 x=88709 y=-7456 pfet_03v3
x a_65792_n8340# 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=66008 y=-7855 pfet_03v3
x a_4463_44237# 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=4947 y=44125 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK VSS 7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=7991 y=25757 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=24649 y=-17767 pfet_03v3
x S4 A_MUX_0.Tr_Gate_1.CLK VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=44613 y=5551 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT a_12545_59901# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=12545 y=59989 nfet_03v3
x 7b_divider_magic_2.CLK a_22096_n8316# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=22832 y=-7875 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82789 y=28517 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A a_11616_n15837# a_11416_n15837# VSS s=11648,328 d=19712,624 l=112 w=224 x=12152 y=-15836 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS a_14874_n18869# VSS s=11648,328 d=19712,624 l=112 w=224 x=15610 y=-18868 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=35351 y=-9795 nfet_03v3
x A1 VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=85277 y=-10997 pfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=62605 y=6857 pfet_03v3
x Q02 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10443 y=-22466 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VSS a_n754_44237# VSS s=11648,328 d=19712,624 l=112 w=224 x=654 y=44773 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.OR_magic_2.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=36478 y=-17753 pfet_03v3
x Q03 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=6948 y=-22466 pfet_03v3
x a_58489_5253# VSS A1 VSS s=29120,664 d=29120,664 l=100 w=560 x=60939 y=6073 nfet_03v3
x G2_1 G2_1 VSS VSS s=10400,304 d=10400,304 l=100 w=200 x=-1247 y=10388 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A a_n754_40061# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=-753 y=40581 pfet_03v3
x a_7259_50987# VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=7743 y=50987 pfet_03v3
x a_n90_31542# LD2 VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=899 y=31974 nfet_03v3
x D27G VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=13445 y=55809 pfet_03v3
x a_n90_31542# LD2 VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=-23 y=31542 pfet_03v3
x a_29489_n15150# 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=29489 y=-14642 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT a_66440_n18849# VSS s=11648,328 d=11648,328 l=112 w=224 x=66328 y=-18848 nfet_03v3
x D2 a_11285_n22920# 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=11805 y=-22919 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=86155 y=-16235 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=14761 y=44475 pfet_03v3
x a_87746_n13362# VDD 7b_divider_magic_0.OR_magic_1.VOUT VDD s=19712,624 d=19712,624 l=112 w=224 x=88482 y=-12437 pfet_03v3
x a_18618_n15150# 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=18618 y=-14642 nfet_03v3
x D12 a_58922_n20473# 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=59442 y=-20472 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=73899 y=-23920 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=53914 y=-8027 nfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=-636 y=26270 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C VSS a_11150_47944# VSS s=11648,328 d=11648,328 l=112 w=224 x=11150 y=48393 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=-194 y=24094 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D a_30490_n12019# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=31026 y=-12502 pfet_03v3
x a_25383_n10456# VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.QB VDD s=19712,624 d=11648,328 l=112 w=224 x=26379 y=-10455 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=92274 y=2513 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C a_30632_n9019# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=31297 y=-8658 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK 7b_divider_magic_1.7b_counter_0.MDFF_1.QB a_7726_41671# VSS s=11648,328 d=11648,328 l=112 w=224 x=7726 y=41991 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=11946 y=42102 pfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=92947 y=-14250 pfet_03v3
x a_50630_6066# VSS a_50528_5246# VSS s=29120,664 d=29120,664 l=100 w=560 x=52162 y=6066 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_5448_57191# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=5448 y=57727 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A a_73246_n12319# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=73550 y=-11878 pfet_03v3
x D3 a_8206_n23367# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=8310 y=-23366 nfet_03v3
x a_42763_5679# VCTRL_IN VCTRL_OBV VDD s=8736,272 d=8736,272 l=100 w=168 x=43171 y=5723 pfet_03v3
x 7b_divider_magic_1.LD a_7098_55913# a_7142_56457# VSS s=19712,624 d=11648,328 l=112 w=224 x=7142 y=56345 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=20374 y=-11919 pfet_03v3
x D4 a_18405_n20493# 7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A VDD s=11648,328 d=11648,328 l=112 w=224 x=18925 y=-20492 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=28962 y=3988 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A VDD a_7743_35604# VDD s=19712,624 d=11648,328 l=112 w=224 x=7743 y=35492 pfet_03v3
x Q13 a_80588_n11061# 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C VDD s=11648,328 d=19712,624 l=112 w=224 x=80692 y=-10092 pfet_03v3
x Q26 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17943 y=58288 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=38202 y=-15948 pfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50972 y=7546 pfet_03v3
x S2 VDD A_MUX_3.Tr_Gate_1.CLK VDD s=5200,204 d=5200,204 l=100 w=100 x=29114 y=10792 pfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=-840 y=27084 pfet_03v3
x D14 VDD a_73246_n14623# VDD s=11648,328 d=11648,328 l=112 w=224 x=73766 y=-15062 pfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=2738 y=46773 nfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=16441 y=35994 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VSS s=8736,272 d=14784,512 l=100 w=168 x=45008 y=2141 nfet_03v3
x OUT11 a_90846_3167# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=94314 y=3327 pfet_03v3
x VCTRL_OBV VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=29321 y=2743 pfet_03v3
x a_50630_6066# a_50528_5246# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51584 y=8360 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.VOUT VSS 7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=15984 y=34886 nfet_03v3
x 7b_divider_magic_0.OR_magic_2.A 7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=88111 y=-19427 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=37479 y=1172 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.D 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=1838 y=33989 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=3068 y=29832 nfet_03v3
x a_5326_9314# UP_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=8828 y=8574 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q VDD a_29489_n16344# VDD s=11648,328 d=11648,328 l=112 w=224 x=29921 y=-16276 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D VSS a_37671_n8400# VSS s=19712,624 d=11648,328 l=112 w=224 x=37559 y=-8399 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_1.DFF_magic_0.D VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=275 y=35928 pfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=37067 y=-14269 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=94055 y=-14250 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q VDD s=11648,328 d=11648,328 l=112 w=224 x=38830 y=-9331 pfet_03v3
x a_4935_38147# VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.QB VDD s=19712,624 d=11648,328 l=112 w=224 x=5002 y=38147 pfet_03v3
x LD0 VDD a_7440_n9427# VDD s=19712,624 d=11648,328 l=112 w=224 x=7528 y=-9866 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=6709 y=6231 pfet_03v3
x a_45028_7422# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=45028 y=7422 ppolyf_u
x 7b_divider_magic_1.LD a_5525_59889# a_6032_60433# VSS s=19712,624 d=11648,328 l=112 w=224 x=6032 y=60321 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=5219 y=48339 nfet_03v3
x Q01 a_14874_n23367# 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=14962 y=-23366 nfet_03v3
x S3 A_MUX_4.Tr_Gate_1.CLK VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=28853 y=8108 nfet_03v3
x A1 VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=81114 y=-17740 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT a_72137_n20520# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=72241 y=-20519 nfet_03v3
x 7b_divider_magic_2.OR_magic_2.A 7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=36745 y=-18990 nfet_03v3
x a_89214_1773# OUT1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=92716 y=1033 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=8171 y=3241 nfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16441 y=31672 pfet_03v3
x D14 VSS a_77422_n13513# VSS s=11648,328 d=11648,328 l=112 w=224 x=77742 y=-13512 nfet_03v3
x D12 VDD a_73246_n9406# VDD s=11648,328 d=11648,328 l=112 w=224 x=73766 y=-9845 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD s=8800,376 d=5200,204 l=100 w=100 x=32559 y=767 pfet_03v3
x A1 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=89088 y=-9778 nfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9769 y=5417 pfet_03v3
x a_11416_n14643# VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=12368 y=-15082 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT a_8188_n24544# VSS s=11648,328 d=11648,328 l=112 w=224 x=8076 y=-24543 nfet_03v3
x a_50528_5246# VSS OUTB VSS s=29120,664 d=29120,664 l=100 w=560 x=52570 y=5370 nfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=62197 y=6857 pfet_03v3
x VDD VDD VDD VDD d=19712,624 l=112 w=224 x=14723 y=49894 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10267 y=45367 pfet_03v3
x a_14642_n8360# 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=14642 y=-8315 nfet_03v3
x 7b_divider_magic_2.OR_magic_2.A a_29583_n23694# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=29671 y=-23693 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A a_30216_n9019# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=30304 y=-7731 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=53506 y=-8027 nfet_03v3
x F_IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=11487 y=45748 nfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=-228 y=26270 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D VDD a_10727_n12019# VDD s=19712,624 d=11648,328 l=112 w=224 x=10615 y=-12018 pfet_03v3
x 7b_divider_magic_2.CLK a_22296_n8316# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=22400 y=-8315 nfet_03v3
x a_16980_n2227# F_IN 7b_divider_magic_2.CLK VDD s=14784,512 d=8736,272 l=100 w=168 x=16980 y=-2182 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=6769 y=30130 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=56038 y=5370 nfet_03v3
x Q15 a_65904_n20026# 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=65992 y=-20025 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD a_14642_n12383# VDD s=11648,328 d=11648,328 l=112 w=224 x=15506 y=-11898 pfet_03v3
x ITAIL G1_1 SD2_1 VSS s=17600,576 d=10400,304 l=100 w=200 x=-1859 y=12051 nfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=7068 y=-7063 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=90625 y=-14708 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK VSS 7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=35421 y=-18982 nfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=1199 y=26270 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D VSS a_84948_n8380# VSS s=11648,328 d=19712,624 l=112 w=224 x=85268 y=-8379 nfet_03v3
x a_6958_10708# a_5326_9314# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8794 y=10868 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK 7b_divider_magic_1.7b_counter_0.MDFF_7.QB a_5448_38170# VSS s=11648,328 d=11648,328 l=112 w=224 x=5448 y=38490 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_15443_n10940# a_15643_n10940# VDD s=11648,328 d=11648,328 l=112 w=224 x=15963 y=-10939 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=22914 y=-17767 pfet_03v3
x LD2 VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=3178 y=48339 pfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54848 y=6850 pfet_03v3
x Q02 a_29222_n11081# a_29438_n11081# VDD s=11648,328 d=11648,328 l=112 w=224 x=29326 y=-9144 pfet_03v3
x a_44716_n517# VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VDD s=8736,272 d=14784,512 l=100 w=168 x=45397 y=-130 pfet_03v3
x A1 VDD a_58590_n14623# VDD s=11648,328 d=11648,328 l=112 w=224 x=59110 y=-15062 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=91525 y=-15936 pfet_03v3
x a_29489_n16344# 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=29489 y=-15836 nfet_03v3
x Q27 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B a_3007_39938# VDD s=11648,328 d=11648,328 l=112 w=224 x=3007 y=40242 pfet_03v3
x A1 VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=87548 y=-9319 pfet_03v3
x a_7440_n7123# VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=8392 y=-6682 pfet_03v3
x D9 VDD a_7098_45233# VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=45665 pfet_03v3
x a_50708_569# VSS OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=52750 y=1389 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=38295 y=762 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT a_59356_n23347# VSS s=11648,328 d=11648,328 l=112 w=224 x=59244 y=-23346 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_2955_52430# a_2376_52257# VDD s=11648,328 d=19712,624 l=112 w=224 x=3439 y=52966 pfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=26898 y=105 nfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=-432 y=27084 pfet_03v3
x A_MUX_4.Tr_Gate_1.CLK VDD a_27423_7180# VDD s=8736,272 d=8736,272 l=100 w=168 x=27831 y=6886 pfet_03v3
x a_18618_n16344# 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=18618 y=-15836 nfet_03v3
x Q21 VDD a_10921_52799# VDD s=11648,328 d=19712,624 l=112 w=224 x=10921 y=53535 pfet_03v3
x F_IN a_7098_35032# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=34600 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=77710 y=-22242 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=90234 y=3327 pfet_03v3
x Q04 VDD a_30024_n10992# VDD s=11648,328 d=11648,328 l=112 w=224 x=30328 y=-10507 pfet_03v3
x A_MUX_3.Tr_Gate_1.CLK VSS a_27480_10186# VSS s=8736,272 d=14784,512 l=100 w=168 x=28073 y=10700 nfet_03v3
x a_50708_569# OUT VSS VSS s=29120,664 d=49280,1296 l=100 w=560 x=56218 y=1389 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT a_34443_2598# VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VSS s=5200,204 d=8800,376 l=168 w=100 x=35091 y=3866 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A a_12995_46542# a_13039_47086# VSS s=19712,624 d=11648,328 l=112 w=224 x=13039 y=46974 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.QB VSS a_85159_n12319# VSS s=11648,328 d=11648,328 l=112 w=224 x=85479 y=-12318 nfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=6769 y=29914 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8456 y=28338 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VSS s=14784,512 d=8736,272 l=100 w=168 x=42268 y=-841 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=24022 y=-17767 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT a_59338_n20026# VSS s=11648,328 d=11648,328 l=112 w=224 x=59226 y=-20025 nfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=58218 y=-12259 pfet_03v3
x D2 a_11701_n18869# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=11805 y=-18868 nfet_03v3
x 7b_divider_magic_0.mux_magic_0.IN1 VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=94566 y=-15936 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN VDD 7b_divider_magic_2.mux_magic_0.IN1 VDD s=11648,328 d=11648,328 l=112 w=224 x=43797 y=-14262 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=29324 y=1857 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8395 y=48123 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=31589 y=2917 nfet_03v3
x Q01 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14032 y=-17968 pfet_03v3
x a_7259_58781# 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=8227 y=58781 pfet_03v3
x LD2 a_308_49663# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=375 y=49015 pfet_03v3
x D5 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16175 y=-25443 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT a_62435_n17918# VDD s=11648,328 d=19712,624 l=112 w=224 x=63171 y=-17917 pfet_03v3
x D16G VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=67325 y=-20468 nfet_03v3
x Q24 VSS a_8336_60433# VSS s=11648,328 d=11648,328 l=112 w=224 x=8336 y=60753 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.QB VDD a_73246_n15817# VDD s=11648,328 d=11648,328 l=112 w=224 x=73766 y=-16256 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT 7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A a_18821_n20046# VSS s=11648,328 d=11648,328 l=112 w=224 x=18709 y=-20045 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_7593_52257# a_8172_52430# VDD s=11648,328 d=11648,328 l=112 w=224 x=8656 y=52750 pfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54356 y=-9507 pfet_03v3
x a_66593_n16137# a_66094_n15251# a_67070_n15207# VSS s=11648,328 d=11648,328 l=112 w=224 x=67390 y=-15206 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=72442 y=-7482 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B VDD a_30216_n9019# VDD s=11648,328 d=11648,328 l=112 w=224 x=30520 y=-8215 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14762 y=36261 pfet_03v3
x Q13 VDD a_58940_n22900# VDD s=11648,328 d=11648,328 l=112 w=224 x=59244 y=-22899 pfet_03v3
x a_44428_12390# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=44428 y=12390 ppolyf_u
x a_8292_59889# VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=8776 y=59889 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT a_68673_n23489# a_68873_n23489# VSS s=19712,624 d=11648,328 l=112 w=224 x=68761 y=-23488 nfet_03v3
x D5 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=16391 y=-24986 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A a_30216_n9019# a_30416_n9019# VSS s=19712,624 d=11648,328 l=112 w=224 x=30304 y=-8658 nfet_03v3
x a_58489_5253# VSS A1 VSS s=29120,664 d=29120,664 l=100 w=560 x=60531 y=6073 nfet_03v3
x F_IN VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=10260 y=37885 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=31048 y=-17760 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT a_10437_52799# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10437 y=53319 pfet_03v3
x Q06 VDD a_7440_n10621# VDD s=11648,328 d=11648,328 l=112 w=224 x=7960 y=-11060 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VDD a_8980_n6748# VDD s=19712,624 d=11648,328 l=112 w=224 x=9068 y=-7715 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUT a_25706_n567# VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VSS s=5200,204 d=8800,376 l=168 w=100 x=29671 y=-498 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=22965 y=-18987 nfet_03v3
x Q17 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=58080 y=-20925 pfet_03v3
x a_6958_10708# a_5326_9314# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8386 y=10868 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D VDD a_30490_n12019# VDD s=11648,328 d=11648,328 l=112 w=224 x=31242 y=-12018 pfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50768 y=6850 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=7228 y=28806 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT a_11267_n20977# 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=11787 y=-20976 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A VDD a_20787_n20540# VDD s=19712,624 d=11648,328 l=112 w=224 x=20875 y=-20979 pfet_03v3
x a_11416_n15837# VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=12368 y=-16276 pfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=62809 y=7553 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=41905 y=77797 cap_mim_2f0_m4m5_noshield
x Q04 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17563 y=-20945 pfet_03v3
x a_18618_n12383# VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=18618 y=-11898 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=23806 y=-22720 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD a_14754_n20977# VDD s=11648,328 d=11648,328 l=112 w=224 x=15058 y=-20976 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=34559 y=-10560 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=82681 y=-19419 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK VDD a_2290_52905# VDD s=19712,624 d=11648,328 l=112 w=224 x=2955 y=51886 pfet_03v3
x a_77222_n12319# VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=78390 y=-12318 nfet_03v3
x 7b_divider_magic_2.CLK a_22096_n13533# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=22832 y=-13092 pfet_03v3
x 7b_divider_magic_1.LD VSS 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=5219 y=61645 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD a_18618_n9933# VDD s=11648,328 d=11648,328 l=112 w=224 x=19482 y=-9865 pfet_03v3
x a_50810_1389# a_50708_569# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=52138 y=1389 nfet_03v3
x D15 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=60793 y=-17948 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VDD a_n753_58693# VDD s=11648,328 d=19712,624 l=112 w=224 x=-752 y=59429 pfet_03v3
x LD1 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=61978 y=-15435 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=33171 y=767 pfet_03v3
x A_MUX_2.Tr_Gate_1.CLK a_20903_8375# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=20991 y=8375 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_10727_n7287# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10831 y=-7286 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD a_n885_59889# VDD s=11648,328 d=11648,328 l=112 w=224 x=-817 y=60753 pfet_03v3
x LD0 a_11416_n14643# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11720 y=-15082 pfet_03v3
x a_14642_n13577# 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=14642 y=-13532 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS a_69555_n20026# VSS s=11648,328 d=19712,624 l=112 w=224 x=70291 y=-20025 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=7955 y=33492 nfet_03v3
x a_73246_n10600# VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=74198 y=-11039 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK a_41879_1284# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=42268 y=1798 nfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=15221 y=35153 nfet_03v3
x 7b_divider_magic_2.OR_magic_2.A VDD a_36596_n11974# VDD s=19712,624 d=11648,328 l=112 w=224 x=36684 y=-12941 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D a_n90_33487# VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=899 y=34811 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD a_73246_n8296# a_73446_n8296# VSS s=19712,624 d=11648,328 l=112 w=224 x=73334 y=-8295 nfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50948 y=2869 pfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54032 y=7546 pfet_03v3
x Q14 VDD a_58590_n15817# VDD s=11648,328 d=11648,328 l=112 w=224 x=59110 y=-16256 pfet_03v3
x a_5326_9314# UP_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=8420 y=8574 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT a_68673_n23489# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=69193 y=-22685 pfet_03v3
x a_7440_n8317# VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=8392 y=-7876 pfet_03v3
x a_22966_11778# VDD PFD_T2_0.INV_mag_0.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=23784 y=11635 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B a_68660_n15752# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=69092 y=-14783 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B a_7259_44125# a_7743_44669# VDD s=11648,328 d=11648,328 l=112 w=224 x=8711 y=44341 pfet_03v3
x F_IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=10727 y=41477 nfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52724 y=-9507 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=8755 y=37468 pfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=94055 y=-14709 nfet_03v3
x D16 VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=70976 y=-24966 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.QB VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q VDD s=11648,328 d=19712,624 l=112 w=224 x=2955 y=53426 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_5448_37306# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=5448 y=37842 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=84797 y=-17740 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.p3_gen_magic_0.P3 VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=28560 y=-22254 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=31099 y=-18980 nfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=26344 y=-17768 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK VDD a_7507_52905# VDD s=19712,624 d=11648,328 l=112 w=224 x=8172 y=51886 pfet_03v3
x a_91537_n19173# VSS OUT11 VSS s=19712,624 d=19712,624 l=112 w=224 x=92273 y=-19172 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=26467 y=3015 pfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9361 y=5417 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D VDD a_86893_n8380# VDD s=11648,328 d=19712,624 l=112 w=224 x=87213 y=-7456 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=42740 y=-15491 nfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8182 y=9358 pfet_03v3
x Q06 VSS 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B VSS s=19712,624 d=11648,328 l=112 w=224 x=28039 y=-10052 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT a_10437_56388# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10437 y=56908 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT VSS a_15648_50005# VSS s=11648,328 d=11648,328 l=112 w=224 x=15648 y=50454 nfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=6754 y=10868 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A VSS a_68660_n8179# VSS s=11648,328 d=19712,624 l=112 w=224 x=69308 y=-8134 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_232_56327# 7b_divider_magic_1.7b_counter_0.MDFF_3.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=232 y=56431 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B VSS a_64106_n9568# VSS s=11648,328 d=19712,624 l=112 w=224 x=64410 y=-9567 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.p3_gen_magic_0.P3 VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=79278 y=-22234 pfet_03v3
x a_3075_49879# 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3559 y=49879 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.QB VSS a_4838_34064# VSS s=11648,328 d=11648,328 l=112 w=224 x=4838 y=34384 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A a_58590_n10601# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=58894 y=-11040 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.DFF_magic_0.D VSS s=11648,328 d=11648,328 l=112 w=224 x=83522 y=-18199 nfet_03v3
x G2_1 G2_1 VSS VSS s=10400,304 d=17600,576 l=100 w=200 x=2016 y=10388 nfet_03v3
x P02 a_36596_n13382# a_36596_n11974# VDD s=11648,328 d=19712,624 l=112 w=224 x=37332 y=-11973 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=89452 y=337 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=32993 y=-545 pfet_03v3
x G_source_dn ITAIL_SRC A0 VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=3151 y=16306 pfet_03v3
x ITAIL G2_1 ITAIL VSS s=10400,304 d=10400,304 l=100 w=200 x=-839 y=10388 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK 7b_divider_magic_2.7b_counter_0.MDFF_7.QB a_29903_n12949# VSS s=11648,328 d=11648,328 l=112 w=224 x=30223 y=-12948 nfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53804 y=2173 pfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=37048 y=3262 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B a_70934_n18991# a_71150_n18991# VSS s=11648,328 d=11648,328 l=112 w=224 x=71038 y=-18990 nfet_03v3
x a_58590_n10601# VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=59758 y=-10600 nfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54440 y=6850 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.QB VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q VDD s=11648,328 d=19712,624 l=112 w=224 x=8172 y=53426 pfet_03v3
x Q23 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15423 y=61549 nfet_03v3
x a_7259_44125# 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=8227 y=44125 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69161 y=34677 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=31461 y=-16255 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VSS VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VSS s=5200,204 d=5200,204 l=100 w=100 x=32967 y=445 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4779 y=48123 pfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=-437 y=48123 pfet_03v3
x S2 VSS a_29875_10702# VSS s=8736,272 d=14784,512 l=100 w=168 x=30167 y=10702 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A a_19584_n19011# a_19784_n19011# VSS s=19712,624 d=11648,328 l=112 w=224 x=19672 y=-19010 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=20590 y=-12279 pfet_03v3
x a_49016_n7441# VSS DIV_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=52690 y=-8723 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT a_11368_53215# 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=11368 y=53319 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT VSS a_11150_50005# VSS s=19712,624 d=19712,624 l=112 w=224 x=11510 y=49893 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A a_4463_54227# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=4463 y=54315 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q VSS a_26272_n7122# VSS s=11648,328 d=11648,328 l=112 w=224 x=26592 y=-7121 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A a_81366_n8999# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=81454 y=-8195 pfet_03v3
x PFD_T2_0.INV_mag_0.IN VDD PFD_T2_0.Buffer_V_2_1.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=23784 y=11275 pfet_03v3
x Q24 VDD a_3007_37649# VDD s=11648,328 d=19712,624 l=112 w=224 x=3007 y=38385 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=34745 y=-19439 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D VDD a_n90_29614# VDD s=11648,328 d=11648,328 l=112 w=224 x=-23 y=30722 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=14762 y=35613 pfet_03v3
x 7b_divider_magic_1.P2 a_4473_31277# a_4473_31077# VDD s=11648,328 d=11648,328 l=112 w=224 x=4473 y=31381 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=82179 y=-16235 pfet_03v3
x a_8292_49879# VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=49663 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=84710 y=-22242 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=16182 y=-11919 pfet_03v3
x a_22966_11778# VDD PFD_T2_0.INV_mag_0.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=23376 y=11635 pfet_03v3
x Q02 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=10227 y=-17968 pfet_03v3
x a_58591_6073# VDD_TEST a_58489_5253# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=60973 y=8367 pfet_03v3
x D7 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B VDD s=11648,328 d=11648,328 l=112 w=224 x=17943 y=44103 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=71308 y=-16235 pfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52316 y=-9507 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_7593_42855# a_8172_42690# VDD s=19712,624 d=11648,328 l=112 w=224 x=8656 y=42146 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK VSS a_15920_n10010# VSS s=11648,328 d=11648,328 l=112 w=224 x=15808 y=-10009 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VDD a_74786_n6727# VDD s=11648,328 d=11648,328 l=112 w=224 x=75090 y=-6726 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VSS a_41879_n196# VSS s=8736,272 d=14784,512 l=100 w=168 x=42472 y=-537 nfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54620 y=2869 pfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=36776 y=3262 nfet_03v3
x DN VDD_TEST Tappered_Buffer_8.IN VDD_TEST s=5200,204 d=5200,204 l=100 w=100 x=12276 y=7948 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD VCO_DFF_C_0.VCO_C_0.OUTB VDD s=5200,204 d=5200,204 l=100 w=100 x=31797 y=-587 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_84615_n15130# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=85695 y=-15062 pfet_03v3
x a_791_26924# VSS a_n841_25530# VSS s=29120,664 d=29120,664 l=100 w=560 x=3681 y=24790 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD a_7098_49879# VDD s=19712,624 d=11648,328 l=112 w=224 x=7582 y=48799 pfet_03v3
x G_sink_up SD01 G_source_dn VSS s=6240,224 d=6240,224 l=100 w=120 x=-930 y=15357 nfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55232 y=3683 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A a_11416_n15837# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11720 y=-16276 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B a_4463_35404# a_4463_36036# VDD s=11648,328 d=19712,624 l=112 w=224 x=5431 y=35708 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10260 y=35498 pfet_03v3
x 7b_divider_magic_2.mux_magic_0.OR_magic_0.A VDD a_40387_n17785# VDD s=19712,624 d=11648,328 l=112 w=224 x=40475 y=-18268 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D VSS a_35743_n8400# VSS s=11648,328 d=19712,624 l=112 w=224 x=36063 y=-8399 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8395 y=47205 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=39475 y=-14728 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=67332 y=-7482 nfet_03v3
x a_44428_11562# a_44128_12082# a_44428_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=44428 y=11562 ppolyf_u
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=84034 y=-22242 pfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=11044 y=-10679 pfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=6346 y=10868 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.P3 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=79545 y=-23471 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=27236 y=-22721 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.QB VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q VSS s=11648,328 d=19712,624 l=112 w=224 x=63648 y=-7712 nfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT VSS 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=34403 y=-22719 nfet_03v3
x 7b_divider_magic_1.mux_magic_0.IN1 VSS a_10659_29026# VSS s=11648,328 d=11648,328 l=112 w=224 x=10659 y=29346 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q a_15186_n12339# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=15290 y=-12338 nfet_03v3
x A1 VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=85709 y=-10997 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3525 y=29616 pfet_03v3
x D12 a_89997_n19334# a_90197_n19334# VSS s=19712,624 d=11648,328 l=112 w=224 x=90085 y=-19333 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=9193 y=-25443 pfet_03v3
x a_38847_n18160# 7b_divider_magic_2.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=40015 y=-17719 pfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=38418 y=-15489 nfet_03v3
x a_66094_n10034# VSS a_66206_n9990# VSS s=11648,328 d=11648,328 l=112 w=224 x=66094 y=-9989 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT VDD a_12995_44912# VDD s=11648,328 d=11648,328 l=112 w=224 x=13479 y=45776 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK VSS 7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=83602 y=-22699 nfet_03v3
x Q23 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=718 y=38955 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT VDD a_10179_50238# VDD s=11648,328 d=19712,624 l=112 w=224 x=10223 y=50886 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=37722 y=-9798 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A a_73246_n10600# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=73550 y=-11039 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A a_64106_n10976# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=64194 y=-10975 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT a_17043_49684# 7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A VSS s=11648,328 d=11648,328 l=112 w=224 x=17043 y=49788 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VDD a_23636_n16212# VDD s=19712,624 d=11648,328 l=112 w=224 x=23724 y=-15243 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=20158 y=-10678 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A a_68572_n6727# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=69308 y=-7210 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48719 y=65477 cap_mim_2f0_m4m5_noshield
x a_61877_n7267# VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.QB VDD s=19712,624 d=11648,328 l=112 w=224 x=62873 y=-7266 pfet_03v3
x F_IN a_1882_59889# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=2366 y=60537 pfet_03v3
x D7 a_11853_29026# a_11346_28482# VSS s=11648,328 d=19712,624 l=112 w=224 x=11853 y=29562 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=86587 y=-12259 pfet_03v3
x F_IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=11489 y=44640 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=54586 y=693 nfet_03v3
x VCTRL_OBV VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=34693 y=284 pfet_03v3
x 7b_divider_magic_0.mux_magic_0.AND2_magic_0.A a_89997_n18140# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=90301 y=-17699 pfet_03v3
x A1 VSS a_73446_n13513# VSS s=11648,328 d=11648,328 l=112 w=224 x=73766 y=-13512 nfet_03v3
x a_5525_41257# 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=6032 y=41257 nfet_03v3
x a_49016_n7441# VSS DIV_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=52282 y=-8723 nfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=62401 y=7553 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A VDD a_12995_46542# VDD s=11648,328 d=11648,328 l=112 w=224 x=13479 y=47406 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VSS a_4463_44237# VSS s=11648,328 d=19712,624 l=112 w=224 x=5871 y=44773 nfet_03v3
x PFD_T2_0.INV_mag_0.IN VDD PFD_T2_0.Buffer_V_2_1.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=23376 y=11275 pfet_03v3
x A1 VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=78221 y=-23463 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B a_23636_n8155# a_23636_n6747# VDD s=11648,328 d=19712,624 l=112 w=224 x=24372 y=-6746 pfet_03v3
x a_308_49663# VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=815 y=49879 nfet_03v3
x A1 a_58790_n9407# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=58894 y=-9406 nfet_03v3
x Q23 a_15419_59883# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=15419 y=60403 pfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53396 y=2173 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB a_25706_n567# VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VSS s=5200,204 d=8800,376 l=168 w=100 x=29671 y=-874 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD a_3076_59889# VDD s=11648,328 d=11648,328 l=112 w=224 x=3560 y=60753 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT a_17490_59901# VDD s=11648,328 d=11648,328 l=112 w=224 x=17490 y=60205 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT a_11368_56804# 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=11368 y=56908 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=21508 y=-10238 nfet_03v3
x Q16 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=61791 y=-20468 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28277 y=40837 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.DFF_magic_0.D a_33798_n8400# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=33902 y=-8399 nfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=6770 y=26024 pfet_03v3
x a_22417_n20540# VSS 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C VSS s=19712,624 d=19712,624 l=112 w=224 x=23585 y=-20539 nfet_03v3
x a_61877_n12483# VSS a_62896_n12929# VSS s=11648,328 d=11648,328 l=112 w=224 x=62784 y=-12928 nfet_03v3
x Q15 VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=65062 y=-20468 nfet_03v3
x Q05 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=30544 y=-10052 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=35491 y=3866 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD a_7772_n20977# VDD s=11648,328 d=11648,328 l=112 w=224 x=8076 y=-20976 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9157 y=4721 pfet_03v3
x LD0 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=6852 y=-15455 nfet_03v3
x Q02 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10659 y=-22923 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q a_65792_n7146# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=66440 y=-6661 pfet_03v3
x UP Tappered_Buffer_7.IN VDD_TEST VDD_TEST s=5200,204 d=5200,204 l=100 w=100 x=11627 y=13522 pfet_03v3
x A_MUX_3.Tr_Gate_1.CLK a_27480_10186# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=28092 y=9892 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT a_58922_n24971# VDD s=11648,328 d=19712,624 l=112 w=224 x=59658 y=-24970 pfet_03v3
x 7b_divider_magic_0.mux_magic_0.IN2 7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=89299 y=-23929 pfet_03v3
x a_791_26924# VSS a_n841_25530# VSS s=29120,664 d=29120,664 l=100 w=560 x=3273 y=24790 nfet_03v3
x G_sink_dn SD01 VSS VSS s=6240,224 d=6240,224 l=100 w=120 x=-522 y=15357 nfet_03v3
x VCO_DFF_C_0.OUT VDD_TEST a_50810_1389# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51152 y=3683 pfet_03v3
x VDD VDD VDD VDD d=19712,624 l=112 w=224 x=69753 y=-17705 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=75439 y=-23920 pfet_03v3
x D0 VSS a_26272_n8316# VSS s=11648,328 d=11648,328 l=112 w=224 x=26592 y=-8315 nfet_03v3
x D8 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10468 y=51986 pfet_03v3
x a_32467_10269# a_32731_10265# VDD VDD s=12320,456 d=12320,456 l=112 w=140 x=32819 y=10541 pfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54008 y=2869 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=12013 y=4721 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD a_77222_n7102# VDD s=19712,624 d=11648,328 l=112 w=224 x=77310 y=-6661 pfet_03v3
x D7 7b_divider_magic_1.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=10240 y=30022 pfet_03v3
x a_50528_5246# VSS OUTB VSS s=29120,664 d=29120,664 l=100 w=560 x=53794 y=6066 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=43509 y=2219 nfet_03v3
x D14 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=64288 y=-22446 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=20158 y=-15455 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A a_3075_45233# a_3119_45777# VSS s=19712,624 d=11648,328 l=112 w=224 x=3119 y=45665 nfet_03v3
x G1_1 G1_2 G1_1 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=1608 y=13570 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=84206 y=-19427 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C a_30632_n9019# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=31297 y=-9018 nfet_03v3
x a_61877_n12483# VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.QB VDD s=19712,624 d=11648,328 l=112 w=224 x=62873 y=-12482 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=38023 y=762 pfet_03v3
x LD2 VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=3538 y=47907 pfet_03v3
x D16G VSS a_70312_n14623# VSS s=11648,328 d=11648,328 l=112 w=224 x=70632 y=-14622 nfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=26626 y=105 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A a_n754_50251# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=-753 y=50339 pfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=37592 y=3598 nfet_03v3
x Q25 VDD a_12992_52919# VDD s=11648,328 d=19712,624 l=112 w=224 x=12992 y=53655 pfet_03v3
x Q26 VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=12988 y=57856 nfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=23130 y=-22261 pfet_03v3
x G1_2 G1_2 VDD_TEST VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=-1655 y=13045 pfet_03v3
x a_12956_n9588# VDD Q07 VDD s=19712,624 d=19712,624 l=112 w=224 x=13692 y=-10027 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT a_66024_n22416# VDD s=11648,328 d=19712,624 l=112 w=224 x=66760 y=-22415 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=25138 y=-18997 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK VSS a_10882_n7733# VSS s=11648,328 d=11648,328 l=112 w=224 x=10770 y=-7732 nfet_03v3
x Q25 a_3007_37649# 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=3007 y=37737 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B a_83507_n13396# a_83419_n11944# VDD s=11648,328 d=11648,328 l=112 w=224 x=83723 y=-11943 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_77552_n9990# 7b_divider_magic_0.7b_counter_0.MDFF_6.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=77656 y=-9989 nfet_03v3
x a_n90_31542# VDD LD2 VDD s=11648,328 d=11648,328 l=112 w=224 x=452 y=31758 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS a_11267_n24544# VSS s=11648,328 d=19712,624 l=112 w=224 x=12003 y=-24543 nfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=995 y=25574 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=61347 y=5377 nfet_03v3
x D16 VSS a_58790_n13513# VSS s=11648,328 d=11648,328 l=112 w=224 x=59110 y=-13512 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A a_84615_n16324# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=85695 y=-16256 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VDD a_7743_59325# VDD s=11648,328 d=19712,624 l=112 w=224 x=8711 y=59429 pfet_03v3
x A_MUX_5.Tr_Gate_1.CLK A1 7b_divider_magic_2.CLK VSS s=8736,272 d=14784,512 l=100 w=168 x=19667 y=-2870 nfet_03v3
x D12 VDD 7b_divider_magic_0.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=89193 y=-18080 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS a_7772_n24544# VSS s=11648,328 d=19712,624 l=112 w=224 x=8508 y=-24543 nfet_03v3
x S2 VSS A_MUX_3.Tr_Gate_1.CLK VSS s=8800,376 d=5200,204 l=100 w=100 x=28706 y=11114 nfet_03v3
x Q13 a_58940_n18849# 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=59028 y=-18848 nfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=42473 y=-14270 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT a_15648_50782# a_14677_50238# VSS s=11648,328 d=19712,624 l=112 w=224 x=16008 y=50886 nfet_03v3
x F_IN VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=10267 y=46667 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=-436 y=61429 pfet_03v3
x a_58489_5253# A1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=59103 y=5377 nfet_03v3
x G1_1 G1_1 G1_2 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=180 y=13570 pfet_03v3
x a_49118_n8724# VSS a_49016_n7441# VSS s=29120,664 d=29120,664 l=100 w=560 x=50650 y=-8723 nfet_03v3
x a_n886_49663# VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=-818 y=49663 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D VDD a_61877_n11999# VDD s=11648,328 d=11648,328 l=112 w=224 x=62197 y=-12482 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=88140 y=-22243 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=33873 y=3034 nfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=6769 y=31430 pfet_03v3
x F_IN VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=1839 y=31883 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A a_14642_n7166# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=15722 y=-6681 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT a_17974_56406# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17974 y=56926 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=3 y=61429 nfet_03v3
x 7b_divider_magic_1.OR_magic_2.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=15222 y=31939 nfet_03v3
x a_17523_n19011# VDD 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=18259 y=-17723 pfet_03v3
x a_18618_n7166# 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=18834 y=-6681 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=25354 y=-23948 pfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8998 y=10054 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=15221 y=41261 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C a_20000_n19011# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=20104 y=-18650 nfet_03v3
x P02 VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=28179 y=-18997 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VSS a_7259_58781# VSS s=11648,328 d=19712,624 l=112 w=224 x=7303 y=59429 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B a_4463_40061# a_4463_40261# VDD s=19712,624 d=11648,328 l=112 w=224 x=4463 y=40149 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VDD a_8980_n10996# VDD s=19712,624 d=11648,328 l=112 w=224 x=9068 y=-10511 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B a_23636_n6747# a_23636_n8155# VDD s=11648,328 d=19712,624 l=112 w=224 x=23940 y=-7714 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VDD a_44716_1837# VDD s=8736,272 d=8736,272 l=100 w=168 x=45193 y=1029 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=35437 y=-15455 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=4779 y=47205 pfet_03v3
x S7 A_MUX_5.Tr_Gate_1.CLK VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=18830 y=-2590 pfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-437 y=47205 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B a_13446_n6747# a_13534_n8199# VDD s=19712,624 d=11648,328 l=112 w=224 x=13534 y=-6746 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK a_44716_n517# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=44989 y=291 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B a_68660_n10535# a_68572_n10975# VDD s=11648,328 d=11648,328 l=112 w=224 x=68876 y=-10974 pfet_03v3
x a_n841_25530# VSS PRE_SCALAR VSS s=29120,664 d=29120,664 l=100 w=560 x=1641 y=24790 nfet_03v3
x D26G a_17490_52919# 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=17490 y=53007 pfet_03v3
x a_41879_1284# VCO_DFF_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VDD s=8736,272 d=8736,272 l=100 w=168 x=42287 y=1412 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A a_13476_49268# VDD s=11648,328 d=11648,328 l=112 w=224 x=13476 y=49572 pfet_03v3
x G_sink_up SD01 G_source_dn VSS s=6240,224 d=10560,416 l=100 w=120 x=-114 y=15357 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.OR_magic_2.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=87844 y=-18190 nfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=82734 y=-22699 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.QB VSS a_4838_60433# VSS s=11648,328 d=11648,328 l=112 w=224 x=4838 y=60753 nfet_03v3
x a_n841_25530# PRE_SCALAR VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=4293 y=24094 nfet_03v3
x LD1 VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=57786 y=-15435 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.P3 VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=28395 y=-23948 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B a_7259_36140# a_7743_35604# VDD s=11648,328 d=19712,624 l=112 w=224 x=8711 y=36140 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.QB VDD a_4331_34816# VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=34384 pfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=64033 y=8367 pfet_03v3
x D7 a_11346_28482# a_11853_29026# VSS s=19712,624 d=11648,328 l=112 w=224 x=11853 y=28914 nfet_03v3
x a_5326_9314# UP_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=9236 y=7878 nfet_03v3
x D27G VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=17943 y=55809 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD a_84615_n13557# VDD s=11648,328 d=11648,328 l=112 w=224 x=85479 y=-13072 pfet_03v3
x a_44428_10734# a_44428_11254# a_44128_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=44428 y=10734 ppolyf_u
x a_25556_11637# VDD UP1 VDD s=5200,204 d=5200,204 l=100 w=100 x=25864 y=11637 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=85610 y=-23929 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=23181 y=-23481 nfet_03v3
x VCTRL_OBV VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=8800,376 d=8800,376 l=168 w=100 x=35053 y=956 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_1.DFF_magic_0.D 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10260 y=36125 pfet_03v3
x G1_1 G1_2 G1_1 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=-1247 y=13045 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A VDD a_13446_n11964# VDD s=11648,328 d=19712,624 l=112 w=224 x=14182 y=-11963 pfet_03v3
x D5 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16607 y=-25443 pfet_03v3
x S1 a_18550_11273# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=18939 y=11787 nfet_03v3
x S5 VSS A_MUX_6.Tr_Gate_1.CLK VSS s=8800,376 d=5200,204 l=100 w=100 x=37923 y=11827 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT a_73567_n25018# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=73871 y=-25457 pfet_03v3
x a_90846_3167# a_89214_1773# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=91866 y=3327 pfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=587 y=25574 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_61877_n11999# a_61616_n12929# VDD s=11648,328 d=19712,624 l=112 w=224 x=62845 y=-11998 pfet_03v3
x D13 a_65792_n8340# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=66440 y=-7855 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=36881 y=-10558 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28277 y=59317 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A a_33465_n12383# a_34009_n12339# VSS s=19712,624 d=11648,328 l=112 w=224 x=33897 y=-12338 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B a_17510_n13416# a_17422_n11964# VDD s=19712,624 d=11648,328 l=112 w=224 x=17942 y=-12931 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D VSS a_66593_n16137# VSS s=11648,328 d=19712,624 l=112 w=224 x=67822 y=-15206 nfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=89622 y=3327 pfet_03v3
x a_7259_36140# VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK VSS s=19712,624 d=19712,624 l=112 w=224 x=7303 y=36140 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD a_77222_n8296# VDD s=19712,624 d=11648,328 l=112 w=224 x=77310 y=-7855 pfet_03v3
x D11 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13445 y=48455 pfet_03v3
x a_18618_n11127# VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=18618 y=-11059 pfet_03v3
x a_49118_n8724# VSS a_49016_n7441# VSS s=29120,664 d=29120,664 l=100 w=560 x=50242 y=-8723 nfet_03v3
x D15 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT a_58940_n18402# VDD s=11648,328 d=19712,624 l=112 w=224 x=59676 y=-18401 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD a_22096_n9426# VDD s=19712,624 d=11648,328 l=112 w=224 x=22184 y=-9865 pfet_03v3
x a_84948_n8380# LD1 VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=85944 y=-8379 nfet_03v3
x D12 7b_divider_magic_0.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=89409 y=-17720 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=87599 y=-10538 nfet_03v3
x LD2 VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=2 y=51883 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_5525_49663# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=49015 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.QB VSS a_70312_n15817# VSS s=11648,328 d=11648,328 l=112 w=224 x=70632 y=-15816 nfet_03v3
x S1 VDD a_18550_11273# VDD s=14784,512 d=8736,272 l=100 w=168 x=18550 y=10979 pfet_03v3
x 7b_divider_magic_0.mux_magic_0.IN2 VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=88651 y=-23929 pfet_03v3
x a_49016_n7441# DIV_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=51670 y=-8027 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT a_73567_n20520# a_73767_n20520# VSS s=19712,624 d=11648,328 l=112 w=224 x=73655 y=-20519 nfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN VDD 7b_divider_magic_2.mux_magic_0.IN2 VDD s=11648,328 d=11648,328 l=112 w=224 x=37882 y=-22255 pfet_03v3
x Q11 VDD a_80372_n11061# VDD s=19712,624 d=11648,328 l=112 w=224 x=80260 y=-11060 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_67070_n9990# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=67606 y=-9989 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q VSS s=19712,624 d=11648,328 l=112 w=224 x=38614 y=-9788 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D VDD a_33798_n8400# VDD s=11648,328 d=19712,624 l=112 w=224 x=34118 y=-7476 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VDD P12 VDD s=19712,624 d=11648,328 l=112 w=224 x=79062 y=-17740 pfet_03v3
x Q17 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=58512 y=-20925 pfet_03v3
x a_78762_n13352# VDD Q13 VDD s=19712,624 d=19712,624 l=112 w=224 x=79498 y=-12911 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK VSS a_25538_n10010# VSS s=11648,328 d=11648,328 l=112 w=224 x=25426 y=-10009 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q a_62566_n10601# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=63302 y=-11040 pfet_03v3
x a_46528_9906# a_46528_10426# a_46228_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=46528 y=9906 ppolyf_u
x A_MUX_2.Tr_Gate_1.CLK a_20903_8375# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=21584 y=9183 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=36691 y=1172 pfet_03v3
x S7 A_MUX_5.Tr_Gate_1.CLK VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=18422 y=-2590 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=34693 y=-688 pfet_03v3
x D14 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=63640 y=-22446 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=67548 y=-11899 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=15982 y=32996 nfet_03v3
x LD1 VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=57786 y=-12699 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B a_60130_n13352# a_60130_n11944# VDD s=11648,328 d=19712,624 l=112 w=224 x=60866 y=-11943 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=33776 y=-22262 pfet_03v3
x VCO_DFF_C_0.OUT VCO_DFF_C_0.OUTB VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=46810 y=2227 nfet_03v3
x a_6505_4677# DN_OUT VSS VSS s=29120,664 d=49280,1296 l=100 w=560 x=12047 y=3241 nfet_03v3
x a_n841_25530# VSS PRE_SCALAR VSS s=29120,664 d=29120,664 l=100 w=560 x=1233 y=24790 nfet_03v3
x G_sink_up A3 ITAIL_SINK VSS s=6240,224 d=6240,224 l=100 w=120 x=2990 y=15334 nfet_03v3
x LD0 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=6852 y=-6703 pfet_03v3
x a_8137_6071# a_6505_4677# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10789 y=6231 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.QB VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q VDD s=19712,624 d=19712,624 l=112 w=224 x=4518 y=38579 pfet_03v3
x a_43228_9906# a_42928_10426# a_43228_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=43228 y=9906 ppolyf_u
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD a_8292_55913# VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=56777 pfet_03v3
x LD2 VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=-797 y=52315 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_10727_n12019# a_10466_n12949# VDD s=11648,328 d=19712,624 l=112 w=224 x=11263 y=-12502 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=34343 y=-11017 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A a_30216_n9019# a_30416_n9019# VSS s=19712,624 d=11648,328 l=112 w=224 x=30304 y=-9018 nfet_03v3
x LD2 a_1925_45777# a_1881_45233# VSS s=11648,328 d=19712,624 l=112 w=224 x=1925 y=46313 nfet_03v3
x a_n841_25530# PRE_SCALAR VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=2661 y=24094 nfet_03v3
x a_77222_n13513# 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=78390 y=-13072 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=74115 y=-23920 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=22262 y=-22261 pfet_03v3
x D17G a_62766_n9407# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=62870 y=-9406 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD a_14642_n8360# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=15722 y=-7875 pfet_03v3
x Q03 a_29438_n11081# 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C VDD s=11648,328 d=19712,624 l=112 w=224 x=29542 y=-8660 pfet_03v3
x a_18618_n8360# 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=18834 y=-7875 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=33235 y=-10558 nfet_03v3
x a_41879_n196# VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VDD s=8736,272 d=8736,272 l=100 w=168 x=42083 y=-151 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.P3 VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=16448 y=39886 pfet_03v3
x a_2290_41559# VSS a_2509_41671# VSS s=11648,328 d=11648,328 l=112 w=224 x=2509 y=41559 nfet_03v3
x PFD_T2_0.Buffer_V_2_1.IN VDD a_25556_11637# VDD s=8800,376 d=5200,204 l=100 w=100 x=25456 y=11637 pfet_03v3
x a_44728_9078# a_44428_9598# a_44728_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=44728 y=9078 ppolyf_u
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A a_11616_n10621# a_11416_n10621# VSS s=11648,328 d=19712,624 l=112 w=224 x=12152 y=-10620 nfet_03v3
x A_MUX_6.Tr_Gate_1.CLK VDD a_39080_11413# VDD s=8736,272 d=8736,272 l=100 w=168 x=39557 y=10605 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A VDD a_68572_n11944# VDD s=11648,328 d=19712,624 l=112 w=224 x=69308 y=-11943 pfet_03v3
x Q01 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=13816 y=-22466 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_30290_n12019# a_30490_n12019# VDD s=19712,624 d=11648,328 l=112 w=224 x=30378 y=-12018 pfet_03v3
x a_n754_44237# 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=654 y=44125 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=11939 y=33292 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=91741 y=-15479 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT a_62435_n22416# 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=62955 y=-22415 pfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=179 y=25574 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D VSS a_37671_n8400# VSS s=11648,328 d=19712,624 l=112 w=224 x=37991 y=-8399 nfet_03v3
x S3 DN DN_INPUT VSS s=14784,512 d=14784,512 l=100 w=168 x=30445 y=8000 nfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=34187 y=-22262 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT a_17523_n19011# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=17611 y=-17723 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN VDD 7b_divider_magic_1.mux_magic_0.IN2 VDD s=19712,624 d=11648,328 l=112 w=224 x=14755 y=30399 pfet_03v3
x a_25557_8739# VDD DN1 VDD s=5200,204 d=5200,204 l=100 w=100 x=25865 y=8739 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A VDD a_7743_50451# VDD s=19712,624 d=11648,328 l=112 w=224 x=7743 y=50339 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B a_187_37545# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=715 y=37977 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VDD a_74786_n6727# VDD s=19712,624 d=11648,328 l=112 w=224 x=74874 y=-7694 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=85826 y=-23472 nfet_03v3
x LD0 VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=6636 y=-12719 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C a_20000_n23509# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=20665 y=-23508 nfet_03v3
x 7b_divider_magic_2.CLK VDD a_7440_n9427# VDD s=11648,328 d=11648,328 l=112 w=224 x=7960 y=-9866 pfet_03v3
x LD0 VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=6636 y=-10239 nfet_03v3
x a_50630_6066# VDD_TEST a_50528_5246# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52604 y=8360 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A a_2527_55349# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3495 y=55237 pfet_03v3
x a_308_49663# 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=375 y=49879 pfet_03v3
x a_76533_n15653# a_77552_n15207# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=78088 y=-15206 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD a_69768_n12363# VDD s=11648,328 d=11648,328 l=112 w=224 x=70632 y=-11878 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_7142_45777# a_7098_45233# VSS s=11648,328 d=19712,624 l=112 w=224 x=7142 y=46313 nfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55664 y=7546 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT a_13476_59901# 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=13476 y=59989 pfet_03v3
x a_49016_n7441# DIV_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=51262 y=-8027 nfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=6958 y=10054 pfet_03v3
x G_sink_dn VSS SD01 VSS s=10560,416 d=6240,224 l=100 w=120 x=-1542 y=15004 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.QB 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=7726 y=41343 nfet_03v3
x Q14 a_81174_n10972# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=81262 y=-10971 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=27287 y=-23483 nfet_03v3
x 7b_divider_magic_0.mux_magic_0.IN1 VSS 7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=94782 y=-15479 nfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=42473 y=-14729 nfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7933 y=6231 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A a_3075_49879# a_3119_48911# VSS s=19712,624 d=11648,328 l=112 w=224 x=3119 y=48799 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_69768_n15130# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=70848 y=-15062 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=43509 y=-368 pfet_03v3
x a_90846_3167# a_89214_1773# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=93940 y=1033 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A a_17493_46542# a_17537_47086# VSS s=19712,624 d=11648,328 l=112 w=224 x=17537 y=46974 nfet_03v3
x a_83507_n13396# 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=83507 y=-13351 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B a_2043_54805# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=2087 y=55237 nfet_03v3
x 7b_divider_magic_0.mux_magic_0.IN2 VSS 7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=88867 y=-23472 nfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=36558 y=-22722 nfet_03v3
x 7b_divider_magic_2.mux_magic_0.OR_magic_0.B VSS a_40387_n19193# VSS s=11648,328 d=19712,624 l=112 w=224 x=40691 y=-19192 nfet_03v3
x G_sink_dn A3 VSS VSS s=6240,224 d=6240,224 l=100 w=120 x=2990 y=14988 nfet_03v3
x a_84615_n13557# 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=84831 y=-13072 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.QB VSS a_73446_n10600# VSS s=11648,328 d=11648,328 l=112 w=224 x=73766 y=-10599 nfet_03v3
x G_sink_dn A3 VSS VSS s=6240,224 d=6240,224 l=100 w=120 x=2582 y=15334 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A a_8980_n9588# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=9068 y=-9587 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D VDD a_37671_n8400# VDD s=19712,624 d=11648,328 l=112 w=224 x=37559 y=-7952 pfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=63217 y=6857 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B a_8980_n10996# a_8980_n9588# VDD s=11648,328 d=19712,624 l=112 w=224 x=9284 y=-10027 pfet_03v3
x D10 a_7098_39008# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=38576 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=5219 y=33276 nfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=35501 y=-23482 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=37751 y=762 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_85159_n13513# a_84615_n13557# VSS s=11648,328 d=19712,624 l=112 w=224 x=85695 y=-13512 nfet_03v3
x a_20787_n25038# 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=21955 y=-25477 pfet_03v3
x a_n841_25530# PRE_SCALAR VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=2253 y=24094 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD a_5525_34816# VDD s=19712,624 d=11648,328 l=112 w=224 x=5592 y=33952 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=27799 y=2195 pfet_03v3
x a_58591_6073# VSS a_58489_5253# VSS s=29120,664 d=29120,664 l=100 w=560 x=59307 y=6073 nfet_03v3
x D5 VSS a_19162_n14643# VSS s=11648,328 d=11648,328 l=112 w=224 x=19482 y=-14642 nfet_03v3
x A1 VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=87980 y=-9319 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.QB 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=-697 y=56342 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=32532 y=-9795 nfet_03v3
x D4 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=20042 y=-20488 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=86933 y=-9318 pfet_03v3
x F_IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11946 y=44424 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VSS VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VSS s=8800,376 d=5200,204 l=100 w=100 x=43305 y=473 nfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=8800,376 l=168 w=100 x=27442 y=-230 nfet_03v3
x 7b_divider_magic_1.OR_magic_2.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14762 y=36913 pfet_03v3
x a_69768_n9913# VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=69768 y=-9845 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C a_20000_n23509# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=20665 y=-23148 nfet_03v3
x a_73246_n9406# 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=74414 y=-9845 pfet_03v3
x A_MUX_6.Tr_Gate_1.CLK VDD a_39080_11413# VDD s=14784,512 d=8736,272 l=100 w=168 x=39149 y=10605 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16614 y=-11919 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VDD a_74786_n11944# VDD s=11648,328 d=11648,328 l=112 w=224 x=75090 y=-11943 pfet_03v3
x Q22 VDD a_10921_56388# VDD s=11648,328 d=19712,624 l=112 w=224 x=10921 y=57124 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT a_14935_52799# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14935 y=53319 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D VDD a_2955_42690# VDD s=11648,328 d=11648,328 l=112 w=224 x=3439 y=43010 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VDD a_78762_n11944# VDD s=19712,624 d=11648,328 l=112 w=224 x=78850 y=-12911 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A a_32269_n11964# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=32789 y=-11963 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=78653 y=-19426 pfet_03v3
x a_1881_49879# VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=2365 y=49663 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21463 y=53157 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_0.DFF_magic_0.D VDD a_84948_n8380# VDD s=11648,328 d=19712,624 l=112 w=224 x=85268 y=-7932 pfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=90676 y=-15928 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=24922 y=-23491 nfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51584 y=7546 pfet_03v3
x a_42928_8250# a_42928_8770# a_42628_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=42928 y=8250 ppolyf_u
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=77545 y=-18967 nfet_03v3
x a_5326_9314# UP_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=5972 y=8574 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A a_1158_38089# a_187_37545# VSS s=11648,328 d=19712,624 l=112 w=224 x=1158 y=38193 nfet_03v3
x G_sink_up G_source_dn SD01 VSS s=6240,224 d=6240,224 l=100 w=120 x=-1134 y=15004 nfet_03v3
x a_50630_6066# VDD_TEST a_50528_5246# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52196 y=8360 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=11939 y=36966 pfet_03v3
x D6 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13120 y=-25443 pfet_03v3
x D5 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=16391 y=-20945 pfet_03v3
x Q06 a_11267_n24991# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=11355 y=-24990 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A a_15186_n12339# a_14642_n12383# VSS s=11648,328 d=19712,624 l=112 w=224 x=15722 y=-12338 nfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_2.mux_magic_0.IN1 VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=44013 y=-14262 pfet_03v3
x a_32467_10269# a_32731_10265# VDD VDD s=12320,456 d=12320,456 l=112 w=140 x=32819 y=10817 pfet_03v3
x 7b_divider_magic_0.mux_magic_0.IN2 VSS a_90197_n19334# VSS s=11648,328 d=11648,328 l=112 w=224 x=90517 y=-19333 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=9625 y=-25443 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=6709 y=5417 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A VDD a_10179_48177# VDD s=11648,328 d=19712,624 l=112 w=224 x=10223 y=48825 pfet_03v3
x G_sink_up A3 ITAIL_SINK VSS s=6240,224 d=6240,224 l=100 w=120 x=2582 y=14988 nfet_03v3
x D5 a_14642_n13577# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=15290 y=-13092 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B a_64106_n10976# a_64106_n9568# VDD s=11648,328 d=11648,328 l=112 w=224 x=64626 y=-10975 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=32789 y=-781 pfet_03v3
x a_90846_3167# VSS a_89214_1773# VSS s=29120,664 d=29120,664 l=100 w=560 x=93328 y=1033 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD a_4331_59889# VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=60753 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D VDD a_2955_52430# VDD s=11648,328 d=11648,328 l=112 w=224 x=3439 y=52318 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=32452 y=-22262 pfet_03v3
x LD1 VDD a_58590_n9407# VDD s=19712,624 d=11648,328 l=112 w=224 x=58678 y=-9846 pfet_03v3
x a_77222_n7102# 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=78390 y=-6661 pfet_03v3
x ITAIL G2_1 ITAIL VSS s=10400,304 d=10400,304 l=100 w=200 x=-23 y=10388 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=8395 y=33060 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=11939 y=32644 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.OR_magic_0.B a_10284_27486# a_10284_27286# VDD s=11648,328 d=11648,328 l=112 w=224 x=10284 y=27590 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69161 y=71637 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_1.DFF_magic_0.D a_n90_29614# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=452 y=30938 pfet_03v3
x G2_1 G2_1 VSS VSS s=10400,304 d=10400,304 l=100 w=200 x=792 y=10836 nfet_03v3
x a_50528_5246# OUTB VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=53182 y=5370 nfet_03v3
x a_8137_6071# a_6505_4677# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10381 y=6231 pfet_03v3
x D11 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=17486 y=48671 nfet_03v3
x D17G 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=64054 y=-24966 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT a_18405_n25475# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=18493 y=-25474 pfet_03v3
x VCTRL_OBV VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=28961 y=3287 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A a_7440_n7123# a_7640_n7123# VSS s=19712,624 d=11648,328 l=112 w=224 x=7528 y=-7122 nfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=11044 y=-11039 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A a_69768_n16324# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=70848 y=-16256 pfet_03v3
x a_89997_n19334# 7b_divider_magic_0.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=91165 y=-18893 pfet_03v3
x 7b_divider_magic_1.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=3179 y=57669 pfet_03v3
x a_76533_n15653# VSS a_77552_n15207# VSS s=11648,328 d=11648,328 l=112 w=224 x=77440 y=-15206 nfet_03v3
x Q05 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14344 y=-25443 pfet_03v3
x A1 VSS a_73446_n7102# VSS s=11648,328 d=11648,328 l=112 w=224 x=73766 y=-7101 nfet_03v3
x A1 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=75007 y=-19426 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=76634 y=-12699 nfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=34676 y=-23949 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT a_11267_n20977# VDD s=11648,328 d=19712,624 l=112 w=224 x=12003 y=-20976 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=94722 y=1817 pfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=26082 y=441 nfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51992 y=6850 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.D VDD s=11648,328 d=11648,328 l=112 w=224 x=34508 y=-9338 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A a_22296_n10620# a_22096_n10620# VSS s=11648,328 d=19712,624 l=112 w=224 x=22832 y=-10619 nfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=37592 y=2598 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT a_66024_n17918# 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=66544 y=-17917 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT a_7772_n20977# VDD s=11648,328 d=19712,624 l=112 w=224 x=8508 y=-20976 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=20158 y=-11038 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D a_8172_52430# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8656 y=52102 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT a_14935_56388# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14935 y=56908 pfet_03v3
x A1 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=75223 y=-18969 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A a_23636_n8155# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=23724 y=-8154 nfet_03v3
x Q21 a_n379_48911# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=-378 y=49015 nfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50480 y=-9507 pfet_03v3
x Q21 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15423 y=54465 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.QB VSS a_19162_n15837# VSS s=11648,328 d=11648,328 l=112 w=224 x=19482 y=-15836 nfet_03v3
x D5 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT a_14754_n20493# VDD s=11648,328 d=19712,624 l=112 w=224 x=15490 y=-20492 pfet_03v3
x a_50708_569# OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=53362 y=1389 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=74496 y=-17747 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B a_81566_n8999# a_81782_n8999# VSS s=11648,328 d=11648,328 l=112 w=224 x=81670 y=-8998 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=32763 y=767 pfet_03v3
x S5 LF_OFFCHIP CP_1_0.VCTRL VSS s=14784,512 d=14784,512 l=100 w=168 x=36739 y=11415 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD a_7098_39008# VDD s=19712,624 d=11648,328 l=112 w=224 x=7582 y=37928 pfet_03v3
x G_source_up A0 VDD_TEST VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=2947 y=16786 pfet_03v3
x a_88821_n8380# VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD s=11648,328 d=19712,624 l=112 w=224 x=90033 y=-7456 pfet_03v3
x LD2 a_1925_48911# a_1881_49879# VSS s=11648,328 d=19712,624 l=112 w=224 x=1925 y=49447 nfet_03v3
x D16 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=70976 y=-20925 pfet_03v3
x Q15 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=65278 y=-24966 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B a_n753_58893# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=655 y=59213 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A VDD d=19712,624 l=112 w=224 x=69753 y=-18187 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B a_83507_n15752# a_83419_n16192# VDD s=19712,624 d=11648,328 l=112 w=224 x=83939 y=-15223 pfet_03v3
x G1_1 G1_2 G1_1 VDD_TEST s=10400,304 d=17600,576 l=100 w=200 x=2016 y=13045 pfet_03v3
x S3 A_MUX_4.Tr_Gate_1.CLK VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=28853 y=7786 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=23857 y=-23940 pfet_03v3
x LD0 VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=6636 y=-7503 nfet_03v3
x a_11416_n10621# VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=12368 y=-11060 pfet_03v3
x a_50810_1389# VDD_TEST a_50708_569# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52784 y=3683 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT a_34443_2598# VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VSS s=5200,204 d=8800,376 l=168 w=100 x=35091 y=4242 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT a_15866_53215# 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=15866 y=53319 nfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=58218 y=-15875 pfet_03v3
x F_IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3517 y=34370 pfet_03v3
x G1_2 G1_2 VDD_TEST VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=-839 y=13045 pfet_03v3
x S7 VSS a_16980_n2227# VSS s=8736,272 d=14784,512 l=100 w=168 x=17573 y=-2568 nfet_03v3
x a_58591_6073# VDD_TEST a_58489_5253# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=59749 y=8367 pfet_03v3
x D12 VDD 7b_divider_magic_0.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=89625 y=-18080 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT a_62417_n25455# 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=62937 y=-25454 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A a_4331_41257# a_4838_41801# VSS s=19712,624 d=11648,328 l=112 w=224 x=4838 y=41689 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A a_15648_48721# a_14677_48177# VSS s=11648,328 d=19712,624 l=112 w=224 x=16008 y=48825 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK 7b_divider_magic_2.7b_counter_0.MDFF_3.QB a_11746_n7733# VSS s=11648,328 d=11648,328 l=112 w=224 x=12066 y=-7732 nfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=42905 y=-14270 pfet_03v3
x a_45328_12390# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=45328 y=12390 ppolyf_u
x D13 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=67661 y=-22903 nfet_03v3
x Q14 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=68713 y=-25423 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=21292 y=-12719 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD a_65904_n25455# VDD s=11648,328 d=11648,328 l=112 w=224 x=66208 y=-25454 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=31997 y=3979 pfet_03v3
x 7b_divider_magic_1.P2 a_4473_31277# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=5881 y=31597 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD a_65792_n8340# a_66336_n8296# VSS s=19712,624 d=11648,328 l=112 w=224 x=66224 y=-8295 nfet_03v3
x ITAIL G2_1 ITAIL VSS s=10400,304 d=10400,304 l=100 w=200 x=384 y=10836 nfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9202 y=9358 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=75975 y=40837 cap_mim_2f0_m4m5_noshield
x a_n885_59889# 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=-817 y=60105 pfet_03v3
x F_IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT VSS s=11648,328 d=19712,624 l=112 w=224 x=15220 y=44691 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B a_13534_n13416# a_13446_n11964# VDD s=19712,624 d=11648,328 l=112 w=224 x=13966 y=-12931 pfet_03v3
x a_64106_n14784# VDD Q15 VDD s=19712,624 d=19712,624 l=112 w=224 x=64842 y=-15707 pfet_03v3
x a_58489_5253# A1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=61143 y=6073 nfet_03v3
x F_IN a_6032_45777# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=6032 y=45881 nfet_03v3
x S5 a_36685_10901# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=37297 y=10607 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_7142_48911# a_7098_49879# VSS s=11648,328 d=19712,624 l=112 w=224 x=7142 y=49447 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B VDD a_19584_n19011# VDD s=11648,328 d=11648,328 l=112 w=224 x=19888 y=-17723 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B a_32357_n15772# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=32789 y=-14803 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=62979 y=5377 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A a_68572_n10975# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=69308 y=-10490 pfet_03v3
x Q16 VDD a_58590_n10601# VDD s=11648,328 d=11648,328 l=112 w=224 x=59110 y=-11040 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=90642 y=1817 pfet_03v3
x Q02 a_11285_n18422# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=11373 y=-18421 pfet_03v3
x F_IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=3058 y=35046 nfet_03v3
x Q23 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10925 y=61549 nfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=88191 y=-23921 pfet_03v3
x a_187_37545# 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=1158 y=37545 nfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=7068 y=-11919 pfet_03v3
x Q03 a_7790_n18422# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=7878 y=-18421 pfet_03v3
x D10 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10468 y=59502 pfet_03v3
x a_77222_n8296# 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=78390 y=-7855 pfet_03v3
x a_4463_58893# 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=5871 y=58781 nfet_03v3
x a_27612_n8155# VDD Q01 VDD s=19712,624 d=19712,624 l=112 w=224 x=28348 y=-7714 pfet_03v3
x a_44716_1837# VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD s=8736,272 d=8736,272 l=100 w=168 x=44989 y=1451 pfet_03v3
x a_89997_n18140# VSS 7b_divider_magic_0.mux_magic_0.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=91165 y=-18139 nfet_03v3
x a_36685_10901# CP_1_0.VCTRL LF_OFFCHIP VDD s=8736,272 d=8736,272 l=100 w=168 x=36889 y=11029 pfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50072 y=-9507 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD a_18618_n12383# VDD s=11648,328 d=11648,328 l=112 w=224 x=19482 y=-11898 pfet_03v3
x D15 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=60361 y=-22446 pfet_03v3
x Q07 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=6714 y=-20945 pfet_03v3
x a_22096_n14643# VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=23048 y=-15082 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT VDD a_17493_44912# VDD s=11648,328 d=11648,328 l=112 w=224 x=17977 y=45776 pfet_03v3
x LD0 a_7440_n8317# a_7640_n8317# VSS s=19712,624 d=11648,328 l=112 w=224 x=7528 y=-8316 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD a_69768_n9913# VDD s=11648,328 d=11648,328 l=112 w=224 x=70632 y=-9845 pfet_03v3
x G_source_dn A0 ITAIL_SRC VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=2539 y=16786 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT VDD a_14677_50238# VDD s=11648,328 d=19712,624 l=112 w=224 x=14721 y=50886 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_6032_52887# a_5525_53639# VSS s=11648,328 d=19712,624 l=112 w=224 x=6032 y=53423 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VDD a_23636_n6747# VDD s=19712,624 d=11648,328 l=112 w=224 x=23724 y=-7230 pfet_03v3
x S1 F_IN PFD_T2_0.FIN VSS s=8736,272 d=14784,512 l=100 w=168 x=19143 y=12091 nfet_03v3
x a_42928_7422# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=42928 y=7422 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21463 y=46997 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=83437 y=-23921 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=31584 y=-22262 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_18618_n15150# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=19698 y=-15082 pfet_03v3
x A1 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=75388 y=-22700 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VDD a_2526_44669# VDD s=11648,328 d=19712,624 l=112 w=224 x=3494 y=44773 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=4779 y=33060 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B a_20000_n19011# a_19784_n19011# VSS s=11648,328 d=11648,328 l=112 w=224 x=20104 y=-19010 nfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51908 y=-10203 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=25700 y=-12719 nfet_03v3
x 7b_divider_magic_1.OR_magic_2.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14763 y=33047 pfet_03v3
x PFD_T2_0.INV_mag_1.OUT VSS a_22879_10704# VSS s=8800,376 d=5200,204 l=100 w=100 x=24740 y=10700 nfet_03v3
x LD2 VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=-797 y=43013 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_7726_52153# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=7726 y=52689 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT a_58940_n22416# 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=59460 y=-22415 pfet_03v3
x S4 VSS a_42763_5679# VSS s=8736,272 d=14784,512 l=100 w=168 x=43356 y=5337 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B a_n754_54859# a_n754_54227# VDD s=11648,328 d=19712,624 l=112 w=224 x=-753 y=54963 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=1838 y=33362 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=55198 y=693 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A VDD a_17493_46542# VDD s=11648,328 d=11648,328 l=112 w=224 x=17977 y=47406 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT a_10437_59883# VDD s=11648,328 d=11648,328 l=112 w=224 x=10437 y=60187 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.DFF_magic_0.D 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=10719 y=36125 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT a_15866_56804# 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=15866 y=56908 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.QB VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q VDD s=19712,624 d=19712,624 l=112 w=224 x=63305 y=-6782 pfet_03v3
x S2 a_29875_10702# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=29963 y=10702 nfet_03v3
x a_6958_10708# VSS a_5326_9314# VSS s=29120,664 d=29120,664 l=100 w=560 x=9032 y=8574 nfet_03v3
x Q01 VSS a_19162_n7122# VSS s=11648,328 d=11648,328 l=112 w=224 x=19482 y=-7121 nfet_03v3
x PFD_T2_0.INV_mag_0.IN a_23836_10693# PFD_T2_0.Buffer_V_2_1.IN VSS s=8800,376 d=5200,204 l=100 w=100 x=23924 y=10948 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VSS P12 VSS s=19712,624 d=11648,328 l=112 w=224 x=79278 y=-18197 nfet_03v3
x D3 VDD a_33465_n13577# VDD s=11648,328 d=11648,328 l=112 w=224 x=33897 y=-13092 pfet_03v3
x a_26072_n7122# VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=27240 y=-7121 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT a_68673_n18991# a_68873_n18991# VSS s=19712,624 d=11648,328 l=112 w=224 x=68761 y=-18990 nfet_03v3
x a_81366_n8999# VDD 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=19712,624 l=112 w=224 x=82102 y=-8195 pfet_03v3
x D10 a_6032_34064# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=6032 y=34168 nfet_03v3
x a_46228_9078# a_46228_9598# a_45928_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=46228 y=9078 ppolyf_u
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VSS a_2042_44125# VSS s=11648,328 d=19712,624 l=112 w=224 x=2086 y=44773 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q a_65792_n12363# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=66440 y=-11878 pfet_03v3
x LD0 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10828 y=-15895 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D a_n90_29614# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=899 y=30506 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=31793 y=3743 pfet_03v3
x A_MUX_6.Tr_Gate_1.CLK CP_1_0.VCTRL A_MUX_6.IN1 VSS s=14784,512 d=14784,512 l=100 w=168 x=39707 y=11717 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=31793 y=2359 pfet_03v3
x D5 a_15170_n20046# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=15274 y=-20045 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VDD a_60130_n6728# VDD s=19712,624 d=11648,328 l=112 w=224 x=60218 y=-7695 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT a_12545_49684# 7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A VSS s=11648,328 d=11648,328 l=112 w=224 x=12545 y=49788 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B a_8980_n10996# a_8980_n9588# VDD s=11648,328 d=11648,328 l=112 w=224 x=9500 y=-10995 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A a_8292_49879# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=49015 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B a_74786_n10975# a_74786_n9567# VDD s=11648,328 d=19712,624 l=112 w=224 x=75090 y=-10490 pfet_03v3
x D8 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14966 y=51986 pfet_03v3
x a_7259_40116# VDD Q24 VDD s=19712,624 d=19712,624 l=112 w=224 x=7743 y=40116 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D VDD a_35743_n8400# VDD s=11648,328 d=19712,624 l=112 w=224 x=36063 y=-7952 pfet_03v3
x D16G 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT a_65904_n24971# VDD s=11648,328 d=19712,624 l=112 w=224 x=66640 y=-24970 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD a_62435_n17918# VDD s=11648,328 d=11648,328 l=112 w=224 x=62739 y=-17917 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=36104 y=3262 nfet_03v3
x LD1 VDD a_62566_n9407# VDD s=19712,624 d=11648,328 l=112 w=224 x=62654 y=-9846 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VDD a_4463_44037# VDD s=11648,328 d=19712,624 l=112 w=224 x=4463 y=44773 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=27842 y=-230 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B a_2043_54805# a_2527_55349# VDD s=19712,624 d=11648,328 l=112 w=224 x=2527 y=55237 pfet_03v3
x A_MUX_0.Tr_Gate_1.CLK VDD a_45158_5339# VDD s=14784,512 d=8736,272 l=100 w=168 x=45227 y=6147 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT VSS a_72137_n25018# VSS s=11648,328 d=11648,328 l=112 w=224 x=72457 y=-25017 nfet_03v3
x LD2 VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=-797 y=46989 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK VSS a_67070_n15207# VSS s=11648,328 d=11648,328 l=112 w=224 x=66958 y=-15206 nfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3539 y=57885 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=72658 y=-10658 pfet_03v3
x a_n281_56558# 7b_divider_magic_1.7b_counter_0.MDFF_3.QB VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-213 y=56774 pfet_03v3
x 7b_divider_magic_1.P2 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=11497 y=40318 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B VSS a_23636_n9587# VSS s=11648,328 d=19712,624 l=112 w=224 x=23940 y=-9586 nfet_03v3
x D7 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT a_12992_59901# VDD s=11648,328 d=11648,328 l=112 w=224 x=12992 y=60205 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A a_11416_n10621# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11720 y=-11060 pfet_03v3
x ITAIL G2_1 ITAIL VSS s=10400,304 d=10400,304 l=100 w=200 x=-431 y=10836 nfet_03v3
x Q21 a_1160_39283# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=1644 y=39387 pfet_03v3
x F_IN VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=3517 y=33722 pfet_03v3
x VCO_DFF_C_0.OUT VCO_DFF_C_0.OUTB VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=46402 y=1669 pfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54416 y=2173 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82789 y=40837 cap_mim_2f0_m4m5_noshield
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55052 y=6850 pfet_03v3
x 7b_divider_magic_2.mux_magic_0.IN2 VSS a_39047_n19354# VSS s=11648,328 d=11648,328 l=112 w=224 x=39367 y=-19353 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD a_69768_n11107# VDD s=11648,328 d=11648,328 l=112 w=224 x=70632 y=-11039 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VCO_DFF_C_0.VCO_C_0.OUTB VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=31593 y=-823 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=20590 y=-15895 pfet_03v3
x D27G 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT a_17490_56406# VDD s=11648,328 d=11648,328 l=112 w=224 x=17490 y=56710 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_62896_n12929# 7b_divider_magic_0.7b_counter_0.MDFF_0.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=63000 y=-12928 nfet_03v3
x Q07 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=7362 y=-25443 pfet_03v3
x 7b_divider_magic_0.OR_magic_2.A VDD a_80733_n22266# VDD s=11648,328 d=11648,328 l=112 w=224 x=81037 y=-22265 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=40534 y=-14269 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=75975 y=59317 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=41416 y=-15948 pfet_03v3
x a_12995_44912# 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13479 y=45128 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=67548 y=-12259 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_70312_n13513# a_69768_n13557# VSS s=11648,328 d=19712,624 l=112 w=224 x=70848 y=-13512 nfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=34619 y=-22262 pfet_03v3
x a_6505_4677# DN_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=7967 y=3937 nfet_03v3
x a_10179_50238# 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=10223 y=50238 pfet_03v3
x PFD_T2_0.INV_mag_1.IN a_23837_9553# PFD_T2_0.Buffer_V_2_0.IN VSS s=8800,376 d=5200,204 l=100 w=100 x=23925 y=9553 nfet_03v3
x VCO_DFF_C_0.OUT VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=46606 y=-596 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=38295 y=-57 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=33869 y=3866 nfet_03v3
x D9 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10468 y=55575 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11947 y=35009 pfet_03v3
x Q14 a_69555_n20026# 7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A VSS s=19712,624 d=11648,328 l=112 w=224 x=69643 y=-20025 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.VCO_C_0.INV_2_5.IN a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=29399 y=-498 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=14761 y=43200 pfet_03v3
x S2 UP UP_INPUT VSS s=14784,512 d=14784,512 l=100 w=168 x=30502 y=11006 nfet_03v3
x D1 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16295 y=-17968 pfet_03v3
x a_58591_6073# a_58489_5253# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=61585 y=8367 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=6788 y=7878 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A a_77422_n12319# a_77222_n12319# VSS s=11648,328 d=19712,624 l=112 w=224 x=77958 y=-12318 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D a_33798_n8400# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=33902 y=-7952 pfet_03v3
x D14 VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=63856 y=-22903 nfet_03v3
x a_22096_n15837# VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=23048 y=-16276 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D VSS a_15443_n10940# VSS s=11648,328 d=19712,624 l=112 w=224 x=16672 y=-10009 nfet_03v3
x a_8137_6071# a_6505_4677# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=10823 y=3937 nfet_03v3
x a_50528_5246# OUTB VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=54814 y=6066 nfet_03v3
x a_45328_11562# a_45328_12082# a_45028_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=45328 y=11562 ppolyf_u
x D6 VDD a_11416_n9427# VDD s=11648,328 d=11648,328 l=112 w=224 x=11936 y=-9866 pfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55232 y=2869 pfet_03v3
x a_58591_6073# VDD_TEST a_58489_5253# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=59341 y=8367 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B a_17510_n13416# a_17422_n11964# VDD s=11648,328 d=11648,328 l=112 w=224 x=17726 y=-11963 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B a_27612_n6747# a_27612_n8155# VDD s=11648,328 d=11648,328 l=112 w=224 x=28132 y=-6746 pfet_03v3
x a_4463_44237# 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=5871 y=44125 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A a_83419_n11944# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=84155 y=-12427 pfet_03v3
x a_n841_25530# VSS PRE_SCALAR VSS s=29120,664 d=29120,664 l=100 w=560 x=-398 y=24790 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=11497 y=43359 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B a_64106_n14784# a_64106_n16192# VDD s=11648,328 d=19712,624 l=112 w=224 x=64842 y=-16191 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A a_18618_n16344# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=19698 y=-16276 pfet_03v3
x 7b_divider_magic_1.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=8755 y=57669 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VDD a_74786_n11944# VDD s=19712,624 d=11648,328 l=112 w=224 x=74874 y=-12911 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A a_n378_60433# a_n885_59889# VSS s=11648,328 d=19712,624 l=112 w=224 x=-377 y=60969 nfet_03v3
x a_3076_59889# 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3560 y=60105 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT a_17043_60317# 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=17043 y=60421 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q VSS a_8336_38040# VSS s=11648,328 d=11648,328 l=112 w=224 x=8336 y=38360 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A a_17974_49268# VDD s=11648,328 d=11648,328 l=112 w=224 x=17974 y=49572 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=72658 y=-15435 nfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=42905 y=-14729 nfet_03v3
x D11 a_7098_55913# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=56561 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=25700 y=-7062 pfet_03v3
x G_sink_dn VSS SD01 VSS s=6240,224 d=6240,224 l=100 w=120 x=-726 y=15004 nfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=7989 y=26649 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_22096_n14643# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=22400 y=-15082 pfet_03v3
x a_5525_49663# 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=5592 y=49879 pfet_03v3
x D14 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=64072 y=-18405 nfet_03v3
x a_73567_n25018# VSS 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C VSS s=19712,624 d=19712,624 l=112 w=224 x=74735 y=-25017 nfet_03v3
x D10 VSS a_11368_60299# VSS s=11648,328 d=11648,328 l=112 w=224 x=11368 y=60187 nfet_03v3
x ITAIL_SINK CP_1_0.VCTRL a_32731_10265# VDD s=6304,328 d=6304,328 l=112 w=56 x=34687 y=10269 pfet_03v3
x 7b_divider_magic_2.CLK VSS a_19162_n8316# VSS s=11648,328 d=11648,328 l=112 w=224 x=19482 y=-8315 nfet_03v3
x A1 7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=83357 y=-19419 pfet_03v3
x a_8980_n9588# VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=9716 y=-10027 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=62571 y=5377 nfet_03v3
x a_20903_8375# OUT01 PFD_T2_0.FDIV VDD s=14784,512 d=8736,272 l=100 w=168 x=20972 y=8761 pfet_03v3
x A1 VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=85493 y=-10540 nfet_03v3
x a_44428_8250# a_44128_8770# a_44428_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=44428 y=8250 ppolyf_u
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT P02 VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=28344 y=-18217 nfet_03v3
x a_26072_n8316# VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=27240 y=-8315 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD a_69768_n8340# a_70312_n8296# VSS s=19712,624 d=11648,328 l=112 w=224 x=70200 y=-8295 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=1838 y=32714 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B VSS a_8980_n8156# VSS s=11648,328 d=19712,624 l=112 w=224 x=9284 y=-8155 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B a_1158_38089# a_1158_37312# VSS s=11648,328 d=11648,328 l=112 w=224 x=1518 y=37761 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=86587 y=-15875 pfet_03v3
x a_69768_n15130# VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=69768 y=-15062 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=21508 y=-12279 pfet_03v3
x Q17 a_78885_n10972# 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=79405 y=-10487 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD a_8292_35032# VDD s=19712,624 d=11648,328 l=112 w=224 x=8776 y=33952 pfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=63013 y=7553 pfet_03v3
x D27G a_1926_56457# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=1926 y=56561 nfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51704 y=-10203 pfet_03v3
x a_88821_n8380# VSS 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VSS s=19712,624 d=11648,328 l=112 w=224 x=89601 y=-8379 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28277 y=34677 cap_mim_2f0_m4m5_noshield
x D11 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17943 y=48455 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.QB VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q VSS s=11648,328 d=19712,624 l=112 w=224 x=78304 y=-9989 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q VDD a_4331_41257# VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=41689 pfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=87032 y=-22700 nfet_03v3
x D26G a_12992_52919# 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=12992 y=53007 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN VSS 7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=7999 y=27906 nfet_03v3
x Q01 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=14248 y=-18425 nfet_03v3
x D1 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT a_14874_n18422# VDD s=11648,328 d=19712,624 l=112 w=224 x=15610 y=-18421 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B a_74786_n13352# a_74786_n11944# VDD s=11648,328 d=19712,624 l=112 w=224 x=75522 y=-11943 pfet_03v3
x a_308_41257# 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=815 y=41257 nfet_03v3
x Q17 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=58296 y=-25423 pfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=90846 y=2513 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=35192 y=-11025 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=35005 y=-11919 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=32789 y=-223 nfet_03v3
x D16G a_66320_n24524# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=66424 y=-24523 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A a_3120_56457# a_3076_55913# VSS s=11648,328 d=19712,624 l=112 w=224 x=3120 y=56993 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT a_14677_50238# a_15648_50782# VSS s=19712,624 d=11648,328 l=112 w=224 x=16008 y=50238 nfet_03v3
x VCO_DFF_C_0.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=46402 y=-360 pfet_03v3
x VCO_DFF_C_0.OUTB a_50630_6066# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=50734 y=6066 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=72658 y=-12699 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=46810 y=1039 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VDD a_n754_40061# VDD s=11648,328 d=19712,624 l=112 w=224 x=-753 y=40797 pfet_03v3
x A1 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=72980 y=-17747 pfet_03v3
x Q11 VDD a_66024_n18402# VDD s=11648,328 d=11648,328 l=112 w=224 x=66328 y=-18401 pfet_03v3
x a_50708_569# VSS OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=51118 y=693 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A a_n886_49663# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=-818 y=49015 pfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51152 y=2869 pfet_03v3
x LD1 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=58002 y=-15435 nfet_03v3
x VCO_DFF_C_0.OUT VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VDD s=8800,376 d=5200,204 l=100 w=100 x=46198 y=-596 pfet_03v3
x a_n90_31542# VDD LD2 VDD s=11648,328 d=11648,328 l=112 w=224 x=-23 y=31758 pfet_03v3
x a_n753_58893# 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=215 y=58781 pfet_03v3
x Q04 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=17779 y=-25443 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=35491 y=4242 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK VDD a_66094_n15251# VDD s=11648,328 d=11648,328 l=112 w=224 x=67545 y=-15652 pfet_03v3
x Q14 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=68929 y=-20468 nfet_03v3
x D7 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13445 y=59520 pfet_03v3
x Q23 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10468 y=61765 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.QB VDD a_58590_n7103# VDD s=11648,328 d=11648,328 l=112 w=224 x=59110 y=-6662 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VDD VCO_DFF_C_0.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=46198 y=803 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B a_60130_n11944# a_60130_n13352# VDD s=11648,328 d=19712,624 l=112 w=224 x=60434 y=-12911 pfet_03v3
x G_sink_up G_source_dn SD01 VSS s=6240,224 d=6240,224 l=100 w=120 x=-318 y=15004 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VDD a_27612_n6747# VDD s=19712,624 d=11648,328 l=112 w=224 x=27700 y=-7714 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=54790 y=693 nfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52928 y=-10203 pfet_03v3
x a_19375_n2567# 7b_divider_magic_2.CLK A1 VDD s=8736,272 d=8736,272 l=100 w=168 x=19648 y=-2180 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82789 y=59317 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_14642_n13577# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=15722 y=-13092 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=11946 y=42318 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=89301 y=-14249 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55533 y=22357 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.7b_counter_0.MDFF_7.QB a_34009_n12339# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=34113 y=-12338 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT a_58922_n25455# 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=59442 y=-25454 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=25963 y=-18987 nfet_03v3
x D26G VSS a_17043_53335# VSS s=11648,328 d=11648,328 l=112 w=224 x=17043 y=53223 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C VDD a_187_37545# VDD s=11648,328 d=11648,328 l=112 w=224 x=231 y=37761 pfet_03v3
x 7b_divider_magic_2.CLK VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=36614 y=-9796 nfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=28960 y=1853 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=6743 y=3241 nfet_03v3
x VCTRL_OBV VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=35053 y=-259 pfet_03v3
x a_n754_50883# VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=214 y=50987 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT a_18405_n25475# 7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A VDD s=11648,328 d=11648,328 l=112 w=224 x=18925 y=-25474 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=26395 y=-19446 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=37557 y=-10560 nfet_03v3
x LD2 VSS 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=2738 y=46989 nfet_03v3
x D0 a_8188_n20046# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=8292 y=-20045 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=25081 y=-22718 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT a_7790_n17938# 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=8310 y=-17937 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A a_22096_n15837# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=22400 y=-16276 pfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=60769 y=6857 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A a_70734_n23489# a_70934_n23489# VSS s=19712,624 d=11648,328 l=112 w=224 x=70822 y=-23488 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B a_8980_n6748# a_8980_n8156# VDD s=11648,328 d=19712,624 l=112 w=224 x=9284 y=-7231 pfet_03v3
x A1 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=74280 y=-22698 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT VDD a_17523_n23509# VDD s=11648,328 d=11648,328 l=112 w=224 x=17827 y=-22705 pfet_03v3
x a_84948_n8380# LD1 VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=85944 y=-7932 pfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=58525 y=6857 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.QB 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=5002 y=56342 pfet_03v3
x Tappered_Buffer_8.IN VDD_TEST a_8137_6071# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=11809 y=6231 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT a_17974_59901# 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=17974 y=59989 pfet_03v3
x LD1 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=58002 y=-12699 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=35351 y=-9338 pfet_03v3
x D11 a_6032_60433# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=6032 y=60537 nfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16449 y=33821 pfet_03v3
x a_60130_n14784# VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=60866 y=-15707 pfet_03v3
x a_64684_n8179# Q12 VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=64684 y=-8134 nfet_03v3
x a_7098_55913# VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=7582 y=55913 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=16441 y=31888 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21463 y=90117 cap_mim_2f0_m4m5_noshield
x a_69768_n16324# VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=69768 y=-16256 pfet_03v3
x Q03 a_29438_n11081# 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C VDD s=11648,328 d=19712,624 l=112 w=224 x=29542 y=-11080 pfet_03v3
x Q05 VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=13912 y=-20488 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A a_68572_n10975# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=69308 y=-10006 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT a_17523_n19011# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=18043 y=-18207 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=7955 y=46773 nfet_03v3
x a_45328_10734# a_45028_11254# a_45328_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=45328 y=10734 ppolyf_u
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=6380 y=7878 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT a_14874_n17938# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=14962 y=-17937 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=43509 y=1897 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=78170 y=-22701 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_76533_n15653# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=76637 y=-15652 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=25923 y=3015 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=6769 y=30346 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10268 y=41261 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_81440_n11999# a_81640_n11999# VDD s=11648,328 d=11648,328 l=112 w=224 x=81960 y=-11998 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A a_7743_39580# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=8711 y=39468 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK VSS a_76688_n15207# VSS s=11648,328 d=11648,328 l=112 w=224 x=76576 y=-15206 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A a_68572_n16192# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=69308 y=-15707 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT VDD 7b_divider_magic_0.OR_magic_2.A VDD s=11648,328 d=11648,328 l=112 w=224 x=87844 y=-17733 pfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=89352 y=-15469 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B a_83507_n15752# a_83419_n16192# VDD s=11648,328 d=11648,328 l=112 w=224 x=83723 y=-16191 pfet_03v3
x Q15 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A a_81174_n10972# VDD s=11648,328 d=19712,624 l=112 w=224 x=81910 y=-10487 pfet_03v3
x LD0 VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=10612 y=-15455 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_0.IN a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=29399 y=-874 nfet_03v3
x a_1882_55913# 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=1926 y=55913 nfet_03v3
x a_50708_569# OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=54994 y=1389 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=30075 y=-62 nfet_03v3
x F_IN VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=2295 y=35965 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=21724 y=-12719 nfet_03v3
x a_90846_3167# VDD_TEST a_89214_1773# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=92478 y=3327 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_0.DFF_magic_0.D 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=83738 y=-17740 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C a_70734_n23489# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=71254 y=-22685 pfet_03v3
x a_8292_55913# 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=56129 pfet_03v3
x Q26 a_3007_39938# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3007 y=40458 pfet_03v3
x S2 VDD A_MUX_3.Tr_Gate_1.CLK VDD s=8800,376 d=5200,204 l=100 w=100 x=28706 y=10792 pfet_03v3
x a_44428_7422# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=44428 y=7422 ppolyf_u
x D15 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=60145 y=-17948 pfet_03v3
x D17G VDD a_58590_n8297# VDD s=11648,328 d=11648,328 l=112 w=224 x=59110 y=-7856 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD a_18618_n11127# VDD s=11648,328 d=11648,328 l=112 w=224 x=19482 y=-11059 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B a_13534_n8199# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=13966 y=-8154 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D VDD a_37671_n8400# VDD s=11648,328 d=19712,624 l=112 w=224 x=37991 y=-7952 pfet_03v3
x a_7098_35032# VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=34816 pfet_03v3
x a_18618_n13577# 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=18834 y=-13092 pfet_03v3
x a_76533_n10436# 7b_divider_magic_0.7b_counter_0.MDFF_6.QB VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=77745 y=-10435 pfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=8800,376 d=5200,204 l=168 w=100 x=36504 y=3262 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A a_7259_40116# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=7303 y=39468 nfet_03v3
x a_37671_n8400# VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD s=11648,328 d=19712,624 l=112 w=224 x=38883 y=-7476 pfet_03v3
x D27G 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13445 y=55593 pfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51500 y=-10203 pfet_03v3
x a_n698_56714# a_232_57191# a_n281_56558# VSS s=11648,328 d=11648,328 l=112 w=224 x=232 y=57295 nfet_03v3
x a_27612_n13372# VSS Q03 VSS s=19712,624 d=19712,624 l=112 w=224 x=28348 y=-13371 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=72442 y=-10218 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A a_2526_44669# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=2526 y=44773 pfet_03v3
x F_IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=2298 y=30991 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=10726 y=44259 nfet_03v3
x a_32357_n13416# 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=32357 y=-12931 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_19162_n13533# a_18618_n13577# VSS s=11648,328 d=19712,624 l=112 w=224 x=19698 y=-13532 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=33431 y=-17760 pfet_03v3
x D2 a_11285_n18422# 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=11805 y=-18421 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B a_12956_n16212# a_12956_n14804# VDD s=11648,328 d=19712,624 l=112 w=224 x=13260 y=-15243 pfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=26082 y=-566 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=27842 y=440 nfet_03v3
x Q13 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=57882 y=-17948 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.P3 a_29583_n22286# a_29583_n23694# VDD s=11648,328 d=19712,624 l=112 w=224 x=29887 y=-22769 pfet_03v3
x a_25383_n10456# VSS a_26402_n10010# VSS s=11648,328 d=11648,328 l=112 w=224 x=26290 y=-10009 nfet_03v3
x a_74786_n8135# VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=75522 y=-7694 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK 7b_divider_magic_2.7b_counter_0.MDFF_0.QB a_11746_n12949# VSS s=11648,328 d=11648,328 l=112 w=224 x=12066 y=-12948 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD a_58940_n17918# VDD s=11648,328 d=11648,328 l=112 w=224 x=59244 y=-17917 pfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=58218 y=-16235 pfet_03v3
x S7 VDD a_16980_n2227# VDD s=14784,512 d=8736,272 l=100 w=168 x=16980 y=-1760 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62347 y=22357 cap_mim_2f0_m4m5_noshield
x a_49118_n8724# a_49016_n7441# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=49630 y=-8723 nfet_03v3
x ITAIL_SRC a_32939_9624# CP_1_0.VCTRL VSS s=3712,184 d=6304,328 l=112 w=56 x=33499 y=9624 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=8395 y=48339 pfet_03v3
x Q12 VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=61593 y=-22903 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=36691 y=352 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_76533_n10920# a_76272_n9990# VDD s=11648,328 d=19712,624 l=112 w=224 x=77069 y=-10435 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10789 y=5417 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=84149 y=-17740 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A a_22096_n7122# a_22296_n7122# VSS s=19712,624 d=11648,328 l=112 w=224 x=22184 y=-7121 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A a_8336_60433# a_8292_59889# VSS s=11648,328 d=19712,624 l=112 w=224 x=8336 y=60969 nfet_03v3
x a_58489_5253# A1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=62775 y=6073 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A VDD a_14677_48177# VDD s=11648,328 d=19712,624 l=112 w=224 x=14721 y=48825 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=87708 y=-22243 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VCO_DFF_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VSS s=14784,512 d=14784,512 l=100 w=168 x=41933 y=2102 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D a_2955_42690# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=2955 y=42794 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_0.DFF_magic_0.D VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=83935 y=-7755 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_8172_52430# a_7593_52257# VDD s=11648,328 d=19712,624 l=112 w=224 x=8656 y=52966 pfet_03v3
x a_64684_n8179# Q12 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=64684 y=-7210 pfet_03v3
x a_n886_49663# VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=-378 y=49879 nfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=88433 y=-14249 pfet_03v3
x a_71937_n20520# VDD 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=72889 y=-20959 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B a_74786_n10975# a_74786_n9567# VDD s=11648,328 d=19712,624 l=112 w=224 x=75090 y=-10006 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.QB 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=66221 y=-15652 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VDD a_8980_n11964# VDD s=19712,624 d=11648,328 l=112 w=224 x=9068 y=-12931 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A a_70312_n10600# a_69768_n11107# VSS s=11648,328 d=19712,624 l=112 w=224 x=70848 y=-10599 nfet_03v3
x a_7440_n7123# 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8608 y=-6682 pfet_03v3
x S1 VDD A_MUX_1.Tr_Gate_1.CLK VDD s=5200,204 d=5200,204 l=100 w=100 x=20196 y=11641 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B VSS a_64106_n14784# VSS s=11648,328 d=19712,624 l=112 w=224 x=64410 y=-14783 nfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52724 y=-10203 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT a_34443_2598# VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VSS s=5200,204 d=8800,376 l=168 w=100 x=35091 y=3430 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT VDD a_22417_n20540# VDD s=19712,624 d=11648,328 l=112 w=224 x=22505 y=-20979 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15219 y=36045 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD s=8800,376 d=5200,204 l=100 w=100 x=43305 y=1661 pfet_03v3
x a_2290_52905# a_2509_53017# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=2509 y=53553 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=76072 y=-18977 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B a_74786_n16192# a_74786_n14784# VDD s=11648,328 d=19712,624 l=112 w=224 x=75090 y=-15707 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q a_77222_n7102# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=77958 y=-6661 pfet_03v3
x a_11346_28482# VDD 7b_divider_magic_1.mux_magic_0.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=11413 y=28482 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD a_73246_n9406# a_73446_n9406# VSS s=19712,624 d=11648,328 l=112 w=224 x=73334 y=-9405 nfet_03v3
x D16G VSS a_66336_n13513# VSS s=11648,328 d=11648,328 l=112 w=224 x=66656 y=-13512 nfet_03v3
x a_62566_n14623# 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=63734 y=-15062 pfet_03v3
x A_MUX_0.Tr_Gate_1.CLK a_45158_5339# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=45246 y=5339 nfet_03v3
x a_50708_569# VSS OUT VSS s=49280,1296 d=29120,664 l=100 w=560 x=50710 y=693 nfet_03v3
x G1_2 G1_2 VDD_TEST VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=-23 y=13045 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A VDD a_32269_n11964# VDD s=11648,328 d=19712,624 l=112 w=224 x=33005 y=-11963 pfet_03v3
x a_22967_8787# PFD_T2_0.INV_mag_1.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23989 y=8866 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=88707 y=-10997 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B a_32357_n15772# a_32269_n16212# VDD s=19712,624 d=11648,328 l=112 w=224 x=32789 y=-15727 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_73446_n14623# a_73246_n14623# VSS s=11648,328 d=19712,624 l=112 w=224 x=73982 y=-14622 nfet_03v3
x D10 VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=15423 y=59070 nfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52604 y=7546 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT a_11150_50005# a_11150_50782# VSS s=11648,328 d=11648,328 l=112 w=224 x=11150 y=50670 nfet_03v3
x D0 a_38847_n19354# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=39151 y=-18913 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=43305 y=-604 pfet_03v3
x a_50630_6066# a_50528_5246# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53216 y=8360 pfet_03v3
x Q11 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=65398 y=-22446 pfet_03v3
x Q03 VDD a_7790_n22920# VDD s=11648,328 d=11648,328 l=112 w=224 x=8094 y=-22919 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D a_8172_42690# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8172 y=42794 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT a_68673_n18991# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=69193 y=-17703 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=38023 y=-57 pfet_03v3
x S6 VDD a_18508_8715# VDD s=14784,512 d=8736,272 l=100 w=168 x=18508 y=9181 pfet_03v3
x D15 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=60577 y=-22903 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=21292 y=-7502 nfet_03v3
x a_308_41257# VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=375 y=41257 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_4518_37151# a_4518_37799# VDD s=11648,328 d=19712,624 l=112 w=224 x=4518 y=38119 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B a_n754_40261# a_n754_40061# VDD s=19712,624 d=11648,328 l=112 w=224 x=214 y=40581 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.IN1 7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8456 y=25081 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A a_n885_59889# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-817 y=60969 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=22749 y=-23481 nfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53948 y=-10203 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B a_13534_n8199# a_13446_n6747# VDD s=19712,624 d=11648,328 l=112 w=224 x=13966 y=-7230 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=86371 y=-15435 nfet_03v3
x a_74786_n9567# VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=75522 y=-10490 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7933 y=5417 pfet_03v3
x P12 VSS a_87746_n13362# VSS s=11648,328 d=19712,624 l=112 w=224 x=88050 y=-13361 nfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=6770 y=26700 pfet_03v3
x D17G VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=64054 y=-20925 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B a_60130_n14784# a_60130_n16192# VDD s=11648,328 d=19712,624 l=112 w=224 x=60866 y=-16191 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.QB VSS a_7640_n7123# VSS s=11648,328 d=11648,328 l=112 w=224 x=7960 y=-7122 nfet_03v3
x Q27 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13445 y=61783 pfet_03v3
x a_79531_n15752# Q14 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=79531 y=-15707 pfet_03v3
x OUT01 a_49118_n8724# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=49222 y=-8723 nfet_03v3
x a_11416_n14643# VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=12584 y=-14642 nfet_03v3
x a_8137_6071# VDD_TEST a_6505_4677# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8545 y=6231 pfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=60361 y=6857 pfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=37320 y=3598 nfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=6754 y=9358 pfet_03v3
x D11 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=12988 y=48671 nfet_03v3
x A1 VDD a_84615_n15130# VDD s=11648,328 d=11648,328 l=112 w=224 x=85047 y=-15062 pfet_03v3
x OUT11 VSS a_90846_3167# VSS s=29120,664 d=29120,664 l=100 w=560 x=94552 y=1033 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VDD P02 VDD s=19712,624 d=11648,328 l=112 w=224 x=27912 y=-17760 pfet_03v3
x LD2 a_1881_49879# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=2365 y=49015 pfet_03v3
x a_19584_n23509# VDD 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=19712,624 l=112 w=224 x=20320 y=-22705 pfet_03v3
x a_4331_53639# VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=4838 y=53855 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A VDD a_17422_n10995# VDD s=11648,328 d=19712,624 l=112 w=224 x=18158 y=-10994 pfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=-24 y=25574 pfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53948 y=-9507 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A a_7743_44669# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8711 y=44557 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=54202 y=5370 nfet_03v3
x Tappered_Buffer_8.IN VDD_TEST a_8137_6071# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=11401 y=6231 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3179 y=61861 pfet_03v3
x D0 VSS a_22296_n9426# VSS s=11648,328 d=11648,328 l=112 w=224 x=22616 y=-9425 nfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-796 y=61861 pfet_03v3
x LD0 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10828 y=-16255 pfet_03v3
x a_16980_n2227# F_IN 7b_divider_magic_2.CLK VDD s=8736,272 d=8736,272 l=100 w=168 x=17388 y=-2182 pfet_03v3
x Q24 VDD a_17490_49268# VDD s=11648,328 d=19712,624 l=112 w=224 x=17490 y=50004 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B a_8980_n16212# a_8980_n14804# VDD s=11648,328 d=11648,328 l=112 w=224 x=9500 y=-16211 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=16440 y=42102 pfet_03v3
x A1 VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=78437 y=-23920 pfet_03v3
x a_27480_10186# UP UP1 VDD s=8736,272 d=14784,512 l=100 w=168 x=28092 y=10314 pfet_03v3
x a_81440_n11999# a_80941_n13148# a_81917_n12929# VSS s=11648,328 d=11648,328 l=112 w=224 x=82237 y=-12928 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A a_20787_n25038# a_20987_n25038# VSS s=19712,624 d=11648,328 l=112 w=224 x=20875 y=-25037 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=35221 y=-12279 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A VDD a_68572_n16192# VDD s=11648,328 d=19712,624 l=112 w=224 x=69308 y=-16191 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21463 y=83957 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=87083 y=-23462 nfet_03v3
x a_6958_10708# a_5326_9314# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7978 y=10868 pfet_03v3
x 7b_divider_magic_2.CLK a_22296_n13533# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=22400 y=-13532 nfet_03v3
x D16G VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=67541 y=-25423 pfet_03v3
x Q21 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10925 y=54465 nfet_03v3
x Q22 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15423 y=58054 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B a_4463_35404# a_4463_36036# VDD s=11648,328 d=11648,328 l=112 w=224 x=4463 y=35924 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A a_27612_n13372# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=27700 y=-13371 nfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=89418 y=1817 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK 7b_divider_magic_1.7b_counter_0.MDFF_3.QB a_232_56327# VSS s=11648,328 d=11648,328 l=112 w=224 x=232 y=56647 nfet_03v3
x Q16 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=62007 y=-25423 pfet_03v3
x A1 a_58590_n9407# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=59326 y=-9846 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B a_7259_44125# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=7303 y=44557 nfet_03v3
x Q15 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=65278 y=-20925 pfet_03v3
x 7b_divider_magic_0.mux_magic_0.OR_magic_0.A VDD a_91537_n17765# VDD s=19712,624 d=11648,328 l=112 w=224 x=91625 y=-18732 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT a_22417_n25038# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=23153 y=-25477 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD a_22096_n8316# a_22296_n8316# VSS s=19712,624 d=11648,328 l=112 w=224 x=22184 y=-8315 nfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=58729 y=7553 pfet_03v3
x a_4331_59889# 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=60105 pfet_03v3
x D1 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16727 y=-17968 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=38367 y=-14269 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D VSS a_86893_n8380# VSS s=19712,624 d=11648,328 l=112 w=224 x=86781 y=-8379 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=72658 y=-11018 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=22046 y=-18224 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A a_68572_n6727# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=69092 y=-6726 pfet_03v3
x Q07 VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=6930 y=-20488 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=17486 y=59088 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A a_58790_n12319# a_58590_n12319# VSS s=11648,328 d=19712,624 l=112 w=224 x=59326 y=-12318 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=35370 y=-18220 nfet_03v3
x D14 a_77222_n13513# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=77958 y=-13072 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=82414 y=-17740 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=26128 y=-22262 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=86371 y=-12699 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q VSS a_66336_n7102# VSS s=11648,328 d=11648,328 l=112 w=224 x=66656 y=-7101 nfet_03v3
x a_7440_n8317# 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8608 y=-7876 pfet_03v3
x a_69768_n7146# 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=69768 y=-7101 nfet_03v3
x D10 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14966 y=59502 pfet_03v3
x D17G 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT a_62417_n20473# VDD s=11648,328 d=19712,624 l=112 w=224 x=63153 y=-20472 pfet_03v3
x a_90846_3167# VDD_TEST a_89214_1773# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=92070 y=3327 pfet_03v3
x D11 VDD a_5525_59889# VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=60321 pfet_03v3
x a_4935_56558# a_5448_56327# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=5448 y=56863 nfet_03v3
x a_69768_n13557# 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=69768 y=-13512 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK VDD a_76533_n10436# VDD s=19712,624 d=11648,328 l=112 w=224 x=76421 y=-10435 pfet_03v3
x a_73246_n7102# VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=74414 y=-7101 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=4779 y=48339 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=31589 y=2595 pfet_03v3
x LD2 VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=-437 y=48339 pfet_03v3
x 7b_divider_magic_1.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=8395 y=61645 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=20590 y=-16255 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q a_77422_n7102# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=77526 y=-7101 nfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52196 y=7546 pfet_03v3
x VDD VDD VDD VDD d=19712,624 l=112 w=224 x=71814 y=-17705 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=89656 y=337 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=43713 y=1031 pfet_03v3
x D0 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=24610 y=-24986 nfet_03v3
x a_61616_n12929# a_62032_n12929# a_61877_n12483# VSS s=11648,328 d=11648,328 l=112 w=224 x=62136 y=-12928 nfet_03v3
x a_5326_9314# VSS UP_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=6584 y=8574 nfet_03v3
x a_50810_1389# a_50708_569# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53804 y=3683 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=3517 y=31616 pfet_03v3
x D12 a_77222_n8296# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=77958 y=-7855 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT 7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A a_69971_n24524# VSS s=11648,328 d=11648,328 l=112 w=224 x=69859 y=-24523 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D VSS a_n90_31542# VSS s=11648,328 d=11648,328 l=112 w=224 x=899 y=32650 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D a_n90_29614# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-23 y=30938 pfet_03v3
x S2 a_29875_10702# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=30148 y=9894 pfet_03v3
x a_62566_n15817# 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=63734 y=-16256 pfet_03v3
x a_25383_n15673# a_26402_n15227# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=26938 y=-15226 nfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14762 y=35829 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.A a_4473_31077# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4473 y=31597 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3525 y=30048 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A a_73446_n15817# a_73246_n15817# VSS s=11648,328 d=19712,624 l=112 w=224 x=73982 y=-15816 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT a_65904_n20957# 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=66424 y=-20956 pfet_03v3
x F_IN VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=14761 y=45151 pfet_03v3
x a_8292_49879# 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8776 y=49879 pfet_03v3
x a_89214_1773# VSS OUT1 VSS s=29120,664 d=29120,664 l=100 w=560 x=90472 y=1033 nfet_03v3
x D3 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=9427 y=-22466 pfet_03v3
x ITAIL G1_1 SD2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=-1451 y=11600 nfet_03v3
x D7 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17943 y=44319 pfet_03v3
x a_2290_52905# VSS a_2509_53017# VSS s=11648,328 d=11648,328 l=112 w=224 x=2509 y=52905 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=15981 y=45532 nfet_03v3
x UP Tappered_Buffer_7.IN VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=12035 y=12964 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD a_18618_n9933# a_19162_n9426# VSS s=19712,624 d=11648,328 l=112 w=224 x=19050 y=-9425 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69161 y=65477 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_1.7b_counter_0.MDFF_6.QB a_3075_45233# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3559 y=45881 pfet_03v3
x a_68673_n18991# VDD 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=69409 y=-18187 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT a_14935_59883# VDD s=11648,328 d=11648,328 l=112 w=224 x=14935 y=60187 pfet_03v3
x VCO_DFF_C_0.OUT VDD VCO_DFF_C_0.OUTB VDD s=5200,204 d=5200,204 l=100 w=100 x=46606 y=1905 pfet_03v3
x Q25 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=13445 y=54585 pfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52520 y=-10203 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10381 y=5417 pfet_03v3
x 7b_divider_magic_1.LD VSS 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=2739 y=61645 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A VSS a_32357_n15772# VSS s=11648,328 d=19712,624 l=112 w=224 x=33005 y=-14803 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B a_4463_58693# a_4463_58893# VDD s=19712,624 d=11648,328 l=112 w=224 x=4463 y=58781 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT VSS 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=10717 y=35066 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C a_20000_n19011# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=20665 y=-18650 nfet_03v3
x D6 VSS a_7640_n8317# VSS s=11648,328 d=11648,328 l=112 w=224 x=7960 y=-8316 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VDD a_74786_n16192# VDD s=11648,328 d=11648,328 l=112 w=224 x=75090 y=-16191 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B a_8980_n11964# a_8980_n13372# VDD s=11648,328 d=19712,624 l=112 w=224 x=9284 y=-12447 pfet_03v3
x a_11416_n15837# VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=12584 y=-15836 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VDD a_12956_n10996# VDD s=19712,624 d=11648,328 l=112 w=224 x=13044 y=-10027 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT a_66024_n22416# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=66112 y=-22415 pfet_03v3
x Q02 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10875 y=-22466 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT a_8206_n18869# VSS s=11648,328 d=11648,328 l=112 w=224 x=8094 y=-18868 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A a_58590_n7103# a_58790_n7103# VSS s=19712,624 d=11648,328 l=112 w=224 x=58678 y=-7102 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=10260 y=36801 pfet_03v3
x Q13 VDD a_84615_n16324# VDD s=11648,328 d=11648,328 l=112 w=224 x=85047 y=-16256 pfet_03v3
x F_IN VSS a_7142_34064# VSS s=11648,328 d=11648,328 l=112 w=224 x=7142 y=34384 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=35624 y=-11025 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A a_26272_n7122# a_26072_n7122# VSS s=11648,328 d=19712,624 l=112 w=224 x=26808 y=-7121 nfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51968 y=2173 pfet_03v3
x F_IN 7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=11939 y=36506 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.IN1 VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=8456 y=24433 pfet_03v3
x ITAIL G2_1 ITAIL VSS s=10400,304 d=10400,304 l=100 w=200 x=1608 y=10388 nfet_03v3
x 7b_divider_magic_1.OR_magic_2.A a_4473_31077# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=4957 y=31813 pfet_03v3
x G_source_up VDD_TEST A0 VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=2743 y=16306 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=1838 y=34665 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=3525 y=33089 pfet_03v3
x A1 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=77710 y=-17748 pfet_03v3
x A1 7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=82465 y=-18960 nfet_03v3
x LD1 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=58002 y=-7483 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=31099 y=-19439 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=86587 y=-16235 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VDD a_23636_n11964# VDD s=11648,328 d=11648,328 l=112 w=224 x=23940 y=-11963 pfet_03v3
x Q22 a_1160_39067# a_1160_39283# VDD s=11648,328 d=11648,328 l=112 w=224 x=1160 y=39171 pfet_03v3
x a_22967_8787# PFD_T2_0.INV_mag_1.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23581 y=8866 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=72442 y=-11899 pfet_03v3
x Q17 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=79405 y=-10032 nfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7729 y=4721 pfet_03v3
x a_5525_45233# 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=6032 y=45233 nfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8448 y=26189 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_29791_n13168# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=31458 y=-12502 pfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53744 y=-10203 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B a_17422_n10995# a_17510_n10555# VDD s=19712,624 d=11648,328 l=112 w=224 x=17510 y=-10994 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15218 y=43632 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C VSS a_1158_37312# VSS s=19712,624 d=19712,624 l=112 w=224 x=1518 y=37200 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B a_74786_n6727# a_74786_n8135# VDD s=11648,328 d=11648,328 l=112 w=224 x=75306 y=-6726 pfet_03v3
x Q05 a_14754_n24544# 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=14842 y=-24543 nfet_03v3
x a_42328_12390# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=42328 y=12390 ppolyf_u
x ITAIL ITAIL G2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=180 y=10388 nfet_03v3
x Q23 VDD a_15419_59883# VDD s=11648,328 d=19712,624 l=112 w=224 x=15419 y=60619 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=86558 y=-10548 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=16182 y=-7502 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A a_3076_59889# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3560 y=60969 pfet_03v3
x LD1 a_62566_n14623# a_62766_n14623# VSS s=19712,624 d=11648,328 l=112 w=224 x=62654 y=-14622 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK VSS 7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=31264 y=-18217 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=38665 y=-11025 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=7955 y=61429 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B a_79443_n16192# a_79531_n15752# VDD s=19712,624 d=11648,328 l=112 w=224 x=79531 y=-16191 pfet_03v3
x D16 a_69555_n24971# 7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A VDD s=11648,328 d=11648,328 l=112 w=224 x=70075 y=-24970 pfet_03v3
x Q12 a_73246_n12319# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=73982 y=-11878 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=621 y=24094 nfet_03v3
x a_22966_11778# VDD PFD_T2_0.INV_mag_0.IN VDD s=8800,376 d=5200,204 l=100 w=100 x=22968 y=11635 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A a_74786_n14784# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=74874 y=-14783 nfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52784 y=2869 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT a_10437_56388# VDD s=11648,328 d=11648,328 l=112 w=224 x=10437 y=56692 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_15443_n16157# a_15643_n16157# VDD s=19712,624 d=11648,328 l=112 w=224 x=15963 y=-15672 pfet_03v3
x a_46228_12390# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=46228 y=12390 ppolyf_u
x G2_1 VSS SD2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=-1043 y=11600 nfet_03v3
x D3 a_33465_n13577# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=34113 y=-13092 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=20158 y=-7062 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=86520 y=-17741 pfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51908 y=-9507 pfet_03v3
x a_50810_1389# a_50708_569# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53396 y=3683 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=38634 y=-15948 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=38881 y=-10568 nfet_03v3
x OUT21 VSS a_791_26924# VSS s=29120,664 d=29120,664 l=100 w=560 x=4497 y=24790 nfet_03v3
x a_17493_44912# 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17977 y=45128 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=75975 y=34677 cap_mim_2f0_m4m5_noshield
x a_14677_50238# 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=14721 y=50238 pfet_03v3
x a_14677_48177# 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=15205 y=48177 pfet_03v3
x D9 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14966 y=55575 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14762 y=42585 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=76231 y=-22241 pfet_03v3
x D7 VDD 7b_divider_magic_1.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=10240 y=30238 pfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=37499 y=-14269 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B a_2526_44669# a_2042_44125# VDD s=19712,624 d=11648,328 l=112 w=224 x=3494 y=44125 pfet_03v3
x D5 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=15959 y=-20945 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=37341 y=-11017 pfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=5938 y=10868 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28277 y=71637 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=77113 y=-23920 pfet_03v3
x a_14944_n15271# VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.QB VDD s=11648,328 d=11648,328 l=112 w=224 x=15287 y=-15672 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.QB 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=81068 y=-12482 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=11487 y=42102 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=15219 y=42153 nfet_03v3
x A1 VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=81546 y=-17740 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A a_72137_n20520# a_71937_n20520# VSS s=11648,328 d=19712,624 l=112 w=224 x=72673 y=-20519 nfet_03v3
x a_14642_n13577# 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14858 y=-13092 pfet_03v3
x VCO_DFF_C_0.OUT VDD VCO_DFF_C_0.OUTB VDD s=8800,376 d=5200,204 l=100 w=100 x=46198 y=1905 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A a_n754_54227# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=-753 y=54315 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B a_17510_n8199# a_17422_n6747# VDD s=19712,624 d=11648,328 l=112 w=224 x=17942 y=-7714 pfet_03v3
x a_4463_50883# VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=5431 y=50987 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D VDD a_4518_37151# VDD s=11648,328 d=11648,328 l=112 w=224 x=5002 y=37471 pfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=26898 y=-230 nfet_03v3
x D6 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=12904 y=-24986 nfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=91254 y=1817 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D a_61616_n7713# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=61704 y=-7712 nfet_03v3
x 7b_divider_magic_1.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=4779 y=61645 pfet_03v3
x G_source_dn ITAIL_SRC A0 VDD_TEST s=10560,416 d=6240,224 l=100 w=120 x=2335 y=16306 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=35491 y=3430 nfet_03v3
x F_IN a_815_45777# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=815 y=45881 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=37751 y=-57 pfet_03v3
x LD0 a_7640_n14643# a_7440_n14643# VSS s=11648,328 d=19712,624 l=112 w=224 x=8176 y=-14642 nfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK VSS 7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=89517 y=-14706 nfet_03v3
x Q13 a_58940_n18402# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=59028 y=-18401 pfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=60565 y=7553 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=8448 y=30079 pfet_03v3
x 7b_divider_magic_0.mux_magic_0.OR_magic_0.B a_91537_n17765# a_91537_n19173# VDD s=11648,328 d=19712,624 l=112 w=224 x=91841 y=-18248 pfet_03v3
x D27G 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT a_12992_56406# VDD s=11648,328 d=11648,328 l=112 w=224 x=12992 y=56710 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A a_64106_n9568# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=64194 y=-9567 nfet_03v3
x D10 VSS a_15866_60299# VSS s=11648,328 d=11648,328 l=112 w=224 x=15866 y=60187 nfet_03v3
x a_2042_44125# 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=2086 y=44125 nfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55640 y=2173 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=19712,624 l=112 w=224 x=10267 y=44691 pfet_03v3
x a_49016_n7441# VSS DIV_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=53098 y=-8723 nfet_03v3
x a_49016_n7441# VSS DIV_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=51874 y=-8723 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A a_19584_n19011# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=19672 y=-18207 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK VDD a_14944_n10054# VDD s=11648,328 d=11648,328 l=112 w=224 x=16395 y=-10455 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_61616_n7713# a_61877_n6783# VDD s=11648,328 d=11648,328 l=112 w=224 x=62629 y=-6782 pfet_03v3
x PFD_T2_0.FIN VDD a_22966_11778# VDD s=8800,376 d=5200,204 l=100 w=100 x=22968 y=11275 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=78602 y=-22701 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.7b_counter_0.DFF_magic_0.D 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=85442 y=-9777 nfet_03v3
x a_n886_49663# 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-818 y=49879 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=34529 y=-18980 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=25268 y=-11919 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_15056_n15227# 7b_divider_magic_2.7b_counter_0.MDFF_4.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=15160 y=-15226 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=27527 y=2195 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A VDD a_4463_35404# VDD s=19712,624 d=11648,328 l=112 w=224 x=5431 y=35492 pfet_03v3
x D17G a_62566_n9407# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=63302 y=-9846 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A a_8292_45233# a_8336_45777# VSS s=19712,624 d=11648,328 l=112 w=224 x=8336 y=45665 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD a_26272_n8316# a_26072_n8316# VSS s=11648,328 d=19712,624 l=112 w=224 x=26808 y=-8315 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=213 y=24094 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A a_17422_n11964# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=18158 y=-12447 pfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=49460 y=-9507 pfet_03v3
x a_4331_53639# 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=4398 y=53855 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=8755 y=47907 pfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=3851 y=25574 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=71524 y=-10658 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A a_8336_34064# a_8292_35032# VSS s=11648,328 d=19712,624 l=112 w=224 x=8336 y=34600 nfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=62605 y=8367 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=15221 y=41477 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A a_60130_n11944# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=60218 y=-11943 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B a_4463_44037# a_4463_44237# VDD s=19712,624 d=11648,328 l=112 w=224 x=4463 y=44125 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=7808 y=7878 nfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=91957 y=-15936 pfet_03v3
x LD2 a_815_52887# a_308_53639# VSS s=11648,328 d=19712,624 l=112 w=224 x=815 y=53423 nfet_03v3
x a_58590_n14623# VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=59542 y=-15062 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8755 y=61861 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B VSS a_60130_n14784# VSS s=11648,328 d=19712,624 l=112 w=224 x=60434 y=-14783 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B a_4463_50251# a_4463_50883# VDD s=11648,328 d=19712,624 l=112 w=224 x=4947 y=50555 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT a_12545_60317# 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=12545 y=60421 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS a_58940_n23347# VSS s=11648,328 d=19712,624 l=112 w=224 x=59676 y=-23346 nfet_03v3
x Q11 VSS a_70312_n7102# VSS s=11648,328 d=11648,328 l=112 w=224 x=70632 y=-7101 nfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=8800,376 l=168 w=100 x=38408 y=3262 nfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10177 y=4721 pfet_03v3
x a_791_26924# VSS a_n841_25530# VSS s=29120,664 d=29120,664 l=100 w=560 x=2865 y=24790 nfet_03v3
x a_791_26924# VSS a_n841_25530# VSS s=29120,664 d=29120,664 l=100 w=560 x=4089 y=24790 nfet_03v3
x G2_1 SD2_1 VSS VSS s=10400,304 d=10400,304 l=100 w=200 x=792 y=12051 nfet_03v3
x S3 A_MUX_4.Tr_Gate_1.CLK VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=29261 y=7550 pfet_03v3
x ITAIL G1_1 SD2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=996 y=11600 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.QB VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q VDD s=19712,624 d=19712,624 l=112 w=224 x=12155 y=-12018 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D VDD a_84948_n8380# VDD s=19712,624 d=11648,328 l=112 w=224 x=84836 y=-7456 pfet_03v3
x VCTRL_OBV VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=28961 y=3015 pfet_03v3
x Q21 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10468 y=54681 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT a_13476_49268# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13476 y=49788 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=41905 y=28517 cap_mim_2f0_m4m5_noshield
x LD0 a_7640_n9427# a_7440_n9427# VSS s=11648,328 d=19712,624 l=112 w=224 x=8176 y=-9426 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=2288 y=29883 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A a_4838_60433# a_4331_59889# VSS s=11648,328 d=19712,624 l=112 w=224 x=4838 y=60969 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A a_62566_n15817# a_62766_n15817# VSS s=19712,624 d=11648,328 l=112 w=224 x=62654 y=-15816 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A a_26072_n12339# a_26272_n12339# VSS s=19712,624 d=11648,328 l=112 w=224 x=26160 y=-12338 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=38810 y=2598 nfet_03v3
x F_IN 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=10720 y=32911 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK 7b_divider_magic_2.7b_counter_0.MDFF_6.QB a_26402_n10010# VSS s=11648,328 d=11648,328 l=112 w=224 x=26722 y=-10009 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS a_58922_n20026# VSS s=11648,328 d=19712,624 l=112 w=224 x=59658 y=-20025 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT a_12995_46542# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13479 y=47190 pfet_03v3
x 7b_divider_magic_0.mux_magic_0.IN1 VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=94998 y=-15936 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B VSS a_23636_n14804# VSS s=11648,328 d=19712,624 l=112 w=224 x=23940 y=-14803 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.D 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=34724 y=-9797 nfet_03v3
x Q23 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14966 y=61765 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17943 y=59520 pfet_03v3
x D9 VSS a_11368_56804# VSS s=11648,328 d=11648,328 l=112 w=224 x=11368 y=56692 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=84385 y=-10997 pfet_03v3
x Q01 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14464 y=-17968 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_30290_n12019# a_30490_n12019# VDD s=19712,624 d=11648,328 l=112 w=224 x=30810 y=-12502 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B a_64684_n13396# a_64596_n11944# VDD s=19712,624 d=11648,328 l=112 w=224 x=65116 y=-12427 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD a_29489_n15150# VDD s=11648,328 d=11648,328 l=112 w=224 x=30353 y=-15082 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=82395 y=-15435 nfet_03v3
x 7b_divider_magic_2.CLK VSS 7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=32207 y=-18982 nfet_03v3
x D15 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT a_58940_n22900# VDD s=11648,328 d=19712,624 l=112 w=224 x=59676 y=-22899 pfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51560 y=2173 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82789 y=34677 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=30396 y=-18217 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=71524 y=-15435 nfet_03v3
x a_74786_n9567# VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=75522 y=-10006 pfet_03v3
x a_49016_n7441# VSS DIV_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=51466 y=-8723 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VSS VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VSS s=8800,376 d=5200,204 l=100 w=100 x=43305 y=-46 nfet_03v3
x S6 A_MUX_2.Tr_Gate_1.CLK VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=20358 y=8351 pfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53540 y=-10203 pfet_03v3
x a_6505_4677# VSS DN_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=10619 y=3241 nfet_03v3
x LD2 VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=2 y=47907 nfet_03v3
x a_33798_n8400# VSS LD0 VSS s=11648,328 d=19712,624 l=112 w=224 x=35010 y=-8399 nfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55028 y=2173 pfet_03v3
x D4 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=20258 y=-20945 pfet_03v3
x S4 VCTRL_OBV VCTRL_IN VSS s=14784,512 d=8736,272 l=100 w=168 x=43152 y=5033 nfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=93674 y=-15928 pfet_03v3
x a_29791_n13168# VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.QB VDD s=11648,328 d=11648,328 l=112 w=224 x=30134 y=-12502 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=52894 y=-8027 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_25383_n10456# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=25487 y=-10455 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=74791 y=-23920 pfet_03v3
x a_74786_n14784# VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=75522 y=-15707 pfet_03v3
x D13 VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=67445 y=-18405 nfet_03v3
x P02 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=28611 y=-19454 pfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=49052 y=-9507 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=28455 y=-498 nfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7321 y=4721 pfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=3443 y=25574 pfet_03v3
x Q12 a_80372_n11061# a_80588_n11061# VDD s=11648,328 d=11648,328 l=112 w=224 x=80476 y=-9608 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=87759 y=-23921 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=25099 y=2605 pfet_03v3
x a_42328_11562# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=42328 y=11562 ppolyf_u
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=14762 y=41937 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A a_7640_n15837# a_7440_n15837# VSS s=11648,328 d=19712,624 l=112 w=224 x=8176 y=-15836 nfet_03v3
x D10 a_15419_59883# 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=15419 y=59971 pfet_03v3
x Q03 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=7164 y=-22466 pfet_03v3
x a_n90_29614# VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD s=11648,328 d=11648,328 l=112 w=224 x=452 y=29830 pfet_03v3
x a_88821_n8380# VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD s=19712,624 d=11648,328 l=112 w=224 x=89601 y=-7932 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT VDD a_20787_n25038# VDD s=11648,328 d=11648,328 l=112 w=224 x=21307 y=-25477 pfet_03v3
x Q04 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17995 y=-20945 pfet_03v3
x a_6505_4677# VSS DN_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=8579 y=3937 nfet_03v3
x PFD_T2_0.INV_mag_0.OUT PFD_T2_0.Buffer_V_2_0.IN VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=24537 y=9553 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_84615_n13557# a_85159_n13513# VSS s=19712,624 d=11648,328 l=112 w=224 x=85047 y=-13512 nfet_03v3
x a_46228_11562# a_45928_12082# a_46228_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=46228 y=11562 ppolyf_u
x F_IN VSS 7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=11482 y=36074 nfet_03v3
x a_n841_25530# VSS PRE_SCALAR VSS s=29120,664 d=29120,664 l=100 w=560 x=2457 y=24790 nfet_03v3
x a_69768_n11107# 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=69768 y=-10599 nfet_03v3
x a_89214_1773# VSS OUT1 VSS s=29120,664 d=29120,664 l=100 w=560 x=92104 y=337 nfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=37320 y=2598 nfet_03v3
x ITAIL SD2_1 G1_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=384 y=12051 nfet_03v3
x P12 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=79329 y=-19434 pfet_03v3
x D2 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT a_11285_n22920# VDD s=11648,328 d=19712,624 l=112 w=224 x=12021 y=-22919 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D VSS a_33798_n8400# VSS s=19712,624 d=11648,328 l=112 w=224 x=33686 y=-8399 nfet_03v3
x G2_1 VSS SD2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=588 y=11600 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A a_23636_n13372# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=23724 y=-13371 nfet_03v3
x a_58591_6073# VDD_TEST a_58489_5253# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=62197 y=8367 pfet_03v3
x D3 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT a_7790_n22920# VDD s=11648,328 d=19712,624 l=112 w=224 x=8526 y=-22919 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=33869 y=4242 nfet_03v3
x a_8137_6071# VSS a_6505_4677# VSS s=29120,664 d=29120,664 l=100 w=560 x=11435 y=3937 nfet_03v3
x a_50528_5246# VSS OUTB VSS s=29120,664 d=29120,664 l=100 w=560 x=55426 y=6066 nfet_03v3
x a_n841_25530# PRE_SCALAR VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=3885 y=24094 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VSS 7b_divider_magic_2.p3_gen_magic_0.P3 VSS s=19712,624 d=11648,328 l=112 w=224 x=28128 y=-22711 nfet_03v3
x 7b_divider_magic_1.OR_magic_2.A 7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11947 y=31752 pfet_03v3
x Q07 a_7772_n24544# 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=7860 y=-24543 nfet_03v3
x F_IN VSS a_7142_60433# VSS s=11648,328 d=11648,328 l=112 w=224 x=7142 y=60753 nfet_03v3
x P12 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=79545 y=-18977 nfet_03v3
x a_5326_9314# VSS UP_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=10256 y=7878 nfet_03v3
x D26G VSS a_12545_53335# VSS s=11648,328 d=11648,328 l=112 w=224 x=12545 y=53223 nfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=88649 y=-14706 nfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=93163 y=-14250 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VSS s=14784,512 d=8736,272 l=100 w=168 x=44804 y=2141 nfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=8800,376 l=168 w=100 x=27442 y=105 nfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=85769 y=-22699 nfet_03v3
x a_58590_n15817# VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=59542 y=-16256 pfet_03v3
x D4 7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A a_18405_n20493# VDD s=11648,328 d=19712,624 l=112 w=224 x=19141 y=-20492 pfet_03v3
x D7 7b_divider_magic_1.mux_magic_0.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=11040 y=30022 nfet_03v3
x a_7098_59889# VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=7582 y=59889 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=71524 y=-12699 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A a_7440_n12339# a_7640_n12339# VSS s=19712,624 d=11648,328 l=112 w=224 x=7528 y=-12338 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD a_14874_n22436# VDD s=11648,328 d=11648,328 l=112 w=224 x=15178 y=-22435 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=30073 y=333 nfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54848 y=8360 pfet_03v3
x D7 7b_divider_magic_1.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10600 y=30454 pfet_03v3
x PFD_T2_0.INV_mag_1.IN PFD_T2_0.Buffer_V_2_0.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23989 y=9226 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D a_88821_n8380# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=88925 y=-8379 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=78005 y=-19426 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A a_3076_55913# a_3120_56457# VSS s=19712,624 d=11648,328 l=112 w=224 x=3120 y=56345 nfet_03v3
x a_5525_41257# VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=5592 y=41257 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B a_4463_40261# a_4463_40061# VDD s=19712,624 d=11648,328 l=112 w=224 x=5431 y=40581 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B a_n754_40061# a_n754_40261# VDD s=19712,624 d=11648,328 l=112 w=224 x=-753 y=40149 pfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=8800,376 d=5200,204 l=168 w=100 x=25538 y=441 nfet_03v3
x a_17510_n13416# 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=17510 y=-12447 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=63183 y=5377 nfet_03v3
x a_20903_8375# PFD_T2_0.FDIV OUT01 VDD s=8736,272 d=14784,512 l=100 w=168 x=21584 y=8761 pfet_03v3
x a_45928_9906# a_45928_10426# a_45628_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=45928 y=9906 ppolyf_u
x 7b_divider_magic_0.p3_gen_magic_0.P3 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=79761 y=-23928 pfet_03v3
x a_49016_n7441# VSS DIV_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=51058 y=-8723 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A a_2527_59325# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3495 y=59213 pfet_03v3
x Q23 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=10468 y=61117 pfet_03v3
x D6 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=12472 y=-20945 pfet_03v3
x a_10152_28482# 7b_divider_magic_1.mux_magic_0.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=10659 y=28482 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=78221 y=-18969 nfet_03v3
x S6 VDD A_MUX_2.Tr_Gate_1.CLK VDD s=5200,204 d=5200,204 l=100 w=100 x=20154 y=8587 pfet_03v3
x D0 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=8977 y=-20945 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.QB 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=15071 y=-10455 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD a_69555_n20957# VDD s=11648,328 d=11648,328 l=112 w=224 x=69859 y=-20956 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=52486 y=-8027 nfet_03v3
x a_44716_1837# VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VDD s=8736,272 d=8736,272 l=100 w=168 x=45193 y=1451 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=31589 y=3421 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_25383_n16157# a_25122_n15227# VDD s=11648,328 d=19712,624 l=112 w=224 x=26351 y=-16156 pfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=61993 y=6857 pfet_03v3
x a_33465_n15150# VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=33465 y=-15082 pfet_03v3
x a_42628_9906# a_42628_10426# a_42628_9804# VDD s=33880,528 d=22440,644 l=520 w=220 x=42628 y=9906 ppolyf_u
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=21508 y=-15895 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B a_15648_47944# a_15648_48721# VSS s=11648,328 d=11648,328 l=112 w=224 x=15648 y=48609 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_2.DFF_magic_0.D VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=32353 y=-7775 pfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=1811 y=25574 pfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=3035 y=25574 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VDD a_60130_n6728# VDD s=11648,328 d=11648,328 l=112 w=224 x=60434 y=-6727 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=11947 y=34793 pfet_03v3
x a_7507_41559# VSS a_7726_41671# VSS s=11648,328 d=11648,328 l=112 w=224 x=7726 y=41559 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.QB a_7440_n12339# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8176 y=-11898 pfet_03v3
x a_1882_59889# 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=1926 y=59889 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B a_78762_n11944# a_78762_n13352# VDD s=11648,328 d=19712,624 l=112 w=224 x=79066 y=-12427 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=55834 y=5370 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD a_29489_n16344# VDD s=11648,328 d=11648,328 l=112 w=224 x=30353 y=-16276 pfet_03v3
x D27G 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17943 y=55593 pfet_03v3
x Q11 VSS 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C VSS s=19712,624 d=11648,328 l=112 w=224 x=80260 y=-8198 nfet_03v3
x 7b_divider_magic_2.CLK VSS a_34009_n14643# VSS s=11648,328 d=11648,328 l=112 w=224 x=34329 y=-14642 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B a_2043_58781# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=2087 y=59213 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A VDD a_7743_35604# VDD s=11648,328 d=11648,328 l=112 w=224 x=8711 y=35708 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_76533_n16137# a_76272_n15207# VDD s=11648,328 d=11648,328 l=112 w=224 x=77069 y=-16136 pfet_03v3
x a_n841_25530# VSS PRE_SCALAR VSS s=29120,664 d=29120,664 l=100 w=560 x=2049 y=24790 nfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=26855 y=-23940 pfet_03v3
x a_12995_46542# VDD 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=13479 y=46542 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK VSS a_30767_n12949# VSS s=11648,328 d=11648,328 l=112 w=224 x=30655 y=-12948 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=35802 y=-18220 nfet_03v3
x a_22096_n7122# 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=23264 y=-6681 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=91458 y=2513 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A VDD a_n754_50251# VDD s=19712,624 d=11648,328 l=112 w=224 x=214 y=50339 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT VDD 7b_divider_magic_1.OR_magic_2.A VDD s=19712,624 d=11648,328 l=112 w=224 x=10253 y=31587 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.QB 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=3439 y=41686 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=7400 y=7878 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=35586 y=-17761 pfet_03v3
x Q13 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=58098 y=-22446 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A a_26072_n7122# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=26376 y=-6681 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT VDD a_68673_n23489# VDD s=11648,328 d=11648,328 l=112 w=224 x=68977 y=-22201 pfet_03v3
x a_50630_6066# VSS a_50528_5246# VSS s=29120,664 d=29120,664 l=100 w=560 x=51346 y=6066 nfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=61762 y=-15875 pfet_03v3
x a_n841_25530# PRE_SCALAR VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=3477 y=24094 nfet_03v3
x D16 a_58590_n13513# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=59326 y=-13072 pfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=89214 y=2513 pfet_03v3
x Q06 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10425 y=-25443 pfet_03v3
x Q05 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=13696 y=-20945 pfet_03v3
x a_n90_33487# 7b_divider_magic_1.LD VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=899 y=33487 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=25297 y=-22261 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A VSS a_64684_n8179# VSS s=11648,328 d=19712,624 l=112 w=224 x=65332 y=-8134 nfet_03v3
x Q24 VDD a_8292_59889# VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=60321 pfet_03v3
x F_IN a_308_45233# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=375 y=45881 pfet_03v3
x S6 VSS a_18508_8715# VSS s=8736,272 d=14784,512 l=100 w=168 x=19101 y=8373 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=23130 y=-17767 pfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT VSS 7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=39310 y=-15491 nfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50888 y=-10203 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B VSS a_7259_36140# VSS s=11648,328 d=19712,624 l=112 w=224 x=7303 y=35708 nfet_03v3
x Q06 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10641 y=-24986 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=26179 y=-23940 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT VDD d=19712,624 l=112 w=224 x=71814 y=-18187 pfet_03v3
x Q02 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10659 y=-17968 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A a_8292_49879# a_8336_48911# VSS s=19712,624 d=11648,328 l=112 w=224 x=8336 y=48799 nfet_03v3
x VCO_DFF_C_0.OUTB a_50630_6066# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50768 y=8360 pfet_03v3
x F_IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14761 y=46451 pfet_03v3
x Q06 VDD a_11267_n20493# VDD s=11648,328 d=11648,328 l=112 w=224 x=11571 y=-20492 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.D VDD s=19712,624 d=11648,328 l=112 w=224 x=81472 y=-6269 pfet_03v3
x A_MUX_4.Tr_Gate_1.CLK DN1 DN VSS s=8736,272 d=14784,512 l=100 w=168 x=28016 y=7998 nfet_03v3
x ITAIL SD2_1 G1_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=-431 y=12051 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=43509 y=473 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B a_23636_n9587# a_23636_n10995# VDD s=11648,328 d=19712,624 l=112 w=224 x=24372 y=-10994 pfet_03v3
x ITAIL G1_1 SD2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=-635 y=11600 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D a_10466_n12949# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=10554 y=-12948 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D a_2955_42690# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3439 y=43226 pfet_03v3
x A1 VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=83250 y=-9318 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B a_2042_44125# a_2526_44669# VDD s=19712,624 d=11648,328 l=112 w=224 x=3010 y=44557 pfet_03v3
x D2 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=12922 y=-18425 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VSS VCO_DFF_C_0.OUT VSS s=8800,376 d=5200,204 l=100 w=100 x=46198 y=481 nfet_03v3
x a_1881_49879# 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=2365 y=49879 pfet_03v3
x A1 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=84601 y=-10538 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B a_78762_n8135# a_78762_n6727# VDD s=11648,328 d=19712,624 l=112 w=224 x=79498 y=-6726 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=7355 y=3241 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT a_14754_n20977# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=14842 y=-20976 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=52078 y=-8027 nfet_03v3
x a_49016_n7441# DIV_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=50854 y=-8027 nfet_03v3
x a_50708_569# OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=51322 y=693 nfet_03v3
x D8 a_308_53639# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=375 y=53423 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B a_74786_n14784# a_74786_n16192# VDD s=11648,328 d=19712,624 l=112 w=224 x=75522 y=-16191 pfet_03v3
x a_8980_n13372# VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=9716 y=-12447 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=4419 y=51883 pfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=1403 y=25574 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS a_11285_n18869# VSS s=11648,328 d=19712,624 l=112 w=224 x=12021 y=-18868 nfet_03v3
x a_6505_4677# VSS DN_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=10211 y=3241 nfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=85553 y=-22242 pfet_03v3
x a_50528_5246# VSS OUTB VSS s=29120,664 d=29120,664 l=100 w=560 x=51754 y=5370 nfet_03v3
x a_25557_8739# VSS DN1 VSS s=5200,204 d=8800,376 l=100 w=100 x=25865 y=9055 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS a_7790_n18869# VSS s=11648,328 d=19712,624 l=112 w=224 x=8526 y=-18868 nfet_03v3
x a_89214_1773# OUT1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=89860 y=1033 nfet_03v3
x a_4935_38147# VSS a_5448_38170# VSS s=11648,328 d=11648,328 l=112 w=224 x=5448 y=38058 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D VDD a_35743_n8400# VDD s=19712,624 d=11648,328 l=112 w=224 x=35631 y=-7476 pfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=11809 y=5417 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=73899 y=-19426 pfet_03v3
x G1_1 G_sink_up SD0_1 VDD_TEST s=4160,184 d=4160,184 l=100 w=80 x=-1451 y=14366 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.QB a_73246_n10600# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=73982 y=-11039 pfet_03v3
x G_sink_dn A3 VSS VSS s=6240,224 d=6240,224 l=100 w=120 x=3398 y=15334 nfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=59137 y=6857 pfet_03v3
x a_42328_10734# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=42328 y=10734 ppolyf_u
x a_29583_n23694# VDD 7b_divider_magic_2.OR_magic_2.VOUT VDD s=19712,624 d=19712,624 l=112 w=224 x=30319 y=-22769 pfet_03v3
x F_IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=1838 y=35965 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=25484 y=-12279 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D VDD a_8172_42690# VDD s=11648,328 d=11648,328 l=112 w=224 x=8656 y=43010 pfet_03v3
x 7b_divider_magic_0.mux_magic_0.IN1 a_89997_n18140# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=90733 y=-17699 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B a_68572_n11944# a_68660_n13396# VDD s=19712,624 d=11648,328 l=112 w=224 x=68660 y=-11943 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT a_68873_n23489# a_69089_n23489# VSS s=11648,328 d=11648,328 l=112 w=224 x=68977 y=-23128 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A a_4331_59889# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=4398 y=60969 pfet_03v3
x a_71937_n20520# 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=73105 y=-20959 pfet_03v3
x a_46228_10734# a_46228_11254# a_45928_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=46228 y=10734 ppolyf_u
x Q27 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17943 y=61783 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=1845 y=24094 nfet_03v3
x a_n841_25530# PRE_SCALAR VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=3069 y=24094 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B a_7743_50451# a_7259_50987# VDD s=11648,328 d=11648,328 l=112 w=224 x=8711 y=50771 pfet_03v3
x a_7098_49879# VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=49663 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8395 y=33276 pfet_03v3
x A1 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=77329 y=-23461 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.D VDD s=11648,328 d=11648,328 l=112 w=224 x=30754 y=-6289 pfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=54560 y=-10203 pfet_03v3
x a_6505_4677# VSS DN_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=8171 y=3937 nfet_03v3
x a_2042_44125# 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=2526 y=44125 pfet_03v3
x a_33465_n16344# VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=33465 y=-16276 pfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=3538 y=46773 pfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=32532 y=-9338 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D a_n90_31542# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=452 y=32434 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C a_20000_n19011# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=20665 y=-19010 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=23181 y=-18987 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VDD a_23636_n10995# VDD s=19712,624 d=11648,328 l=112 w=224 x=23724 y=-10510 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=28455 y=-874 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=3060 y=30724 nfet_03v3
x a_50810_1389# VSS a_50708_569# VSS s=29120,664 d=29120,664 l=100 w=560 x=51934 y=1389 nfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=87924 y=-22702 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A a_14642_n7166# a_15186_n7122# VSS s=19712,624 d=11648,328 l=112 w=224 x=15074 y=-7121 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=25137 y=-566 nfet_03v3
x D10 VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=10925 y=59070 nfet_03v3
x a_61877_n7267# VSS a_62896_n7713# VSS s=11648,328 d=11648,328 l=112 w=224 x=62784 y=-7712 nfet_03v3
x Q03 VSS a_34009_n15837# VSS s=11648,328 d=11648,328 l=112 w=224 x=34329 y=-15836 nfet_03v3
x Q01 VDD a_29222_n11081# VDD s=19712,624 d=11648,328 l=112 w=224 x=29110 y=-10596 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A a_20787_n20540# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=21091 y=-20979 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A a_32269_n16212# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=33005 y=-15727 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D VDD a_25383_n10940# VDD s=19712,624 d=11648,328 l=112 w=224 x=25271 y=-10939 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_2.IN a_34443_2598# VSS s=8800,376 d=5200,204 l=168 w=100 x=34275 y=3866 nfet_03v3
x a_22096_n8316# 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=23264 y=-7875 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT VSS s=11648,328 d=11648,328 l=112 w=224 x=24022 y=-22720 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A a_64596_n6727# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=65332 y=-7210 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=25136 y=769 nfet_03v3
x G2_1 VSS SD2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=-227 y=11600 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD a_26072_n8316# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=26376 y=-7875 pfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=4463 y=26270 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D VDD a_8172_52430# VDD s=11648,328 d=11648,328 l=112 w=224 x=8656 y=52318 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB a_25706_n567# VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VSS s=5200,204 d=5200,204 l=168 w=100 x=29127 y=-498 nfet_03v3
x a_50630_6066# a_50528_5246# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54440 y=8360 pfet_03v3
x S1 A_MUX_1.Tr_Gate_1.CLK VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=19992 y=11641 pfet_03v3
x PFD_T2_0.INV_mag_1.IN PFD_T2_0.Buffer_V_2_0.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23581 y=9226 pfet_03v3
x LD1 VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=62194 y=-15435 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=72442 y=-12259 pfet_03v3
x a_8980_n8156# VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=9716 y=-7715 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=25137 y=441 nfet_03v3
x F_IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15218 y=45583 nfet_03v3
x D9 VSS a_6032_41801# VSS s=11648,328 d=11648,328 l=112 w=224 x=6032 y=42121 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D VDD a_76533_n16137# VDD s=19712,624 d=11648,328 l=112 w=224 x=76421 y=-16136 pfet_03v3
x a_49016_n7441# DIV_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=50446 y=-8027 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A a_70734_n18991# a_70934_n18991# VSS s=19712,624 d=11648,328 l=112 w=224 x=70822 y=-18990 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=84638 y=-19427 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=74956 y=-22241 pfet_03v3
x LD0 a_7440_n14643# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7744 y=-15082 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD a_70312_n8296# a_69768_n8340# VSS s=11648,328 d=19712,624 l=112 w=224 x=70848 y=-8295 nfet_03v3
x Q11 VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=65182 y=-18405 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B a_7743_50451# a_7259_50987# VDD s=11648,328 d=19712,624 l=112 w=224 x=8227 y=50555 pfet_03v3
x Q02 a_11285_n23367# 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=11373 y=-23366 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VSS a_n753_58893# VSS s=11648,328 d=19712,624 l=112 w=224 x=655 y=59429 nfet_03v3
x PFD_T2_0.INV_mag_0.IN a_24437_9224# VDD VDD s=8800,376 d=5200,204 l=100 w=100 x=24525 y=9224 pfet_03v3
x a_18508_8715# DIV_OUT2 PFD_T2_0.FDIV VDD s=8736,272 d=8736,272 l=100 w=168 x=18916 y=8759 pfet_03v3
x 7b_divider_magic_0.OR_magic_2.A a_87746_n11954# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=87834 y=-11953 pfet_03v3
x Q03 a_7790_n23367# 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=7878 y=-23366 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT a_14754_n25475# VDD s=11648,328 d=19712,624 l=112 w=224 x=15490 y=-25474 pfet_03v3
x G_sink_up A3 ITAIL_SINK VSS s=6240,224 d=6240,224 l=100 w=120 x=3398 y=14988 nfet_03v3
x G1_2 VDD_TEST SD0_1 VDD_TEST s=4160,184 d=4160,184 l=100 w=80 x=-1043 y=14366 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.QB 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=80725 y=-12928 nfet_03v3
x 7b_divider_magic_2.OR_magic_2.A 7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=36961 y=-19447 pfet_03v3
x a_7440_n14643# VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=8608 y=-14642 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=32967 y=767 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=75007 y=-23463 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A a_22096_n12339# a_22296_n12339# VSS s=19712,624 d=11648,328 l=112 w=224 x=22184 y=-12338 nfet_03v3
x D16 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=71192 y=-24966 nfet_03v3
x a_89214_1773# VSS OUT1 VSS s=49280,1296 d=29120,664 l=100 w=560 x=89248 y=1033 nfet_03v3
x Q24 VDD a_12992_49268# VDD s=11648,328 d=19712,624 l=112 w=224 x=12992 y=50004 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A a_10179_48177# a_11150_48721# VSS s=19712,624 d=11648,328 l=112 w=224 x=11510 y=48177 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A a_4331_45233# a_4838_45777# VSS s=19712,624 d=11648,328 l=112 w=224 x=4838 y=45665 nfet_03v3
x Q06 a_11267_n20046# 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=11355 y=-20045 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_0.IN a_25706_n567# VSS s=8800,376 d=5200,204 l=168 w=100 x=28855 y=-498 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=1437 y=24094 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=22262 y=-17767 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A a_4838_34064# a_4331_34816# VSS s=11648,328 d=19712,624 l=112 w=224 x=4838 y=34600 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=84982 y=-9318 pfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=34262 y=-17761 pfet_03v3
x a_58489_5253# VSS A1 VSS s=29120,664 d=29120,664 l=100 w=560 x=63387 y=6073 nfet_03v3
x 7b_divider_magic_0.OR_magic_2.A 7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=87679 y=-19427 pfet_03v3
x a_49118_n8724# VDD_TEST a_49016_n7441# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=49868 y=-11017 pfet_03v3
x Q22 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10925 y=58054 nfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=91050 y=2513 pfet_03v3
x S4 A_MUX_0.Tr_Gate_1.CLK VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=44613 y=5315 pfet_03v3
x Q16 VDD a_62417_n24971# VDD s=11648,328 d=11648,328 l=112 w=224 x=62721 y=-24970 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A VSS a_64684_n13396# VSS s=11648,328 d=19712,624 l=112 w=224 x=65332 y=-13351 nfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=92886 y=1817 pfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50684 y=-10203 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A a_28293_n16212# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=29029 y=-15243 pfet_03v3
x a_n886_41257# 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=-378 y=41257 nfet_03v3
x a_70734_n23489# VDD 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=19712,624 l=112 w=224 x=71470 y=-22201 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD a_33465_n12383# VDD s=11648,328 d=11648,328 l=112 w=224 x=34329 y=-11898 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=36419 y=352 pfet_03v3
x Q27 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=13445 y=61135 pfet_03v3
x D7 VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=12988 y=59088 nfet_03v3
x Q07 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B a_27735_n10992# VDD s=11648,328 d=19712,624 l=112 w=224 x=28471 y=-10991 pfet_03v3
x a_68660_n10535# 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=68660 y=-9566 nfet_03v3
x Q25 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=17943 y=54585 pfet_03v3
x a_18618_n9933# 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=18618 y=-9425 nfet_03v3
x a_58590_n7103# 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=59758 y=-6662 pfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=59953 y=7553 pfet_03v3
x a_76272_n9990# a_76688_n9990# a_76533_n10436# VSS s=11648,328 d=11648,328 l=112 w=224 x=76792 y=-9989 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q VSS a_4838_52887# VSS s=11648,328 d=11648,328 l=112 w=224 x=4838 y=53207 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT VDD a_73567_n20520# VDD s=11648,328 d=11648,328 l=112 w=224 x=74087 y=-20959 pfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=2831 y=26270 pfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=4055 y=26270 pfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=2 y=42797 nfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51296 y=-9507 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=86355 y=-19419 pfet_03v3
x a_73246_n9406# VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=74198 y=-9845 pfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8448 y=28971 pfet_03v3
x Q16 VDD a_78885_n10972# VDD s=11648,328 d=11648,328 l=112 w=224 x=79189 y=-10971 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_2509_42535# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=2509 y=43071 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=75975 y=71637 cap_mim_2f0_m4m5_noshield
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53216 y=7546 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15220 y=32831 nfet_03v3
x a_49016_n7441# DIV_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=50038 y=-8027 nfet_03v3
x PFD_T2_0.INV_mag_1.IN PFD_T2_0.INV_mag_1.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=25894 y=9888 pfet_03v3
x a_5326_9314# UP_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=7604 y=8574 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D VDD a_86893_n8380# VDD s=19712,624 d=11648,328 l=112 w=224 x=86781 y=-7932 pfet_03v3
x a_65792_n12363# 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=65792 y=-12318 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=27287 y=-18989 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD a_14642_n8360# a_15186_n8316# VSS s=19712,624 d=11648,328 l=112 w=224 x=15074 y=-8315 nfet_03v3
x A_MUX_6.IN1 VSS s=1478400,16480 l=6000 w=6000 x=81138 y=528 cap_mim_2f0_m4m5_noshield
x a_86893_n8380# VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD s=19712,624 d=11648,328 l=112 w=224 x=87673 y=-7456 pfet_03v3
x Q21 VDD a_15419_52799# VDD s=11648,328 d=19712,624 l=112 w=224 x=15419 y=53535 pfet_03v3
x VCTRL_OBV VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=35053 y=12 pfet_03v3
x G1_2 G1_2 VDD_TEST VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=1608 y=13045 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD a_26072_n13533# VDD s=19712,624 d=11648,328 l=112 w=224 x=26160 y=-13092 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=84817 y=-10997 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=71524 y=-11018 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4779 y=33276 pfet_03v3
x LD1 VDD a_58590_n14623# VDD s=19712,624 d=11648,328 l=112 w=224 x=58678 y=-15062 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=67332 y=-12699 nfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8545 y=5417 pfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-797 y=43229 pfet_03v3
x S2 VDD A_MUX_3.Tr_Gate_1.CLK VDD s=5200,204 d=5200,204 l=100 w=100 x=29114 y=10556 pfet_03v3
x A1 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=77494 y=-18205 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=10261 y=32695 pfet_03v3
x a_15443_n10940# a_15920_n10010# a_14944_n10054# VSS s=11648,328 d=11648,328 l=112 w=224 x=16024 y=-10009 nfet_03v3
x a_8137_6071# a_6505_4677# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9157 y=6231 pfet_03v3
x G1_1 G_sink_up SD0_1 VDD_TEST s=4160,184 d=4160,184 l=100 w=80 x=996 y=14366 pfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7366 y=9358 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=1029 y=24094 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B a_17510_n10555# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=17942 y=-9586 nfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=11401 y=5417 pfet_03v3
x D3 VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=9211 y=-18425 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16440 y=44424 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT a_7772_n20977# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=7860 y=-20976 pfet_03v3
x Tappered_Buffer_8.IN a_8137_6071# VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=12013 y=6231 pfet_03v3
x a_4935_56558# VSS a_5448_56327# VSS s=11648,328 d=11648,328 l=112 w=224 x=5448 y=56215 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT a_14935_56388# VDD s=11648,328 d=11648,328 l=112 w=224 x=14935 y=56692 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A a_7440_n15837# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7744 y=-16276 pfet_03v3
x a_26072_n12339# 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=27240 y=-11898 pfet_03v3
x a_76272_n9990# a_76533_n10436# a_76688_n9990# VSS s=11648,328 d=11648,328 l=112 w=224 x=77008 y=-9989 nfet_03v3
x G1_2 VDD_TEST G1_2 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=180 y=13045 pfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10222 y=9358 pfet_03v3
x S5 a_36685_10901# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=36889 y=10607 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21463 y=77797 cap_mim_2f0_m4m5_noshield
x Q13 a_80588_n11061# 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C VDD s=11648,328 d=19712,624 l=112 w=224 x=80692 y=-11060 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VDD P12 VDD s=11648,328 d=11648,328 l=112 w=224 x=79494 y=-17740 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=23806 y=-18226 nfet_03v3
x a_13534_n13416# Q06 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=13534 y=-12447 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_25383_n10940# a_25122_n10010# VDD s=11648,328 d=19712,624 l=112 w=224 x=25919 y=-10455 pfet_03v3
x a_70734_n23489# VSS 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT VSS s=11648,328 d=19712,624 l=112 w=224 x=71470 y=-23128 nfet_03v3
x a_25122_n10010# a_25383_n10456# a_25538_n10010# VSS s=11648,328 d=11648,328 l=112 w=224 x=25858 y=-10009 nfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=7068 y=-10679 pfet_03v3
x a_58489_5253# VSS A1 VSS s=29120,664 d=29120,664 l=100 w=560 x=58899 y=5377 nfet_03v3
x a_62566_n10601# 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=63734 y=-11040 pfet_03v3
x Q01 VSS 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C VSS s=19712,624 d=11648,328 l=112 w=224 x=29110 y=-8218 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B a_8980_n6748# a_8980_n8156# VDD s=11648,328 d=11648,328 l=112 w=224 x=9500 y=-6747 pfet_03v3
x G_source_dn G_source_up G_source_dn VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=370 y=16064 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B VDD a_70734_n18991# VDD s=11648,328 d=11648,328 l=112 w=224 x=71038 y=-18187 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=35221 y=-15895 pfet_03v3
x a_23636_n13372# VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=24372 y=-12447 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=8755 y=33492 pfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53624 y=6850 pfet_03v3
x a_7440_n15837# VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=8608 y=-15836 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=24706 y=-19454 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B a_23636_n10995# a_23636_n9587# VDD s=11648,328 d=19712,624 l=112 w=224 x=23940 y=-10026 pfet_03v3
x a_35743_n8400# VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD s=11648,328 d=19712,624 l=112 w=224 x=36955 y=-7476 pfet_03v3
x F_IN 7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10261 y=34235 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A a_78762_n6727# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=78850 y=-6726 pfet_03v3
x a_791_26924# a_n841_25530# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=995 y=27084 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=78386 y=-22242 pfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=2423 y=26270 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=6769 y=27963 pfet_03v3
x a_22967_8787# VDD PFD_T2_0.INV_mag_1.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=24601 y=8866 pfet_03v3
x 7b_divider_magic_2.mux_magic_0.AND2_magic_0.A a_38847_n18160# a_39047_n18160# VSS s=19712,624 d=11648,328 l=112 w=224 x=38935 y=-18159 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B a_2043_58781# a_2527_59325# VDD s=19712,624 d=11648,328 l=112 w=224 x=2527 y=59213 pfet_03v3
x F_IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=1839 y=32099 pfet_03v3
x S6 VDD A_MUX_2.Tr_Gate_1.CLK VDD s=8800,376 d=5200,204 l=100 w=100 x=19746 y=8351 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=24922 y=-18997 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B a_23636_n16212# a_23636_n14804# VDD s=11648,328 d=19712,624 l=112 w=224 x=23940 y=-15727 pfet_03v3
x a_3075_45233# VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=3559 y=45233 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=34775 y=-11017 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.QB VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q VDD s=19712,624 d=19712,624 l=112 w=224 x=12155 y=-6802 pfet_03v3
x a_44128_9906# a_44128_10426# a_43828_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=44128 y=9906 ppolyf_u
x 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D VDD a_15643_n16157# VDD s=11648,328 d=11648,328 l=112 w=224 x=16395 y=-16156 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=20590 y=-7062 pfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8953 y=4721 pfet_03v3
x S7 F_IN 7b_divider_magic_2.CLK VSS s=14784,512 d=14784,512 l=100 w=168 x=17034 y=-2568 nfet_03v3
x Q23 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C a_1160_39067# VDD s=19712,624 d=11648,328 l=112 w=224 x=3096 y=38955 pfet_03v3
x 7b_divider_magic_1.LD a_1882_55913# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=2366 y=56993 pfet_03v3
x F_IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3517 y=33938 pfet_03v3
x 7b_divider_magic_2.CLK VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=22914 y=-22718 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=33667 y=-10558 nfet_03v3
x S6 VSS A_MUX_2.Tr_Gate_1.CLK VSS s=5200,204 d=5200,204 l=100 w=100 x=20154 y=8029 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A a_58790_n7103# a_58590_n7103# VSS s=11648,328 d=19712,624 l=112 w=224 x=59326 y=-7102 nfet_03v3
x a_33465_n13577# 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=33465 y=-13532 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_61877_n12483# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=61981 y=-12482 pfet_03v3
x a_66094_n10034# a_66206_n9990# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=66742 y=-9989 nfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53804 y=2869 pfet_03v3
x a_11416_n10621# VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=12584 y=-10620 nfet_03v3
x Q16 a_62417_n24524# 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=62505 y=-24523 nfet_03v3
x a_58590_n8297# 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=59758 y=-7856 pfet_03v3
x Q26 a_17490_56406# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17490 y=56926 pfet_03v3
x a_45628_9078# a_45628_9598# a_45328_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=45628 y=9078 ppolyf_u
x a_50810_1389# VDD_TEST a_50708_569# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54416 y=3683 pfet_03v3
x a_5326_9314# UP_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=7196 y=8574 nfet_03v3
x a_10179_48177# 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=10707 y=48177 pfet_03v3
x LD0 VDD a_7440_n13533# VDD s=19712,624 d=11648,328 l=112 w=224 x=7528 y=-13092 pfet_03v3
x G1_2 VDD_TEST SD0_1 VDD_TEST s=4160,184 d=4160,184 l=100 w=80 x=588 y=14366 pfet_03v3
x a_73246_n14623# 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=74414 y=-15062 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=77278 y=-22699 nfet_03v3
x a_68660_n10535# 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=68660 y=-10490 pfet_03v3
x a_6958_10708# a_5326_9314# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=10052 y=8574 nfet_03v3
x a_89214_1773# OUT1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=91084 y=1033 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUT a_25706_n567# VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VSS s=5200,204 d=5200,204 l=168 w=100 x=29127 y=-874 nfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=41581 y=-14270 pfet_03v3
x P02 VSS a_36596_n13382# VSS s=11648,328 d=19712,624 l=112 w=224 x=36900 y=-13381 nfet_03v3
x a_42328_9078# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=42328 y=9078 ppolyf_u
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14761 y=43416 pfet_03v3
x D6 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=12904 y=-20945 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD a_69768_n9913# a_70312_n9406# VSS s=19712,624 d=11648,328 l=112 w=224 x=70200 y=-9405 nfet_03v3
x OUT01 a_49118_n8724# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=49664 y=-11017 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82789 y=71637 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VSS 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=20374 y=-10238 nfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=82950 y=-22242 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=75856 y=-23928 pfet_03v3
x a_14944_n10054# 7b_divider_magic_2.7b_counter_0.MDFF_5.QB VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=15503 y=-10455 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_2.IN a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=34819 y=3034 nfet_03v3
x a_45158_5339# CP_1_0.VCTRL VCTRL_OBV VDD s=14784,512 d=8736,272 l=100 w=168 x=45227 y=5725 pfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50480 y=-10203 pfet_03v3
x Q15 a_81174_n10972# 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=81694 y=-10971 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS a_14874_n23367# VSS s=11648,328 d=19712,624 l=112 w=224 x=15610 y=-23366 nfet_03v3
x Q27 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT a_17043_59901# VSS s=11648,328 d=19712,624 l=112 w=224 x=17043 y=60637 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A a_8336_38040# a_8292_39008# VSS s=11648,328 d=19712,624 l=112 w=224 x=8336 y=38576 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_10727_n6803# a_10466_n7733# VDD s=11648,328 d=19712,624 l=112 w=224 x=11263 y=-7286 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK VSS a_2509_42535# VSS s=11648,328 d=11648,328 l=112 w=224 x=2509 y=42423 nfet_03v3
x a_7440_n12339# 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8608 y=-11898 pfet_03v3
x Q21 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14966 y=54681 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD a_58590_n15817# VDD s=19712,624 d=11648,328 l=112 w=224 x=58678 y=-16256 pfet_03v3
x 7b_divider_magic_1.LD VDD a_7098_55913# VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=56777 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT a_17974_49268# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17974 y=49788 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B a_83507_n13396# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=83939 y=-13351 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=89860 y=337 nfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=587 y=27084 pfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=2015 y=26270 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT a_66440_n23347# VSS s=11648,328 d=11648,328 l=112 w=224 x=66328 y=-23346 nfet_03v3
x ITAIL G2_1 ITAIL VSS s=10400,304 d=10400,304 l=100 w=200 x=1200 y=10836 nfet_03v3
x a_6958_10708# a_5326_9314# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9610 y=10868 pfet_03v3
x a_22096_n14643# VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=23264 y=-14642 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.VCO_C_0.INV_2_5.IN a_25706_n567# VSS s=8800,376 d=5200,204 l=168 w=100 x=28855 y=-874 nfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=35933 y=-23482 nfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=2 y=52099 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT a_17493_46542# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17977 y=47190 pfet_03v3
x D9 VSS a_15866_56804# VSS s=11648,328 d=11648,328 l=112 w=224 x=15866 y=56692 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A a_4331_49663# a_4838_48911# VSS s=19712,624 d=11648,328 l=112 w=224 x=4838 y=48799 nfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=37048 y=3598 nfet_03v3
x 7b_divider_magic_1.OR_magic_2.VOUT VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=16441 y=34670 pfet_03v3
x S5 a_36685_10901# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=37074 y=11415 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS a_65904_n20026# VSS s=11648,328 d=19712,624 l=112 w=224 x=66640 y=-20025 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B a_64684_n8179# a_64596_n6727# VDD s=11648,328 d=11648,328 l=112 w=224 x=64900 y=-6726 pfet_03v3
x a_25556_11637# VSS UP1 VSS s=5200,204 d=8800,376 l=100 w=100 x=25864 y=11321 nfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=92566 y=-15469 nfet_03v3
x A_MUX_5.Tr_Gate_1.CLK 7b_divider_magic_2.CLK A1 VSS s=14784,512 d=14784,512 l=100 w=168 x=20002 y=-2566 nfet_03v3
x a_43228_12390# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=43228 y=12390 ppolyf_u
x 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B a_1158_37312# a_1158_38089# VSS s=11648,328 d=11648,328 l=112 w=224 x=1518 y=37977 nfet_03v3
x a_22967_8787# VDD PFD_T2_0.INV_mag_1.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=24193 y=8866 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D a_25383_n16157# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=25487 y=-16156 pfet_03v3
x A_MUX_1.Tr_Gate_1.CLK PFD_T2_0.FIN OUT21 VSS s=14784,512 d=14784,512 l=100 w=168 x=21572 y=11785 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=21508 y=-16255 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B a_64596_n11944# a_64684_n13396# VDD s=19712,624 d=11648,328 l=112 w=224 x=64684 y=-11943 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D a_15643_n10940# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16611 y=-10939 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C a_19584_n19011# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20104 y=-18207 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=87975 y=-23464 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.QB 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=29575 y=-12948 nfet_03v3
x S4 A_MUX_0.Tr_Gate_1.CLK VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=44613 y=4993 nfet_03v3
x D27G VSS a_1926_56457# VSS s=11648,328 d=11648,328 l=112 w=224 x=1926 y=56777 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A VDD a_4463_50251# VDD s=19712,624 d=11648,328 l=112 w=224 x=5431 y=50339 pfet_03v3
x ITAIL_SINK ITAIL_SINK VDD VDD s=6304,328 d=6304,328 l=112 w=56 x=34687 y=10593 pfet_03v3
x a_47128_12390# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=47128 y=12390 ppolyf_u
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VDD a_60130_n16192# VDD s=19712,624 d=11648,328 l=112 w=224 x=60218 y=-15707 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT VSS a_15648_50005# VSS s=19712,624 d=19712,624 l=112 w=224 x=16008 y=49893 nfet_03v3
x Q22 VDD a_4331_45233# VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=45665 pfet_03v3
x a_308_45233# 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=815 y=45233 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.QB a_4331_34816# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=34600 pfet_03v3
x Q27 VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=17486 y=61351 nfet_03v3
x Q22 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10468 y=58270 pfet_03v3
x a_50528_5246# VSS OUTB VSS s=29120,664 d=29120,664 l=100 w=560 x=52978 y=6066 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A a_68572_n10975# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=69092 y=-10974 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D a_66793_n10920# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=67329 y=-10919 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VSS a_44716_1837# VSS s=8736,272 d=14784,512 l=100 w=168 x=45008 y=1837 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=27236 y=-18227 nfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53396 y=2869 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D a_25122_n15227# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=25210 y=-15226 nfet_03v3
x Q11 VDD a_66024_n22900# VDD s=11648,328 d=11648,328 l=112 w=224 x=66328 y=-22899 pfet_03v3
x F_IN a_5525_45233# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=45881 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD a_77222_n12319# VDD s=19712,624 d=11648,328 l=112 w=224 x=77310 y=-11878 pfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=36776 y=3598 nfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=16441 y=36210 pfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=61762 y=-16235 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=33344 y=-22721 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VDD a_n754_44037# VDD s=11648,328 d=19712,624 l=112 w=224 x=-753 y=44773 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15984 y=35102 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.D VDD s=11648,328 d=19712,624 l=112 w=224 x=1838 y=34205 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=91900 y=-14249 pfet_03v3
x a_43828_8250# a_43528_8770# a_43828_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=43828 y=8250 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28277 y=65477 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=11480 y=34184 nfet_03v3
x 7b_divider_magic_0.mux_magic_0.IN1 7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=95214 y=-15936 pfet_03v3
x D6 a_11267_n24991# 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=11787 y=-24990 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q VDD a_4331_53639# VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=53207 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VCO_DFF_C_0.VCO_C_0.INV_2_3.IN a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=34819 y=2598 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD a_73246_n9406# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=73550 y=-9845 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=33611 y=-23484 nfet_03v3
x Q05 VDD a_14754_n24991# VDD s=11648,328 d=11648,328 l=112 w=224 x=15058 y=-24990 pfet_03v3
x D13 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=67661 y=-17948 pfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=179 y=27084 pfet_03v3
x ITAIL_SRC ITAIL_SRC VSS VSS s=6304,328 d=3712,184 l=112 w=56 x=33853 y=9625 nfet_03v3
x a_73246_n15817# 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=74414 y=-16256 pfet_03v3
x a_58489_5253# VSS A1 VSS s=49280,1296 d=29120,664 l=100 w=560 x=58491 y=5377 nfet_03v3
x G1_1 G_sink_up SD0_1 VDD_TEST s=4160,184 d=4160,184 l=100 w=80 x=-635 y=14366 pfet_03v3
x a_6958_10708# a_5326_9314# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9202 y=10868 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=26344 y=-22719 nfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=32884 y=-22262 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=8987 y=3241 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.D VSS s=19712,624 d=11648,328 l=112 w=224 x=2297 y=33773 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=77062 y=-22242 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B VSS a_n754_50883# VSS s=11648,328 d=19712,624 l=112 w=224 x=654 y=50555 nfet_03v3
x A1 VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=72764 y=-22241 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=21724 y=-6702 pfet_03v3
x D26G a_5525_53639# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=53423 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT a_17043_53335# 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=17043 y=53439 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B a_7743_39580# a_7259_40116# VDD s=11648,328 d=19712,624 l=112 w=224 x=7743 y=39684 pfet_03v3
x LD0 a_11416_n9427# a_11616_n9427# VSS s=19712,624 d=11648,328 l=112 w=224 x=11504 y=-9426 nfet_03v3
x Q21 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=10468 y=54033 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=14762 y=33662 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=54994 y=693 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B a_187_37545# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=231 y=37977 pfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=61177 y=7553 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=33451 y=-11017 pfet_03v3
x 7b_divider_magic_2.mux_magic_0.IN1 VDD a_38847_n18160# VDD s=11648,328 d=11648,328 l=112 w=224 x=39367 y=-17719 pfet_03v3
x a_6505_4677# VSS DN_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=11843 y=3241 nfet_03v3
x a_n754_54859# VDD Q22 VDD s=19712,624 d=19712,624 l=112 w=224 x=214 y=54963 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.QB 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=15071 y=-16156 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A a_62566_n10601# a_62766_n10601# VSS s=19712,624 d=11648,328 l=112 w=224 x=62654 y=-10600 nfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=56252 y=2173 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D a_84948_n8380# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=85052 y=-8379 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B a_n754_44237# a_n754_44037# VDD s=19712,624 d=11648,328 l=112 w=224 x=-269 y=44557 pfet_03v3
x D4 a_7640_n13533# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=7744 y=-13532 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK 7b_divider_magic_0.7b_counter_0.MDFF_1.QB a_77552_n15207# VSS s=11648,328 d=11648,328 l=112 w=224 x=77872 y=-15206 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VDD a_7743_55349# VDD s=11648,328 d=19712,624 l=112 w=224 x=8711 y=55453 pfet_03v3
x A1 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=75439 y=-19426 pfet_03v3
x D0 7b_divider_magic_2.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=38259 y=-18540 nfet_03v3
x Q01 VDD a_29222_n11081# VDD s=19712,624 d=11648,328 l=112 w=224 x=29110 y=-9144 pfet_03v3
x Q23 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=14966 y=61117 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT a_13476_59901# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13476 y=60421 pfet_03v3
x a_n886_41257# VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=-818 y=41257 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=91684 y=-14706 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT a_20787_n20540# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=21523 y=-20979 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D VDD a_25383_n10940# VDD s=11648,328 d=11648,328 l=112 w=224 x=25703 y=-10939 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT a_13039_45456# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=13039 y=45560 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55533 y=53157 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=27255 y=3015 pfet_03v3
x a_22096_n15837# VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=23264 y=-15836 nfet_03v3
x a_33798_n8400# VDD LD0 VDD s=11648,328 d=19712,624 l=112 w=224 x=35010 y=-7952 pfet_03v3
x a_4935_56558# VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.QB VDD s=11648,328 d=11648,328 l=112 w=224 x=5002 y=56558 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_5525_34816# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=34168 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A a_8292_39008# a_8336_38040# VSS s=19712,624 d=11648,328 l=112 w=224 x=8336 y=37928 nfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=63217 y=8367 pfet_03v3
x OUT01 VDD_TEST a_49118_n8724# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=49460 y=-11017 pfet_03v3
x D0 a_22096_n9426# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=22832 y=-9865 pfet_03v3
x a_22966_11778# VDD PFD_T2_0.INV_mag_0.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=24600 y=11635 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.VOUT VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=14762 y=37129 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_1.mux_magic_0.IN2 VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14755 y=30615 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A a_69768_n12363# a_70312_n12319# VSS s=19712,624 d=11648,328 l=112 w=224 x=70200 y=-12318 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=36147 y=1172 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VSS a_7259_54805# VSS s=11648,328 d=19712,624 l=112 w=224 x=7303 y=55453 nfet_03v3
x Q07 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B a_27735_n10992# VDD s=11648,328 d=19712,624 l=112 w=224 x=28471 y=-10507 pfet_03v3
x a_36596_n13382# VDD 7b_divider_magic_2.OR_magic_1.VOUT VDD s=19712,624 d=19712,624 l=112 w=224 x=37332 y=-12941 pfet_03v3
x a_17493_46542# VDD 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=17977 y=46542 pfet_03v3
x D2 a_11701_n23367# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=11805 y=-23366 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=7955 y=46989 nfet_03v3
x D16 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=71408 y=-25423 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD a_19162_n9426# a_18618_n9933# VSS s=11648,328 d=19712,624 l=112 w=224 x=19698 y=-9425 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D VDD a_33798_n8400# VDD s=19712,624 d=11648,328 l=112 w=224 x=33686 y=-7952 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C a_70734_n18991# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=71254 y=-17703 pfet_03v3
x Q01 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14032 y=-22466 pfet_03v3
x a_33798_n8400# VDD LD0 VDD s=19712,624 d=11648,328 l=112 w=224 x=34578 y=-7476 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT a_62435_n22416# VDD s=11648,328 d=19712,624 l=112 w=224 x=63171 y=-22415 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A a_7640_n10621# a_7440_n10621# VSS s=11648,328 d=19712,624 l=112 w=224 x=8176 y=-10620 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=10268 y=41477 pfet_03v3
x UP VSS a_32939_9624# VSS s=3712,184 d=3712,184 l=112 w=56 x=33275 y=9624 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=26983 y=3015 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.P3 VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=15991 y=40102 nfet_03v3
x UP VSS a_32939_9624# VSS s=6304,328 d=3712,184 l=112 w=56 x=32827 y=9824 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_73246_n14623# a_73446_n14623# VSS s=19712,624 d=11648,328 l=112 w=224 x=73334 y=-14622 nfet_03v3
x Q02 VSS a_22296_n12339# VSS s=11648,328 d=11648,328 l=112 w=224 x=22616 y=-12338 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B a_7259_54805# a_7743_55349# VDD s=19712,624 d=11648,328 l=112 w=224 x=8227 y=55237 pfet_03v3
x G1_2 VDD_TEST SD0_1 VDD_TEST s=4160,184 d=4160,184 l=100 w=80 x=-227 y=14366 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=25484 y=-7062 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD a_22096_n13533# VDD s=19712,624 d=11648,328 l=112 w=224 x=22184 y=-13092 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=43305 y=795 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=76015 y=-18204 nfet_03v3
x PFD_T2_0.INV_mag_1.IN VSS a_23837_9553# VSS s=5200,204 d=5200,204 l=100 w=100 x=24129 y=9808 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=36614 y=-9339 pfet_03v3
x a_n90_29614# VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD s=11648,328 d=11648,328 l=112 w=224 x=-23 y=29830 pfet_03v3
x A_MUX_3.Tr_Gate_1.CLK UP UP1 VSS s=14784,512 d=8736,272 l=100 w=168 x=27869 y=11004 nfet_03v3
x Q22 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=10468 y=57622 pfet_03v3
x F_IN 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10260 y=38101 pfet_03v3
x a_18550_11273# F_IN PFD_T2_0.FIN VDD s=8736,272 d=8736,272 l=100 w=168 x=18958 y=11401 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D a_88821_n8380# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=88925 y=-7932 pfet_03v3
x VCTRL_OBV VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=8800,376 d=8800,376 l=168 w=100 x=29321 y=2343 pfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52172 y=2173 pfet_03v3
x a_88821_n8380# 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=89817 y=-7456 pfet_03v3
x a_43228_11562# a_42928_12082# a_43228_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=43228 y=11562 ppolyf_u
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A a_60130_n16192# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=60218 y=-16191 pfet_03v3
x a_58590_n10601# VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=59542 y=-11040 pfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=22698 y=-22261 pfet_03v3
x 7b_divider_magic_0.mux_magic_0.IN2 7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=89083 y=-23472 nfet_03v3
x a_22096_n12339# 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=23264 y=-11898 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=36990 y=-22263 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B a_64106_n10976# a_64106_n9568# VDD s=11648,328 d=19712,624 l=112 w=224 x=64410 y=-10491 pfet_03v3
x a_47128_11562# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=47128 y=11562 ppolyf_u
x LD1 a_58590_n13513# a_58790_n13513# VSS s=19712,624 d=11648,328 l=112 w=224 x=58678 y=-13512 nfet_03v3
x a_73567_n20520# VDD 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C VDD s=11648,328 d=11648,328 l=112 w=224 x=74519 y=-20959 pfet_03v3
x Q06 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10641 y=-20945 pfet_03v3
x A_MUX_5.Tr_Gate_1.CLK a_19375_n2567# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=20056 y=-1758 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=92682 y=2513 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=31245 y=-15895 pfet_03v3
x a_76533_n10436# a_77552_n9990# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=78088 y=-9989 nfet_03v3
x D15 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=60793 y=-22446 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_2290_52905# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=2955 y=52102 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=88923 y=-10540 nfet_03v3
x a_50528_5246# VSS OUTB VSS s=29120,664 d=29120,664 l=100 w=560 x=52570 y=6066 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT a_13476_52919# VDD s=11648,328 d=11648,328 l=112 w=224 x=13476 y=53223 pfet_03v3
x D17G VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=63622 y=-25423 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=72658 y=-6682 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.QB 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=14728 y=-15226 nfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN VDD 7b_divider_magic_0.mux_magic_0.IN1 VDD s=19712,624 d=11648,328 l=112 w=224 x=94515 y=-14242 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A a_23636_n16212# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=23724 y=-16211 pfet_03v3
x Q16 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=61359 y=-20925 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=83869 y=-23921 pfet_03v3
x Tappered_Buffer_8.IN a_8137_6071# VSS VSS s=29120,664 d=49280,1296 l=100 w=560 x=12047 y=3937 nfet_03v3
x a_50528_5246# OUTB VSS VSS s=29120,664 d=49280,1296 l=100 w=560 x=56038 y=6066 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A a_7743_44669# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=7743 y=44773 pfet_03v3
x a_65792_n13557# VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=65792 y=-13072 pfet_03v3
x a_43828_7422# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=43828 y=7422 ppolyf_u
x a_8292_39008# 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8776 y=39008 pfet_03v3
x Q17 a_58922_n24524# 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=59010 y=-24523 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D a_n698_56914# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=-213 y=57450 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.P3 a_14785_38290# a_14785_38090# VDD s=19712,624 d=11648,328 l=112 w=224 x=15269 y=38610 pfet_03v3
x a_8980_n9588# VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK VSS s=19712,624 d=19712,624 l=112 w=224 x=9716 y=-9587 nfet_03v3
x Q01 a_18618_n7166# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19266 y=-6681 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62347 y=53157 cap_mim_2f0_m4m5_noshield
x OUT11 a_90846_3167# VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=94722 y=3327 pfet_03v3
x D14 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=63856 y=-17948 pfet_03v3
x a_58489_5253# VSS A1 VSS s=29120,664 d=29120,664 l=100 w=560 x=60123 y=5377 nfet_03v3
x a_50630_6066# a_50528_5246# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51992 y=8360 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.QB VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q VSS s=11648,328 d=19712,624 l=112 w=224 x=2509 y=53769 nfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54848 y=7546 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD a_4331_49663# VDD s=19712,624 d=11648,328 l=112 w=224 x=4398 y=48799 pfet_03v3
x a_26072_n7122# VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=27024 y=-6681 pfet_03v3
x a_11346_28482# 7b_divider_magic_1.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11413 y=28698 pfet_03v3
x a_23636_n8155# VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=24372 y=-7714 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=33616 y=-9795 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B a_7743_55349# a_7259_54805# VDD s=19712,624 d=11648,328 l=112 w=224 x=8711 y=54805 pfet_03v3
x a_14785_38290# 7b_divider_magic_1.OR_magic_2.VOUT VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=15753 y=38178 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.OR_magic_0.A a_10284_27286# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10768 y=28022 pfet_03v3
x G_source_up G_source_up VDD_TEST VDD_TEST s=6240,224 d=10560,416 l=100 w=120 x=1594 y=16064 pfet_03v3
x a_40387_n19193# VDD OUT01 VDD s=19712,624 d=19712,624 l=112 w=224 x=41123 y=-18268 pfet_03v3
x a_12995_44912# 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=13039 y=44912 nfet_03v3
x D10 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15423 y=59286 nfet_03v3
x Q23 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C a_1160_39067# VDD s=19712,624 d=11648,328 l=112 w=224 x=2128 y=38955 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_7507_52905# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8172 y=52102 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT a_11150_50782# a_10179_50238# VSS s=11648,328 d=19712,624 l=112 w=224 x=11150 y=50886 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A a_65792_n12363# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=66872 y=-11878 pfet_03v3
x D26G 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13445 y=52106 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=85463 y=-18960 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16614 y=-6702 pfet_03v3
x a_47128_9078# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=47128 y=9078 ppolyf_u
x a_37671_n8400# 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=38667 y=-8399 nfet_03v3
x S4 VDD A_MUX_0.Tr_Gate_1.CLK VDD s=5200,204 d=5200,204 l=100 w=100 x=44409 y=5551 pfet_03v3
x Q15 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=64846 y=-25423 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=8448 y=26865 pfet_03v3
x a_29489_n15150# 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=29705 y=-15082 pfet_03v3
x a_50708_569# OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=50914 y=693 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT a_62417_n20957# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=62505 y=-20956 pfet_03v3
x a_308_45233# VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=375 y=45233 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B a_68660_n13396# a_68572_n11944# VDD s=19712,624 d=11648,328 l=112 w=224 x=69092 y=-12427 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A a_n754_40061# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=214 y=40797 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.D VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=82120 y=-6269 pfet_03v3
x Q07 VDD a_7772_n24991# VDD s=11648,328 d=11648,328 l=112 w=224 x=8076 y=-24990 pfet_03v3
x a_68660_n10535# 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=68660 y=-10006 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A a_73246_n15817# a_73446_n15817# VSS s=19712,624 d=11648,328 l=112 w=224 x=73334 y=-15816 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=74115 y=-19426 pfet_03v3
x a_7259_54805# Q25 VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=7303 y=54805 nfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8998 y=9358 pfet_03v3
x F_IN a_n379_45777# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=-378 y=45881 nfet_03v3
x a_7507_52905# a_7726_53017# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=7726 y=53553 nfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=6770 y=26916 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=84581 y=-18197 nfet_03v3
x Q15 a_65904_n20473# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=65992 y=-20472 pfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=26626 y=-230 nfet_03v3
x a_68660_n15752# 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=68660 y=-15707 pfet_03v3
x Q24 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=13445 y=50934 pfet_03v3
x a_73246_n13513# VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=74414 y=-13512 nfet_03v3
x VCO_DFF_C_0.OUTB a_58591_6073# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=58695 y=6073 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT a_22417_n25038# a_22617_n25038# VSS s=19712,624 d=11648,328 l=112 w=224 x=22505 y=-25037 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q VDD s=19712,624 d=11648,328 l=112 w=224 x=89548 y=-9311 pfet_03v3
x F_IN VSS a_6032_45777# VSS s=11648,328 d=11648,328 l=112 w=224 x=6032 y=46097 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55533 y=46997 cap_mim_2f0_m4m5_noshield
x a_5525_34816# VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=6032 y=35032 nfet_03v3
x S6 DIV_OUT2 PFD_T2_0.FDIV VSS s=14784,512 d=14784,512 l=100 w=168 x=18562 y=8373 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A a_26072_n12339# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=26376 y=-11898 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=8012 y=7878 nfet_03v3
x Q12 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=61809 y=-18405 nfet_03v3
x a_61877_n12483# a_62896_n12929# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=63432 y=-12928 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.P3 a_80733_n23674# a_80733_n22266# VDD s=11648,328 d=19712,624 l=112 w=224 x=81469 y=-22265 pfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=7068 y=-11039 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=16440 y=42318 pfet_03v3
x Q02 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=10227 y=-22466 pfet_03v3
x S7 A_MUX_5.Tr_Gate_1.CLK VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=18830 y=-2354 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=35221 y=-16255 pfet_03v3
x A_MUX_4.Tr_Gate_1.CLK DN1 DN VSS s=14784,512 d=14784,512 l=100 w=168 x=27477 y=7998 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.D VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=-1210 y=37743 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=41848 y=-15948 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A a_n379_52887# a_n886_53639# VSS s=11648,328 d=19712,624 l=112 w=224 x=-378 y=53423 nfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=90642 y=3327 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A VDD d=19712,624 l=112 w=224 x=69753 y=-22685 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=22965 y=-23940 pfet_03v3
x A_MUX_3.Tr_Gate_1.CLK UP1 UP VSS s=14784,512 d=14784,512 l=100 w=168 x=27534 y=10700 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=21508 y=-7502 nfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50768 y=7546 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=88656 y=-9319 pfet_03v3
x G_sink_dn SD01 VSS VSS s=6240,224 d=6240,224 l=100 w=120 x=-1338 y=15357 nfet_03v3
x a_60130_n8136# VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D VSS s=19712,624 d=19712,624 l=112 w=224 x=60866 y=-8135 nfet_03v3
x G_source_dn G_source_up G_source_dn VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=1186 y=16064 pfet_03v3
x A_MUX_6.Tr_Gate_1.CLK A_MUX_6.IN1 CP_1_0.VCTRL VSS s=8736,272 d=14784,512 l=100 w=168 x=39372 y=11717 nfet_03v3
x Q27 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=17943 y=61135 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q a_8336_56457# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=8336 y=56561 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_7098_49879# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=49015 pfet_03v3
x LD0 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=6852 y=-11919 pfet_03v3
x Q17 VDD a_58922_n20473# VDD s=11648,328 d=11648,328 l=112 w=224 x=59226 y=-20472 pfet_03v3
x D0 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=24394 y=-25443 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.OR_magic_0.B a_10284_27486# a_10284_27286# VDD s=19712,624 d=11648,328 l=112 w=224 x=11252 y=27806 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=27799 y=3425 pfet_03v3
x D16 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=71192 y=-20925 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=31997 y=2917 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q a_4838_41801# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=4838 y=41905 nfet_03v3
x Q27 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B a_3007_39938# VDD s=11648,328 d=11648,328 l=112 w=224 x=3491 y=40242 pfet_03v3
x a_61877_n7267# a_62896_n7713# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=63432 y=-7712 nfet_03v3
x a_13534_n8199# Q02 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=13534 y=-7714 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A a_83419_n16192# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=84155 y=-15223 pfet_03v3
x S3 VSS A_MUX_4.Tr_Gate_1.CLK VSS s=8800,376 d=5200,204 l=100 w=100 x=28649 y=8108 nfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=37048 y=2598 nfet_03v3
x D11 a_5525_59889# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=60537 pfet_03v3
x D2 a_22096_n14643# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=22832 y=-15082 pfet_03v3
x a_n841_25530# VSS PRE_SCALAR VSS s=29120,664 d=29120,664 l=100 w=560 x=825 y=24790 nfet_03v3
x ITAIL_SINK CP_1_0.VCTRL a_32731_10265# VDD s=6304,328 d=6304,328 l=112 w=56 x=33751 y=10917 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD a_73246_n12319# VDD s=19712,624 d=11648,328 l=112 w=224 x=73334 y=-11878 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=20158 y=-11919 pfet_03v3
x 7b_divider_magic_2.CLK a_18618_n8360# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19266 y=-7875 pfet_03v3
x VCO_DFF_C_0.OUT VSS VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VSS s=8800,376 d=5200,204 l=100 w=100 x=46198 y=-38 nfet_03v3
x Q22 a_1160_39067# a_1160_39283# VDD s=11648,328 d=11648,328 l=112 w=224 x=3580 y=39171 pfet_03v3
x Q04 VDD a_18405_n20493# VDD s=11648,328 d=11648,328 l=112 w=224 x=18709 y=-20492 pfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=26082 y=769 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=24073 y=-23940 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.A VSS a_4473_31277# VSS s=11648,328 d=19712,624 l=112 w=224 x=5881 y=31813 nfet_03v3
x a_43228_10734# a_43228_11254# a_42928_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=43228 y=10734 ppolyf_u
x Q12 a_80372_n11061# a_80588_n11061# VDD s=11648,328 d=11648,328 l=112 w=224 x=80476 y=-10092 pfet_03v3
x a_26072_n8316# VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=27024 y=-7875 pfet_03v3
x S7 VDD a_16980_n2227# VDD s=8736,272 d=8736,272 l=100 w=168 x=17388 y=-1760 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D a_n90_31542# VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=899 y=32866 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D a_n90_31542# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=-23 y=32434 pfet_03v3
x A1 7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=83789 y=-19419 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT a_62417_n25455# VDD s=11648,328 d=19712,624 l=112 w=224 x=63153 y=-25454 pfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9814 y=10054 pfet_03v3
x a_69768_n12363# 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=69984 y=-11878 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A a_71937_n25018# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=72241 y=-25457 pfet_03v3
x a_50528_5246# OUTB VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=52366 y=5370 nfet_03v3
x a_47128_10734# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=47128 y=10734 ppolyf_u
x F_IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14761 y=45367 pfet_03v3
x a_45328_8250# a_45328_8770# a_45028_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=45328 y=8250 ppolyf_u
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A a_18618_n12383# a_19162_n12339# VSS s=19712,624 d=11648,328 l=112 w=224 x=19050 y=-12338 nfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=14763 y=31723 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B a_27612_n11964# a_27612_n13372# VDD s=11648,328 d=19712,624 l=112 w=224 x=27916 y=-12447 pfet_03v3
x 7b_divider_magic_0.mux_magic_0.OR_magic_0.B a_91537_n19173# a_91537_n17765# VDD s=11648,328 d=19712,624 l=112 w=224 x=92273 y=-17764 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=37938 y=-9339 pfet_03v3
x a_7440_n9427# VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=8392 y=-9866 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=15981 y=45748 nfet_03v3
x a_29489_n16344# 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=29705 y=-16276 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A a_13446_n11964# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14182 y=-12931 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=93906 y=1817 pfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=36776 y=2598 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_25383_n16157# a_25122_n15227# VDD s=11648,328 d=11648,328 l=112 w=224 x=25919 y=-16156 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VSS VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VSS s=5200,204 d=5200,204 l=100 w=100 x=43713 y=473 nfet_03v3
x a_27480_10186# UP UP1 VDD s=8736,272 d=8736,272 l=100 w=168 x=27684 y=10314 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A VDD a_68572_n6727# VDD s=11648,328 d=19712,624 l=112 w=224 x=69308 y=-6726 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A a_71937_n20520# a_72137_n20520# VSS s=19712,624 d=11648,328 l=112 w=224 x=72025 y=-20519 nfet_03v3
x S7 A_MUX_5.Tr_Gate_1.CLK VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=18422 y=-2354 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.A VSS 7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=36529 y=-18990 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=67548 y=-6682 pfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=8800,376 l=168 w=100 x=27442 y=-566 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B a_4463_58893# a_4463_58693# VDD s=11648,328 d=11648,328 l=112 w=224 x=4463 y=58997 pfet_03v3
x D14 a_77422_n13513# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=77526 y=-13512 nfet_03v3
x Q26 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=13445 y=57640 pfet_03v3
x Q03 VDD a_7790_n18422# VDD s=11648,328 d=11648,328 l=112 w=224 x=8094 y=-18421 pfet_03v3
x a_50810_1389# a_50708_569# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=52546 y=1389 nfet_03v3
x A_MUX_4.Tr_Gate_1.CLK a_27423_7180# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=27627 y=6886 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=35437 y=-11919 pfet_03v3
x a_11416_n9427# VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=12584 y=-9426 nfet_03v3
x Q12 a_80372_n11061# a_80588_n11061# VDD s=11648,328 d=11648,328 l=112 w=224 x=80476 y=-8640 pfet_03v3
x D10 VSS a_7142_38040# VSS s=11648,328 d=11648,328 l=112 w=224 x=7142 y=38360 nfet_03v3
x D16 7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A a_69555_n20473# VDD s=11648,328 d=19712,624 l=112 w=224 x=70291 y=-20472 pfet_03v3
x VDD VDD VDD VDD d=19712,624 l=112 w=224 x=69753 y=-22203 pfet_03v3
x G1_1 G1_1 G1_2 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=-1451 y=13570 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.IN1 7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8456 y=24649 pfet_03v3
x Q22 VDD a_15419_56388# VDD s=11648,328 d=19712,624 l=112 w=224 x=15419 y=57124 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62347 y=46997 cap_mim_2f0_m4m5_noshield
x S5 VDD A_MUX_6.Tr_Gate_1.CLK VDD s=5200,204 d=5200,204 l=100 w=100 x=38331 y=11269 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D a_n698_56914# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-697 y=57882 pfet_03v3
x a_7507_52905# VSS a_7726_53017# VSS s=11648,328 d=11648,328 l=112 w=224 x=7726 y=52905 nfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54440 y=7546 pfet_03v3
x D8 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10468 y=52202 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT a_10437_59883# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10437 y=60403 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VCO_DFF_C_0.VCO_C_0.INV_2_3.IN a_34443_2598# VSS s=8800,376 d=5200,204 l=168 w=100 x=34275 y=4242 nfet_03v3
x a_50810_1389# VDD_TEST a_50708_569# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51968 y=3683 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=90409 y=-14708 nfet_03v3
x a_60130_n8136# VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=60866 y=-7211 pfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55052 y=8360 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.QB a_8292_45233# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=45881 pfet_03v3
x F_IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=15220 y=44259 nfet_03v3
x PFD_T2_0.INV_mag_1.IN VDD PFD_T2_0.Buffer_V_2_0.IN VDD s=5200,204 d=8800,376 l=100 w=100 x=24193 y=9226 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=72442 y=-15875 pfet_03v3
x a_60130_n13352# VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=60866 y=-12911 pfet_03v3
x Q21 a_1160_39283# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=1160 y=39387 pfet_03v3
x a_n841_25530# VSS PRE_SCALAR VSS s=29120,664 d=29120,664 l=100 w=560 x=417 y=24790 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_15643_n10940# a_15443_n10940# VDD s=11648,328 d=11648,328 l=112 w=224 x=15747 y=-10939 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=16441 y=32564 pfet_03v3
x a_76533_n10436# VSS a_77552_n9990# VSS s=11648,328 d=11648,328 l=112 w=224 x=77440 y=-9989 nfet_03v3
x S4 VDD A_MUX_0.Tr_Gate_1.CLK VDD s=8800,376 d=5200,204 l=100 w=100 x=44001 y=5551 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=91309 y=-15936 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=89733 y=-14249 pfet_03v3
x A1 a_85159_n14623# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=85263 y=-14622 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A a_34009_n12339# a_33465_n12383# VSS s=11648,328 d=19712,624 l=112 w=224 x=34545 y=-12338 nfet_03v3
x D7 VSS a_815_41801# VSS s=11648,328 d=11648,328 l=112 w=224 x=815 y=42121 nfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9406 y=10054 pfet_03v3
x PFD_T2_0.INV_mag_1.IN PFD_T2_0.INV_mag_1.IN a_24437_9224# VDD s=5200,204 d=8800,376 l=100 w=100 x=25137 y=9224 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=11946 y=41642 pfet_03v3
x Q13 a_58940_n23347# 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=59028 y=-23346 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=41905 y=40837 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_0.OR_magic_2.A a_80733_n22266# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=80821 y=-22265 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B a_68572_n16192# a_68660_n15752# VDD s=19712,624 d=11648,328 l=112 w=224 x=68660 y=-16191 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD a_7098_35032# VDD s=19712,624 d=11648,328 l=112 w=224 x=7582 y=33952 pfet_03v3
x D8 a_10921_52799# 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=10921 y=52887 pfet_03v3
x a_58591_6073# a_58489_5253# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=60327 y=6073 nfet_03v3
x a_49016_n7441# VSS DIV_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=49834 y=-8027 nfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8590 y=9358 pfet_03v3
x UP Tappered_Buffer_7.IN VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=11627 y=12964 nfet_03v3
x ITAIL_SINK VDD ITAIL_SINK VDD s=6304,328 d=6304,328 l=112 w=56 x=34219 y=10917 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT a_68873_n18991# a_69089_n18991# VSS s=11648,328 d=11648,328 l=112 w=224 x=68977 y=-18630 nfet_03v3
x 7b_divider_magic_2.mux_magic_0.IN1 7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=43632 y=-15956 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A a_68572_n11944# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=69308 y=-12911 pfet_03v3
x a_17523_n23509# VDD 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=18259 y=-22221 pfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=11044 y=-15895 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT a_73767_n20520# a_73567_n20520# VSS s=11648,328 d=19712,624 l=112 w=224 x=74303 y=-20519 nfet_03v3
x a_58489_5253# A1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=59919 y=5377 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.QB a_22096_n15837# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=22832 y=-16276 pfet_03v3
x D6 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=12688 y=-25443 pfet_03v3
x D26G 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=17486 y=52322 nfet_03v3
x D17G VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=63838 y=-20468 nfet_03v3
x a_8292_55913# 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=8336 y=55913 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B VSS a_4463_50883# VSS s=11648,328 d=19712,624 l=112 w=224 x=5871 y=50555 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT a_17723_n23509# a_17523_n23509# VSS s=11648,328 d=19712,624 l=112 w=224 x=18259 y=-23508 nfet_03v3
x Q12 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=61593 y=-17948 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=93498 y=1817 pfet_03v3
x Q13 a_80588_n11061# 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C VDD s=11648,328 d=19712,624 l=112 w=224 x=80692 y=-9124 pfet_03v3
x D11 7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A a_17490_49268# VDD s=11648,328 d=11648,328 l=112 w=224 x=17490 y=49572 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=11487 y=42318 nfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_0.mux_magic_0.IN2 VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=89248 y=-22235 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D VDD a_61877_n11999# VDD s=11648,328 d=11648,328 l=112 w=224 x=62197 y=-11998 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15219 y=42369 nfet_03v3
x D0 VDD 7b_divider_magic_2.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=38043 y=-17740 pfet_03v3
x a_4463_54859# VDD Q26 VDD s=19712,624 d=19712,624 l=112 w=224 x=5431 y=54963 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=76850 y=-11899 pfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT VSS 7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=90460 y=-15471 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D a_86893_n8380# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=86997 y=-7456 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_4518_37151# a_4518_37799# VDD s=11648,328 d=19712,624 l=112 w=224 x=5002 y=37687 pfet_03v3
x a_66593_n16137# a_67070_n15207# a_66094_n15251# VSS s=11648,328 d=11648,328 l=112 w=224 x=67174 y=-15206 nfet_03v3
x G_source_up VDD_TEST A0 VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=3559 y=16306 pfet_03v3
x G1_2 VDD_TEST G1_2 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=-1043 y=13570 pfet_03v3
x Q13 a_58940_n22900# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=59028 y=-22899 pfet_03v3
x D5 VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=16175 y=-24986 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A a_8292_35032# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=34168 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=23857 y=-19446 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=75975 y=65477 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_1.OR_magic_2.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=15982 y=35994 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B a_60130_n10976# a_60130_n9568# VDD s=11648,328 d=19712,624 l=112 w=224 x=60434 y=-10491 pfet_03v3
x Q26 a_12992_56406# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=12992 y=56926 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A a_7440_n10621# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7744 y=-11060 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=22749 y=-18987 nfet_03v3
x A1 VDD a_69768_n13557# VDD s=11648,328 d=11648,328 l=112 w=224 x=70200 y=-13072 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B a_64106_n10976# a_64106_n9568# VDD s=11648,328 d=19712,624 l=112 w=224 x=64410 y=-10007 pfet_03v3
x a_5326_9314# VSS UP_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=8216 y=8574 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89603 y=22357 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D a_30490_n12019# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=31026 y=-12018 pfet_03v3
x A1 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=83898 y=-9318 pfet_03v3
x F_IN VSS 7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=10718 y=33803 nfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=89784 y=-15469 nfet_03v3
x S5 LF_OFFCHIP CP_1_0.VCTRL VSS s=8736,272 d=14784,512 l=100 w=168 x=37278 y=11719 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=60343 y=-25423 pfet_03v3
x a_7440_n10621# VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=8608 y=-10620 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT a_68673_n18991# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=68761 y=-18187 pfet_03v3
x D4 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=19610 y=-25443 pfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55640 y=3683 pfet_03v3
x Q04 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=17347 y=-20945 pfet_03v3
x a_89214_1773# VSS OUT1 VSS s=29120,664 d=29120,664 l=100 w=560 x=92104 y=1033 nfet_03v3
x Q24 VDD a_3007_37649# VDD s=11648,328 d=19712,624 l=112 w=224 x=3491 y=38385 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=82465 y=-19419 pfet_03v3
x a_22096_n10620# 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=23264 y=-11059 pfet_03v3
x D14 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=64072 y=-22903 nfet_03v3
x 7b_divider_magic_2.CLK VDD a_22096_n13533# VDD s=11648,328 d=11648,328 l=112 w=224 x=22616 y=-13092 pfet_03v3
x a_49016_n7441# VSS DIV_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=49426 y=-8027 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B a_4463_54227# a_4463_54859# VDD s=11648,328 d=19712,624 l=112 w=224 x=4947 y=54531 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9157 y=5417 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D a_4518_37151# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4518 y=37255 pfet_03v3
x D15 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=60577 y=-17948 pfet_03v3
x Q27 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT a_12545_59901# VSS s=11648,328 d=19712,624 l=112 w=224 x=12545 y=60637 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT a_11368_60299# 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=11368 y=60403 nfet_03v3
x F_IN VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=11939 y=36290 pfet_03v3
x a_17523_n23509# VSS 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=18259 y=-23148 nfet_03v3
x a_45328_7422# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=45328 y=7422 ppolyf_u
x D16 a_69971_n20026# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=70075 y=-20025 nfet_03v3
x LD0 VDD a_11416_n14643# VDD s=19712,624 d=11648,328 l=112 w=224 x=11504 y=-15082 pfet_03v3
x D27G VDD a_1882_55913# VDD s=11648,328 d=11648,328 l=112 w=224 x=2366 y=56345 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B a_74786_n11944# a_74786_n13352# VDD s=11648,328 d=19712,624 l=112 w=224 x=75090 y=-12911 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=12013 y=5417 pfet_03v3
x Q22 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14966 y=58270 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=72874 y=-10218 nfet_03v3
x Q25 VSS 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=2552 y=37953 nfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN VSS 7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=34460 y=-23492 nfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=49256 y=-10203 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT a_58922_n20957# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=59010 y=-20956 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B a_32357_n13416# a_32269_n11964# VDD s=19712,624 d=11648,328 l=112 w=224 x=32789 y=-12931 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_10466_n7733# a_10727_n6803# VDD s=11648,328 d=11648,328 l=112 w=224 x=11479 y=-6802 pfet_03v3
x Q13 a_85159_n15817# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=85263 y=-15816 nfet_03v3
x a_12956_n14804# VDD Q05 VDD s=19712,624 d=19712,624 l=112 w=224 x=13692 y=-15243 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=32789 y=-545 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.QB VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q VSS s=11648,328 d=19712,624 l=112 w=224 x=12498 y=-12948 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q a_3076_55913# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3560 y=56561 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q a_4838_52887# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=4838 y=52991 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT a_58940_n17918# VDD s=11648,328 d=19712,624 l=112 w=224 x=59676 y=-17917 pfet_03v3
x a_73246_n10600# VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=74414 y=-10599 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55533 y=90117 cap_mim_2f0_m4m5_noshield
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54236 y=6850 pfet_03v3
x Q01 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=14248 y=-22923 nfet_03v3
x F_IN a_n886_45233# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=-818 y=45881 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=75388 y=-18206 nfet_03v3
x LD0 VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=7068 y=-7503 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.P3 VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=79113 y=-23928 pfet_03v3
x Q11 VDD a_80372_n11061# VDD s=19712,624 d=11648,328 l=112 w=224 x=80260 y=-10576 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q a_4331_41257# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=41905 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VDD 7b_divider_magic_2.p3_gen_magic_0.P3 VDD s=11648,328 d=11648,328 l=112 w=224 x=28344 y=-22254 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=26128 y=-17768 pfet_03v3
x G1_1 G1_1 G1_2 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=996 y=13570 pfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=88865 y=-14249 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=41905 y=59317 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=76288 y=-19434 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK VSS 7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=42524 y=-15491 nfet_03v3
x a_66094_n15251# 7b_divider_magic_0.7b_counter_0.MDFF_4.QB VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=66653 y=-15652 pfet_03v3
x Q13 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=58314 y=-18405 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=71524 y=-6682 pfet_03v3
x a_64106_n14784# VSS Q15 VSS s=19712,624 d=19712,624 l=112 w=224 x=64842 y=-14783 nfet_03v3
x Q27 VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=12988 y=61351 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT VDD a_22417_n20540# VDD s=11648,328 d=11648,328 l=112 w=224 x=22937 y=-20979 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9565 y=4721 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=24238 y=-22261 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=16449 y=34037 pfet_03v3
x a_58591_6073# a_58489_5253# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=60769 y=8367 pfet_03v3
x a_7098_55913# 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=56129 pfet_03v3
x Q21 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=14966 y=54033 pfet_03v3
x a_84615_n12363# 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=84615 y=-12318 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD a_58590_n10601# VDD s=19712,624 d=11648,328 l=112 w=224 x=58678 y=-11040 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.DFF_magic_0.D 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=83306 y=-18199 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT a_17523_n23509# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=17611 y=-22221 pfet_03v3
x a_50810_1389# VDD_TEST a_50708_569# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51560 y=3683 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=7226 y=30130 nfet_03v3
x P02 a_36596_n11974# a_36596_n13382# VDD s=11648,328 d=11648,328 l=112 w=224 x=37116 y=-11973 pfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=4667 y=25574 pfet_03v3
x VCO_DFF_C_0.OUTB VDD_TEST a_58591_6073# VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=58525 y=8367 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB a_41879_n196# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=42268 y=-537 nfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54416 y=2869 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q a_n886_53639# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=-818 y=53423 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=43917 y=2219 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_29903_n12949# 7b_divider_magic_2.7b_counter_0.MDFF_7.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=30007 y=-12948 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=43509 y=-46 nfet_03v3
x a_49016_n7441# VSS DIV_OUT VSS s=49280,1296 d=29120,664 l=100 w=560 x=49018 y=-8027 nfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55028 y=3683 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT a_17523_n23509# a_17723_n23509# VSS s=19712,624 d=11648,328 l=112 w=224 x=17611 y=-23508 nfet_03v3
x a_7440_n13533# VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=8392 y=-13092 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B a_17490_59901# 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=17490 y=59989 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=31245 y=-16255 pfet_03v3
x 7b_divider_magic_2.mux_magic_0.IN2 a_38847_n19354# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=39583 y=-18913 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A a_11150_48721# a_10179_48177# VSS s=11648,328 d=19712,624 l=112 w=224 x=11150 y=48825 nfet_03v3
x a_18508_8715# PFD_T2_0.FDIV DIV_OUT2 VDD s=8736,272 d=14784,512 l=100 w=168 x=19120 y=8759 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN VDD 7b_divider_magic_0.mux_magic_0.IN2 VDD s=19712,624 d=11648,328 l=112 w=224 x=88600 y=-22235 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82789 y=65477 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=20374 y=-12279 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_66094_n10034# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=67761 y=-10435 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT a_17974_59901# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17974 y=60421 pfet_03v3
x LD1 VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=58218 y=-10219 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT a_17537_45456# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=17537 y=45560 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=34529 y=-19439 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=72658 y=-7042 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.IN1 a_10152_28482# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10219 y=29130 pfet_03v3
x D6 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT a_11267_n24991# VDD s=11648,328 d=19712,624 l=112 w=224 x=12003 y=-24990 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=61755 y=5377 nfet_03v3
x a_70734_n18991# VSS 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT VSS s=11648,328 d=19712,624 l=112 w=224 x=71470 y=-18630 nfet_03v3
x DN VSS Tappered_Buffer_8.IN VSS s=8800,376 d=5200,204 l=100 w=100 x=11868 y=7626 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.QB a_84615_n12363# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=85263 y=-11878 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A a_7440_n7123# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7744 y=-6682 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.A VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=11947 y=31968 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT a_7772_n24991# VDD s=11648,328 d=19712,624 l=112 w=224 x=8508 y=-24990 pfet_03v3
x 7b_divider_magic_1.LD a_7142_60433# a_7098_59889# VSS s=11648,328 d=19712,624 l=112 w=224 x=7142 y=60969 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.QB a_3119_48911# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=3119 y=49015 nfet_03v3
x a_89214_1773# OUT1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=92308 y=337 nfet_03v3
x a_87746_n13362# VSS 7b_divider_magic_0.OR_magic_1.VOUT VSS s=19712,624 d=19712,624 l=112 w=224 x=88482 y=-13361 nfet_03v3
x a_58489_5253# A1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=59511 y=5377 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT a_12545_53335# 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=12545 y=53439 nfet_03v3
x A1 a_73246_n7102# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=73982 y=-6661 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=27799 y=2605 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK VSS 7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=7226 y=29914 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B a_79531_n15752# a_79443_n16192# VDD s=19712,624 d=11648,328 l=112 w=224 x=79963 y=-15707 pfet_03v3
x VCTRL_OBV VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=35053 y=556 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A a_79443_n16192# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=80179 y=-15223 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT VDD a_14677_50238# VDD s=11648,328 d=11648,328 l=112 w=224 x=15205 y=50454 pfet_03v3
x D7 VSS 7b_divider_magic_1.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=11040 y=30238 nfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=33395 y=-23941 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD a_84615_n15130# VDD s=11648,328 d=11648,328 l=112 w=224 x=85479 y=-15062 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=36104 y=3598 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B VSS a_74786_n9567# VSS s=11648,328 d=19712,624 l=112 w=224 x=75090 y=-9566 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_0.DFF_magic_0.D VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=83719 y=-8212 nfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=93090 y=1817 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15983 y=44640 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=27842 y=-566 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD a_11416_n15837# VDD s=19712,624 d=11648,328 l=112 w=224 x=11504 y=-16276 pfet_03v3
x a_5525_45233# VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=5592 y=45233 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B a_n754_44037# a_n754_44237# VDD s=19712,624 d=11648,328 l=112 w=224 x=-753 y=44125 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=39259 y=-14728 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A a_4463_40061# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=5431 y=40797 pfet_03v3
x G1_2 VDD_TEST G1_2 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=588 y=13570 pfet_03v3
x a_44128_12390# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=44128 y=12390 ppolyf_u
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A a_18405_n25475# VDD s=11648,328 d=19712,624 l=112 w=224 x=19141 y=-25474 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q a_26072_n12339# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=26808 y=-11898 pfet_03v3
x Q25 a_3007_37649# 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=3491 y=37737 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VDD a_12956_n10996# VDD s=11648,328 d=11648,328 l=112 w=224 x=13260 y=-10995 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VDD a_2527_59325# VDD s=11648,328 d=19712,624 l=112 w=224 x=3495 y=59429 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.P3 VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=79329 y=-23471 nfet_03v3
x Q22 a_1160_39067# a_1160_39283# VDD s=11648,328 d=11648,328 l=112 w=224 x=2612 y=39171 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D VSS a_81440_n11999# VSS s=11648,328 d=19712,624 l=112 w=224 x=82669 y=-12928 nfet_03v3
x LD2 VDD a_308_41257# VDD s=11648,328 d=11648,328 l=112 w=224 x=375 y=42121 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A a_14642_n12383# a_15186_n12339# VSS s=19712,624 d=11648,328 l=112 w=224 x=15074 y=-12338 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT a_17523_n23509# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=18043 y=-22705 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT a_17523_n23509# a_17723_n23509# VSS s=19712,624 d=11648,328 l=112 w=224 x=17611 y=-23148 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_22296_n13533# a_22096_n13533# VSS s=11648,328 d=19712,624 l=112 w=224 x=22832 y=-13532 nfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=4259 y=25574 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.A a_29583_n22286# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=29671 y=-22285 pfet_03v3
x Q22 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=14966 y=57622 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD a_73246_n10600# VDD s=19712,624 d=11648,328 l=112 w=224 x=73334 y=-11039 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62347 y=90117 cap_mim_2f0_m4m5_noshield
x a_22417_n25038# 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=23585 y=-25477 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=9193 y=-24986 nfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=38799 y=-14269 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D a_84948_n8380# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=85052 y=-7932 pfet_03v3
x a_5326_9314# UP_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=9644 y=7878 nfet_03v3
x a_69768_n11107# 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=69984 y=-11039 pfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=37592 y=3934 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_11746_n12949# 7b_divider_magic_2.7b_counter_0.MDFF_0.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=11850 y=-12948 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VSS a_2043_58781# VSS s=11648,328 d=19712,624 l=112 w=224 x=2087 y=59429 nfet_03v3
x D17G VDD a_62566_n9407# VDD s=11648,328 d=11648,328 l=112 w=224 x=63086 y=-9846 pfet_03v3
x a_3076_55913# VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=3560 y=55913 pfet_03v3
x a_58590_n12319# VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=59758 y=-12318 nfet_03v3
x D0 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=24826 y=-25443 pfet_03v3
x a_7259_58781# 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=7743 y=58781 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=82846 y=-17740 pfet_03v3
x a_12995_46542# 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13479 y=46758 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A VDD a_n754_54227# VDD s=19712,624 d=11648,328 l=112 w=224 x=214 y=54315 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.QB VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q VSS s=11648,328 d=19712,624 l=112 w=224 x=5448 y=38922 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=76231 y=-17747 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D VDD a_76533_n10920# VDD s=11648,328 d=11648,328 l=112 w=224 x=76853 y=-10435 pfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=49052 y=-10203 pfet_03v3
x a_23636_n9587# VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D VSS s=19712,624 d=19712,624 l=112 w=224 x=24372 y=-9586 nfet_03v3
x Q16 VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=61575 y=-20468 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_62032_n12929# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=62568 y=-12928 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.OR_magic_2.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=88060 y=-17733 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.A VDD a_36596_n11974# VDD s=19712,624 d=11648,328 l=112 w=224 x=36684 y=-12457 pfet_03v3
x Q04 VSS 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=30328 y=-10052 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VSS s=8736,272 d=14784,512 l=100 w=168 x=45008 y=-820 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT a_17974_52919# VDD s=11648,328 d=11648,328 l=112 w=224 x=17974 y=53223 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=3517 y=30940 pfet_03v3
x PFD_T2_0.INV_mag_0.IN VSS a_23836_10693# VSS s=5200,204 d=5200,204 l=100 w=100 x=24128 y=10693 nfet_03v3
x LD0 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=10828 y=-10239 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A a_22096_n10620# a_22296_n10620# VSS s=19712,624 d=11648,328 l=112 w=224 x=22184 y=-10619 nfet_03v3
x a_18618_n9933# 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=18834 y=-9865 pfet_03v3
x Q24 a_8292_59889# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=60537 pfet_03v3
x LD0 VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=6636 y=-15455 nfet_03v3
x a_n698_56714# a_n281_56558# a_232_57191# VSS s=11648,328 d=11648,328 l=112 w=224 x=232 y=57511 nfet_03v3
x ITAIL G1_1 SD2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=1812 y=11600 nfet_03v3
x F_IN VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=14761 y=46667 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=26467 y=2195 pfet_03v3
x a_6505_4677# DN_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=9599 y=3241 nfet_03v3
x D15 a_81183_n14623# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=81287 y=-14622 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55533 y=83957 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_0.OR_magic_2.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=86816 y=-22243 pfet_03v3
x 7b_divider_magic_2.CLK VDD a_18618_n13577# VDD s=11648,328 d=11648,328 l=112 w=224 x=19050 y=-13092 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.QB 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=8656 y=41686 pfet_03v3
x a_65792_n7146# 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=65792 y=-7101 nfet_03v3
x LD0 a_7440_n8317# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7744 y=-7876 pfet_03v3
x D16G a_70312_n14623# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=70416 y=-14622 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD a_11267_n25475# VDD s=11648,328 d=11648,328 l=112 w=224 x=11571 y=-25474 pfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=-797 y=48123 pfet_03v3
x S1 VDD a_18550_11273# VDD s=8736,272 d=8736,272 l=100 w=168 x=18958 y=10979 pfet_03v3
x A1 a_73446_n7102# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=73550 y=-7101 nfet_03v3
x a_11416_n9427# VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=12368 y=-9866 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=4419 y=47907 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.QB VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q VDD s=19712,624 d=19712,624 l=112 w=224 x=77961 y=-10919 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=53998 y=5370 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C VSS a_15648_47944# VSS s=19712,624 d=19712,624 l=112 w=224 x=15648 y=47832 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=11489 y=41210 nfet_03v3
x D2 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT a_11285_n18422# VDD s=11648,328 d=19712,624 l=112 w=224 x=12021 y=-18421 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=3058 y=31616 nfet_03v3
x A1 a_73246_n8296# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=73982 y=-7855 pfet_03v3
x a_17493_44912# 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=17537 y=44912 nfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=2627 y=25574 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT a_66024_n22416# 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=66544 y=-22415 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=4419 y=61861 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B a_83419_n11944# a_83507_n13396# VDD s=19712,624 d=11648,328 l=112 w=224 x=83507 y=-11943 pfet_03v3
x a_6505_4677# DN_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=6743 y=3937 nfet_03v3
x a_n885_59889# 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=-377 y=59889 nfet_03v3
x a_308_53639# VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=375 y=53639 pfet_03v3
x D3 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT a_7790_n18422# VDD s=11648,328 d=19712,624 l=112 w=224 x=8526 y=-18421 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.A VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=36313 y=-19447 pfet_03v3
x 7b_divider_magic_2.mux_magic_0.OR_magic_0.A VDD a_40387_n17785# VDD s=11648,328 d=11648,328 l=112 w=224 x=40691 y=-17784 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B a_8980_n16212# a_8980_n14804# VDD s=11648,328 d=19712,624 l=112 w=224 x=9284 y=-15243 pfet_03v3
x D26G 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17943 y=52106 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD a_84615_n16324# VDD s=11648,328 d=11648,328 l=112 w=224 x=85479 y=-16256 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=20590 y=-12719 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=90031 y=-11005 pfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=93702 y=2513 pfet_03v3
x D12 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=60559 y=-20468 nfet_03v3
x DN VDD_TEST Tappered_Buffer_8.IN VDD_TEST s=8800,376 d=5200,204 l=100 w=100 x=11868 y=8184 pfet_03v3
x D4 VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=19826 y=-20488 nfet_03v3
x a_58591_6073# a_58489_5253# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=60361 y=8367 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=5564 y=7878 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=87815 y=-10997 pfet_03v3
x a_41879_n196# VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VDD s=8736,272 d=14784,512 l=100 w=168 x=42491 y=-151 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B a_8980_n11964# a_8980_n13372# VDD s=11648,328 d=11648,328 l=112 w=224 x=9500 y=-11963 pfet_03v3
x D27G VSS a_816_60433# VSS s=11648,328 d=11648,328 l=112 w=224 x=816 y=60753 nfet_03v3
x a_n90_29614# 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=899 y=29614 nfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=-24 y=27084 pfet_03v3
x G1_1 G1_1 G1_2 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=-635 y=13570 pfet_03v3
x G2_1 G2_1 VSS VSS s=10400,304 d=10400,304 l=100 w=200 x=-1655 y=10836 nfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=35882 y=-22720 nfet_03v3
x a_50708_569# VSS OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=51526 y=693 nfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=6769 y=30782 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D a_10727_n6803# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10831 y=-6802 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D a_8172_42690# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8656 y=43226 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_76272_n9990# a_76533_n10920# VDD s=11648,328 d=11648,328 l=112 w=224 x=77285 y=-10919 pfet_03v3
x G_source_dn G_source_up G_source_dn VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=-1261 y=16064 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=72874 y=-11899 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VDD a_64106_n16192# VDD s=19712,624 d=11648,328 l=112 w=224 x=64194 y=-15707 pfet_03v3
x a_84615_n15130# 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=84831 y=-15062 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35091 y=22357 cap_mim_2f0_m4m5_noshield
x a_n841_25530# VSS PRE_SCALAR VSS s=29120,664 d=29120,664 l=100 w=560 x=9 y=24790 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=25138 y=-23948 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A a_17422_n10995# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17942 y=-10994 pfet_03v3
x S4 VDD a_42763_5679# VDD s=14784,512 d=8736,272 l=100 w=168 x=42763 y=6145 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A a_4331_53639# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=52991 pfet_03v3
x a_7098_49879# 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=7582 y=49879 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8395 y=37252 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B a_7259_50987# a_7743_50451# VDD s=11648,328 d=19712,624 l=112 w=224 x=8711 y=50987 pfet_03v3
x F_IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=2298 y=30559 nfet_03v3
x Q24 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=17943 y=50934 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=67548 y=-7042 pfet_03v3
x LD2 VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=3538 y=46989 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD a_70312_n9406# a_69768_n9913# VSS s=11648,328 d=19712,624 l=112 w=224 x=70848 y=-9405 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A a_79443_n16192# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=79963 y=-16191 pfet_03v3
x D7 a_1881_45233# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=2365 y=45881 pfet_03v3
x A_MUX_5.Tr_Gate_1.CLK VDD a_19375_n2567# VDD s=8736,272 d=8736,272 l=100 w=168 x=19852 y=-1758 pfet_03v3
x D10 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10925 y=59286 nfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=89418 y=3327 pfet_03v3
x ITAIL SD2_1 G1_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=1200 y=12051 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A a_22296_n7122# a_22096_n7122# VSS s=11648,328 d=19712,624 l=112 w=224 x=22832 y=-7121 nfet_03v3
x G2_1 VSS SD2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=1404 y=11600 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C VSS a_15648_47944# VSS s=11648,328 d=11648,328 l=112 w=224 x=15648 y=48393 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B a_60130_n10976# a_60130_n9568# VDD s=11648,328 d=19712,624 l=112 w=224 x=60434 y=-10007 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_33465_n13577# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=34545 y=-13092 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=86952 y=-17741 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT VSS 7b_divider_magic_0.OR_magic_2.A VSS s=19712,624 d=11648,328 l=112 w=224 x=87628 y=-18190 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK VSS a_5448_57191# VSS s=11648,328 d=11648,328 l=112 w=224 x=5448 y=57079 nfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=26354 y=441 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.P3 a_80733_n22266# a_80733_n23674# VDD s=11648,328 d=19712,624 l=112 w=224 x=81037 y=-23233 pfet_03v3
x a_7259_50987# VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D VSS s=19712,624 d=19712,624 l=112 w=224 x=7303 y=50987 nfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT VSS 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=82518 y=-22699 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=71308 y=-7482 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=76418 y=-6682 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.P3 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=28179 y=-23948 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A a_7743_35604# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=8711 y=35492 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=43917 y=-368 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B VDD a_19584_n23509# VDD s=11648,328 d=11648,328 l=112 w=224 x=19888 y=-22221 pfet_03v3
x 7b_divider_magic_2.CLK VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=21830 y=-18224 nfet_03v3
x a_44128_11562# a_44128_12082# a_43828_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=44128 y=11562 ppolyf_u
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=72442 y=-16235 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=91900 y=337 nfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=63625 y=6857 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_6032_41801# a_5525_41257# VSS s=11648,328 d=19712,624 l=112 w=224 x=6032 y=42337 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q VDD s=11648,328 d=11648,328 l=112 w=224 x=89980 y=-9311 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=37773 y=-11017 pfet_03v3
x a_7259_44125# 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=7743 y=44125 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=77545 y=-23920 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=25912 y=-22262 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=8755 y=46773 pfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=2219 y=25574 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT VDD a_73567_n25018# VDD s=19712,624 d=11648,328 l=112 w=224 x=73655 y=-25457 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B a_19784_n23509# a_20000_n23509# VSS s=11648,328 d=11648,328 l=112 w=224 x=19888 y=-23508 nfet_03v3
x a_58489_5253# A1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=61959 y=6073 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_61616_n12929# a_61877_n11999# VDD s=11648,328 d=11648,328 l=112 w=224 x=62629 y=-11998 pfet_03v3
x VCO_DFF_C_0.OUT VSS VCO_DFF_C_0.OUTB VSS s=5200,204 d=5200,204 l=100 w=100 x=46606 y=2227 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=36665 y=-10558 nfet_03v3
x a_37671_n8400# 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=38667 y=-7952 pfet_03v3
x a_71937_n25018# VSS 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=73105 y=-25017 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_67070_n15207# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=67606 y=-15206 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT a_22617_n20540# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=22721 y=-20539 nfet_03v3
x a_58591_6073# VSS a_58489_5253# VSS s=29120,664 d=29120,664 l=100 w=560 x=59715 y=6073 nfet_03v3
x A1 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=78170 y=-18207 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK VSS a_62032_n12929# VSS s=11648,328 d=11648,328 l=112 w=224 x=61920 y=-12928 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D VDD a_n90_33487# VDD s=11648,328 d=11648,328 l=112 w=224 x=452 y=34595 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD a_3075_45233# VDD s=11648,328 d=11648,328 l=112 w=224 x=3559 y=46097 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A a_7259_36140# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=7303 y=35492 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VCO_DFF_C_0.VCO_C_0.INV_2_3.IN a_34443_2598# VSS s=8800,376 d=5200,204 l=168 w=100 x=34275 y=3430 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q a_81183_n15817# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=81287 y=-15816 nfet_03v3
x G1_2 VDD_TEST G1_2 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=-227 y=13570 pfet_03v3
x ITAIL G2_1 ITAIL VSS s=10400,304 d=10400,304 l=100 w=200 x=-1247 y=10836 nfet_03v3
x a_10179_50238# 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=11150 y=50238 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62347 y=83957 cap_mim_2f0_m4m5_noshield
x S1 VSS a_18550_11273# VSS s=8736,272 d=14784,512 l=100 w=168 x=19143 y=11787 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.QB a_70312_n15817# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=70416 y=-15816 nfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=11044 y=-16255 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A a_81366_n8999# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=81454 y=-7711 pfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=93294 y=2513 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT a_11285_n17938# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=11373 y=-17937 pfet_03v3
x a_10727_n12503# VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.QB VDD s=19712,624 d=11648,328 l=112 w=224 x=11723 y=-12502 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_2.mux_magic_0.IN2 VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=37666 y=-22255 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_2.7b_counter_0.DFF_magic_0.D a_30234_n6845# VSS s=11648,328 d=11648,328 l=112 w=224 x=30538 y=-6844 nfet_03v3
x PFD_T2_0.FDIV a_22881_9554# PFD_T2_0.INV_mag_1.IN VSS s=8800,376 d=5200,204 l=100 w=100 x=22969 y=9554 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT a_7790_n17938# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=7878 y=-17937 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT a_20987_n25038# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=21091 y=-25037 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=27020 y=-22262 pfet_03v3
x a_50528_5246# OUTB VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=53182 y=6066 nfet_03v3
x a_14944_n15271# a_15056_n15227# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=15592 y=-15226 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VCO_DFF_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VSS s=8736,272 d=14784,512 l=100 w=168 x=42472 y=2102 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=21292 y=-10678 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10260 y=37017 pfet_03v3
x a_n754_40261# Q21 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=214 y=40149 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=17486 y=59304 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_4935_56558# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=5002 y=57882 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=7955 y=37036 nfet_03v3
x a_n886_45233# 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=-378 y=45233 nfet_03v3
x A_MUX_5.Tr_Gate_1.CLK VDD a_19375_n2567# VDD s=14784,512 d=8736,272 l=100 w=168 x=19444 y=-1758 pfet_03v3
x a_39080_11413# CP_1_0.VCTRL A_MUX_6.IN1 VDD s=8736,272 d=14784,512 l=100 w=168 x=39761 y=11027 pfet_03v3
x D0 VDD 7b_divider_magic_2.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=38043 y=-18100 pfet_03v3
x Q11 a_69768_n7146# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=70416 y=-6661 pfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51992 y=7546 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=76850 y=-12259 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A a_17422_n16212# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=18158 y=-15243 pfet_03v3
x a_60130_n14784# VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK VSS s=19712,624 d=19712,624 l=112 w=224 x=60866 y=-14783 nfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7570 y=10054 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A a_23636_n6747# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=23724 y=-6746 pfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=37592 y=2926 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D VDD a_10727_n12019# VDD s=11648,328 d=11648,328 l=112 w=224 x=11047 y=-12502 pfet_03v3
x G_sink_dn VSS G_sink_dn VSS s=6240,224 d=6240,224 l=100 w=120 x=1452 y=15357 nfet_03v3
x LD2 a_1881_45233# a_1925_45777# VSS s=19712,624 d=11648,328 l=112 w=224 x=1925 y=45665 nfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=34127 y=-11017 pfet_03v3
x a_77222_n13513# VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=78174 y=-13072 pfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=22046 y=-22261 pfet_03v3
x Q26 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=17943 y=57640 pfet_03v3
x a_84615_n16324# 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=84831 y=-16256 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=3179 y=61429 pfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=2 y=46773 nfet_03v3
x a_6958_10708# VSS a_5326_9314# VSS s=29120,664 d=29120,664 l=100 w=560 x=9848 y=8574 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=16182 y=-12279 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.A VDD a_4473_31077# VDD s=11648,328 d=19712,624 l=112 w=224 x=4473 y=31813 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B a_19784_n23509# a_20000_n23509# VSS s=11648,328 d=11648,328 l=112 w=224 x=19888 y=-23148 nfet_03v3
x a_74786_n13352# VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=75522 y=-12911 pfet_03v3
x VCTRL_OBV VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=29321 y=3559 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=-796 y=61429 pfet_03v3
x A_MUX_5.Tr_Gate_1.CLK VSS a_19375_n2567# VSS s=8736,272 d=14784,512 l=100 w=168 x=19667 y=-2566 nfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7729 y=6231 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B a_4463_58893# a_4463_58693# VDD s=19712,624 d=11648,328 l=112 w=224 x=4947 y=59213 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D VSS a_2376_42855# VSS s=11648,328 d=19712,624 l=112 w=224 x=2509 y=43287 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D VDD a_61877_n6783# VDD s=19712,624 d=11648,328 l=112 w=224 x=61765 y=-6782 pfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=8800,376 d=5200,204 l=168 w=100 x=36504 y=3598 nfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=5938 y=9358 pfet_03v3
x D12 VSS 7b_divider_magic_0.mux_magic_0.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=89193 y=-18520 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q VSS a_26272_n12339# VSS s=11648,328 d=11648,328 l=112 w=224 x=26592 y=-12338 nfet_03v3
x a_90846_3167# VSS a_89214_1773# VSS s=29120,664 d=29120,664 l=100 w=560 x=93736 y=1033 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=9191 y=3241 nfet_03v3
x a_68673_n23489# VDD 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=69409 y=-22685 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN VSS 7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=91525 y=-15479 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD a_62435_n22416# VDD s=11648,328 d=11648,328 l=112 w=224 x=62739 y=-22415 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.QB VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q VSS s=11648,328 d=19712,624 l=112 w=224 x=27154 y=-15226 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C a_30216_n9019# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=30736 y=-7731 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A VSS a_68660_n15752# VSS s=11648,328 d=19712,624 l=112 w=224 x=69308 y=-14783 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD a_22296_n8316# a_22096_n8316# VSS s=11648,328 d=19712,624 l=112 w=224 x=22832 y=-8315 nfet_03v3
x D8 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=14966 y=52202 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT a_14935_59883# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14935 y=60403 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D a_4518_56914# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4518 y=57450 pfet_03v3
x Q25 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13445 y=54801 pfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=2738 y=48123 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=53590 y=5370 nfet_03v3
x a_25383_n15673# 7b_divider_magic_2.7b_counter_0.MDFF_1.QB VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=26595 y=-15672 pfet_03v3
x PFD_T2_0.INV_mag_0.IN a_24436_11277# PFD_T2_0.INV_mag_0.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=24932 y=11277 pfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-797 y=47205 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=21292 y=-15455 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=5219 y=51883 nfet_03v3
x VCO_DFF_C_0.OUT VSS VCO_DFF_C_0.OUTB VSS s=8800,376 d=5200,204 l=100 w=100 x=46198 y=2227 nfet_03v3
x Q15 a_69768_n12363# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=70416 y=-11878 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_7098_45233# a_7142_45777# VSS s=19712,624 d=11648,328 l=112 w=224 x=7142 y=45665 nfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=82302 y=-22242 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A a_81366_n8999# a_81566_n8999# VSS s=19712,624 d=11648,328 l=112 w=224 x=81454 y=-8638 nfet_03v3
x 7b_divider_magic_2.mux_magic_0.IN2 7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=37933 y=-23492 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A a_64106_n16192# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=64194 y=-16191 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_7142_34064# a_7098_35032# VSS s=11648,328 d=19712,624 l=112 w=224 x=7142 y=34600 nfet_03v3
x F_IN VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=10724 y=46451 nfet_03v3
x a_8292_39008# VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=38792 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_7726_42535# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=7726 y=43071 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3525 y=33305 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=25297 y=-17767 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=11939 y=34184 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=32999 y=-17760 pfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55868 y=6850 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT VSS a_73767_n25018# VSS s=11648,328 d=11648,328 l=112 w=224 x=74087 y=-25017 nfet_03v3
x 7b_divider_magic_2.mux_magic_0.OR_magic_0.A a_40387_n19193# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=40475 y=-19192 nfet_03v3
x F_IN VSS a_815_45777# VSS s=11648,328 d=11648,328 l=112 w=224 x=815 y=46097 nfet_03v3
x a_39080_11413# CP_1_0.VCTRL A_MUX_6.IN1 VDD s=8736,272 d=8736,272 l=100 w=168 x=39353 y=11027 pfet_03v3
x a_84615_n13557# VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=84615 y=-13072 pfet_03v3
x Q12 a_73446_n12319# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=73550 y=-12318 nfet_03v3
x a_50708_569# OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=53770 y=1389 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VDD a_8980_n10996# VDD s=19712,624 d=11648,328 l=112 w=224 x=9068 y=-10027 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A VDD a_2526_50451# VDD s=11648,328 d=11648,328 l=112 w=224 x=3494 y=50555 pfet_03v3
x D1 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16295 y=-22466 pfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7162 y=10054 pfet_03v3
x a_90846_3167# VDD_TEST a_89214_1773# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=91254 y=3327 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT a_62833_n20026# VSS s=11648,328 d=11648,328 l=112 w=224 x=62721 y=-20025 nfet_03v3
x G_sink_up G_sink_up G_sink_dn VSS s=6240,224 d=6240,224 l=100 w=120 x=1044 y=15357 nfet_03v3
x a_20787_n25038# VDD 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=21739 y=-25477 pfet_03v3
x D15 VSS a_85159_n13513# VSS s=11648,328 d=11648,328 l=112 w=224 x=85479 y=-13512 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B a_78762_n6727# a_78762_n8135# VDD s=11648,328 d=19712,624 l=112 w=224 x=79066 y=-7694 pfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=3647 y=26270 pfet_03v3
x S1 VDD A_MUX_1.Tr_Gate_1.CLK VDD s=8800,376 d=5200,204 l=100 w=100 x=19788 y=11877 pfet_03v3
x LD0 a_11416_n9427# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11720 y=-9866 pfet_03v3
x D26G VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=13445 y=51890 pfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50888 y=-9507 pfet_03v3
x a_5326_9314# VSS UP_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=5768 y=8574 nfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10630 y=10054 pfet_03v3
x D5 a_19162_n14643# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=19266 y=-14642 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=36104 y=2598 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A a_2527_59325# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=2527 y=59429 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_61877_n7267# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=61981 y=-7266 pfet_03v3
x 7b_divider_magic_2.CLK VSS a_7640_n14643# VSS s=11648,328 d=11648,328 l=112 w=224 x=7960 y=-14642 nfet_03v3
x a_3075_45233# 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3559 y=45449 pfet_03v3
x Q17 VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=58080 y=-20468 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=71524 y=-7042 pfet_03v3
x a_8292_59889# 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=8336 y=59889 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B a_n753_58893# a_n753_58693# VDD s=19712,624 d=11648,328 l=112 w=224 x=-268 y=59213 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT VSS a_n656_37439# VSS s=11648,328 d=11648,328 l=112 w=224 x=-655 y=37743 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=72874 y=-7482 nfet_03v3
x a_30216_n9019# VDD 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=19712,624 l=112 w=224 x=30952 y=-8215 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C a_30632_n9019# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=30736 y=-8658 nfet_03v3
x a_44128_10734# a_43828_11254# a_44128_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=44128 y=10734 ppolyf_u
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B VSS a_2042_50987# VSS s=11648,328 d=19712,624 l=112 w=224 x=2086 y=50555 nfet_03v3
x D9 a_10921_56388# 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=10921 y=56476 pfet_03v3
x A1 a_69768_n8340# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=70416 y=-7855 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B VSS a_74786_n14784# VSS s=11648,328 d=19712,624 l=112 w=224 x=75090 y=-14783 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_2955_42690# a_2376_42855# VDD s=11648,328 d=11648,328 l=112 w=224 x=3439 y=42362 pfet_03v3
x Q04 VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=17563 y=-20488 nfet_03v3
x a_791_26924# a_n841_25530# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=3851 y=27084 pfet_03v3
x 7b_divider_magic_1.LD VDD a_309_59889# VDD s=11648,328 d=11648,328 l=112 w=224 x=376 y=60753 pfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9610 y=9358 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=33827 y=-23941 pfet_03v3
x PFD_T2_0.INV_mag_1.IN a_24436_11277# VDD VDD s=8800,376 d=5200,204 l=100 w=100 x=24524 y=11277 pfet_03v3
x S2 VDD A_MUX_3.Tr_Gate_1.CLK VDD s=8800,376 d=5200,204 l=100 w=100 x=28706 y=10556 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=78437 y=-19426 pfet_03v3
x a_28381_n15772# Q04 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=28381 y=-15243 pfet_03v3
x a_58489_5253# A1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=61551 y=6073 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B a_17510_n13416# a_17422_n11964# VDD s=19712,624 d=11648,328 l=112 w=224 x=17942 y=-12447 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=7955 y=57885 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A VDD d=19712,624 l=112 w=224 x=15205 y=49894 pfet_03v3
x a_33465_n12383# 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=33681 y=-11898 pfet_03v3
x a_8137_6071# VDD_TEST a_6505_4677# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10177 y=6231 pfet_03v3
x Q26 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT a_17043_56406# VSS s=11648,328 d=19712,624 l=112 w=224 x=17043 y=57142 nfet_03v3
x D26G 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=12988 y=52322 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_n698_56714# a_n698_56914# VDD s=11648,328 d=11648,328 l=112 w=224 x=-697 y=57234 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A VDD a_4463_50251# VDD s=11648,328 d=11648,328 l=112 w=224 x=4463 y=50555 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15219 y=34094 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=77329 y=-18967 nfet_03v3
x a_17510_n15772# 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=17510 y=-15243 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=11946 y=45316 pfet_03v3
x a_46828_9906# a_46528_10426# a_46828_9598# VDD s=22440,644 d=33880,528 l=520 w=220 x=46828 y=9906 ppolyf_u
x F_IN 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=10720 y=33127 nfet_03v3
x a_8292_45233# VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=8776 y=45233 pfet_03v3
x D11 7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A a_12992_49268# VDD s=11648,328 d=11648,328 l=112 w=224 x=12992 y=49572 pfet_03v3
x D5 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16175 y=-20945 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK VSS a_5448_37306# VSS s=11648,328 d=11648,328 l=112 w=224 x=5448 y=37194 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q VSS a_15186_n12339# VSS s=11648,328 d=11648,328 l=112 w=224 x=15506 y=-12338 nfet_03v3
x 7b_divider_magic_2.CLK VDD a_33465_n15150# VDD s=11648,328 d=11648,328 l=112 w=224 x=33897 y=-15082 pfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=94518 y=1817 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=9409 y=-25443 pfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51788 y=6850 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT a_11150_50782# a_11150_50005# VSS s=11648,328 d=11648,328 l=112 w=224 x=11510 y=50454 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A a_19584_n23509# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=19672 y=-22705 pfet_03v3
x F_IN VSS a_6032_48911# VSS s=11648,328 d=11648,328 l=112 w=224 x=6032 y=49231 nfet_03v3
x D5 VDD a_14642_n13577# VDD s=11648,328 d=11648,328 l=112 w=224 x=15074 y=-13092 pfet_03v3
x a_43528_9906# a_43528_10426# a_43228_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=43528 y=9906 ppolyf_u
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT a_15866_60299# 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=15866 y=60403 nfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=63829 y=7553 pfet_03v3
x a_78762_n13352# VDD Q13 VDD s=19712,624 d=19712,624 l=112 w=224 x=79498 y=-12427 pfet_03v3
x a_77222_n13513# VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=78390 y=-13512 nfet_03v3
x a_2376_42855# a_2509_42535# a_2290_41559# VSS s=11648,328 d=11648,328 l=112 w=224 x=2509 y=42639 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=-602 y=24094 nfet_03v3
x a_79531_n15752# Q14 VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=79531 y=-14783 nfet_03v3
x a_n885_59889# VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=-817 y=59889 pfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=5530 y=10054 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=32236 y=-22262 pfet_03v3
x D2 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13138 y=-17968 pfet_03v3
x a_35743_n8400# 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=36739 y=-8399 nfet_03v3
x A1 VSS a_73446_n8296# VSS s=11648,328 d=11648,328 l=112 w=224 x=73766 y=-8295 nfet_03v3
x a_50708_569# VSS OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=53158 y=1389 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_0.IN a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=29399 y=-62 nfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=3239 y=26270 pfet_03v3
x S1 F_IN PFD_T2_0.FIN VSS s=14784,512 d=14784,512 l=100 w=168 x=18604 y=12091 nfet_03v3
x G_sink_dn G_sink_dn VSS VSS s=6240,224 d=6240,224 l=100 w=120 x=840 y=15004 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD a_5525_41257# VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=42121 pfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10222 y=10054 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_4518_56714# a_4518_56914# VDD s=19712,624 d=11648,328 l=112 w=224 x=4518 y=56802 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VDD a_12956_n16212# VDD s=11648,328 d=11648,328 l=112 w=224 x=13260 y=-16211 pfet_03v3
x a_58590_n13513# 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=59758 y=-13072 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT a_14874_n17938# VDD s=11648,328 d=19712,624 l=112 w=224 x=15610 y=-17937 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_10727_n12019# a_10466_n12949# VDD s=11648,328 d=11648,328 l=112 w=224 x=11263 y=-12018 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=4419 y=42797 pfet_03v3
x Q06 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10857 y=-25443 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=74956 y=-17747 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B a_64684_n8179# a_64596_n6727# VDD s=19712,624 d=11648,328 l=112 w=224 x=65116 y=-7694 pfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51968 y=2869 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT VDD d=19712,624 l=112 w=224 x=715 y=37201 pfet_03v3
x G_source_up G_source_up VDD_TEST VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=-853 y=16064 pfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55052 y=7546 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16441 y=34886 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_76688_n15207# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=77224 y=-15206 nfet_03v3
x S3 VDD A_MUX_4.Tr_Gate_1.CLK VDD s=8800,376 d=5200,204 l=100 w=100 x=28649 y=7786 pfet_03v3
x Q05 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=14128 y=-25443 pfet_03v3
x a_6958_10708# VSS a_5326_9314# VSS s=29120,664 d=29120,664 l=100 w=560 x=9440 y=8574 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=76418 y=-12699 nfet_03v3
x Q11 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=64966 y=-17948 pfet_03v3
x 7b_divider_magic_1.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=3539 y=61645 pfet_03v3
x A1 a_58790_n14623# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=58894 y=-14622 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.QB VSS a_22296_n10620# VSS s=11648,328 d=11648,328 l=112 w=224 x=22616 y=-10619 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD a_66024_n17918# VDD s=11648,328 d=11648,328 l=112 w=224 x=66328 y=-17917 pfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7321 y=6231 pfet_03v3
x a_791_26924# a_n841_25530# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=3443 y=27084 pfet_03v3
x a_80639_n15130# 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=80855 y=-15062 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK VSS a_7726_42535# VSS s=11648,328 d=11648,328 l=112 w=224 x=7726 y=42423 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A VDD a_4463_54227# VDD s=19712,624 d=11648,328 l=112 w=224 x=5431 y=54315 pfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=5530 y=9358 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=41905 y=34677 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK VDD a_4935_38147# VDD s=19712,624 d=11648,328 l=112 w=224 x=5002 y=37039 pfet_03v3
x A1 VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=75007 y=-18969 nfet_03v3
x a_3075_49879# VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=3119 y=49879 nfet_03v3
x a_64106_n9568# VSS Q17 VSS s=19712,624 d=19712,624 l=112 w=224 x=64842 y=-9567 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK VDD a_25383_n15673# VDD s=19712,624 d=11648,328 l=112 w=224 x=25271 y=-15672 pfet_03v3
x a_4331_34816# VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=34816 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.QB a_19162_n15837# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=19266 y=-15836 nfet_03v3
x a_10466_n12949# a_10882_n12949# a_10727_n12503# VSS s=11648,328 d=11648,328 l=112 w=224 x=10986 y=-12948 nfet_03v3
x Q27 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=17486 y=61567 nfet_03v3
x D5 a_14754_n20493# 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=15274 y=-20492 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D a_66793_n16137# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=67761 y=-16136 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_81183_n14623# a_80639_n15130# VSS s=11648,328 d=19712,624 l=112 w=224 x=81719 y=-14622 nfet_03v3
x Q04 VSS a_7640_n15837# VSS s=11648,328 d=11648,328 l=112 w=224 x=7960 y=-15836 nfet_03v3
x LD2 a_1881_49879# a_1925_48911# VSS s=19712,624 d=11648,328 l=112 w=224 x=1925 y=48799 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT a_7790_n22436# 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=8310 y=-22435 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK VSS a_2509_52153# VSS s=11648,328 d=11648,328 l=112 w=224 x=2509 y=52041 nfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=2738 y=47205 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=10267 y=44259 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A a_32269_n11964# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=33005 y=-12931 pfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=90438 y=1817 pfet_03v3
x A_MUX_0.Tr_Gate_1.CLK VDD a_45158_5339# VDD s=8736,272 d=8736,272 l=100 w=168 x=45635 y=6147 pfet_03v3
x Q13 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=58530 y=-17948 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=92782 y=-15928 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.DFF_magic_0.D VDD s=11648,328 d=11648,328 l=112 w=224 x=32372 y=-17760 pfet_03v3
x Q14 a_81174_n10972# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=81262 y=-10487 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=85985 y=-22242 pfet_03v3
x S1 A_MUX_1.Tr_Gate_1.CLK VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=20400 y=11877 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=32287 y=-23482 nfet_03v3
x a_8980_n14804# VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=9716 y=-15243 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C a_81366_n8999# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=81886 y=-8195 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=86867 y=-23921 pfet_03v3
x D12 7b_divider_magic_0.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=89409 y=-18080 pfet_03v3
x VCO_DFF_C_0.OUT VCO_DFF_C_0.OUTB VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=46810 y=1669 pfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54824 y=2173 pfet_03v3
x G_source_up VDD_TEST A0 VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=3151 y=16786 pfet_03v3
x G1_1 G_sink_up SD0_1 VDD_TEST s=4160,184 d=4160,184 l=100 w=80 x=1812 y=14366 pfet_03v3
x A1 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=88872 y=-9778 nfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55460 y=6850 pfet_03v3
x D13 VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=67445 y=-22903 nfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=8755 y=61429 pfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=1607 y=26270 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16441 y=32104 pfet_03v3
x G_sink_up G_sink_dn G_sink_up VSS s=6240,224 d=6240,224 l=100 w=120 x=432 y=15004 nfet_03v3
x ITAIL G2_1 ITAIL VSS s=10400,304 d=17600,576 l=100 w=200 x=2016 y=10836 nfet_03v3
x a_18618_n12383# 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=18618 y=-12338 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.P3 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16448 y=40534 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=71740 y=-10218 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VDD a_8980_n6748# VDD s=11648,328 d=11648,328 l=112 w=224 x=9284 y=-6747 pfet_03v3
x F_IN VDD a_7098_59889# VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=60321 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B VSS a_n754_54859# VSS s=11648,328 d=19712,624 l=112 w=224 x=654 y=54531 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.7b_counter_0.DFF_magic_0.D 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=2297 y=33989 nfet_03v3
x G2_1 G2_1 VSS VSS s=10400,304 d=10400,304 l=100 w=200 x=-839 y=10836 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT a_14874_n22436# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=14962 y=-22435 pfet_03v3
x a_5525_53639# VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=53639 pfet_03v3
x PFD_T2_0.INV_mag_1.OUT a_22880_9797# VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=24945 y=9801 nfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=92947 y=-14707 nfet_03v3
x Q14 VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=68713 y=-24966 nfet_03v3
x Q21 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10468 y=54249 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_7098_49879# a_7142_48911# VSS s=19712,624 d=11648,328 l=112 w=224 x=7142 y=48799 nfet_03v3
x Q03 VDD a_33465_n16344# VDD s=11648,328 d=11648,328 l=112 w=224 x=33897 y=-16276 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14762 y=33878 pfet_03v3
x G_source_dn G_source_up G_source_dn VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=-445 y=16064 pfet_03v3
x LD0 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=6852 y=-7063 pfet_03v3
x a_5326_9314# VSS UP_OUT VSS s=49280,1296 d=29120,664 l=100 w=560 x=5360 y=8574 nfet_03v3
x Q14 a_69555_n20473# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=69643 y=-20472 pfet_03v3
x a_58591_6073# a_58489_5253# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=61993 y=8367 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN VSS 7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=84422 y=-18970 nfet_03v3
x D7 a_12992_59901# 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=12992 y=59989 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=3517 y=35262 pfet_03v3
x UP a_32939_9624# VSS VSS s=3712,184 d=3712,184 l=112 w=56 x=33051 y=9624 nfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=6769 y=28806 pfet_03v3
x a_791_26924# a_n841_25530# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=1811 y=27084 pfet_03v3
x a_791_26924# a_n841_25530# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=3035 y=27084 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=67764 y=-7482 nfet_03v3
x D10 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=10468 y=58854 pfet_03v3
x Q03 a_29438_n11081# 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C VDD s=11648,328 d=19712,624 l=112 w=224 x=29542 y=-10596 pfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55640 y=2869 pfet_03v3
x a_n886_45233# VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=-818 y=45233 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.IN1 7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=7999 y=24865 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD a_13476_59901# VDD s=11648,328 d=19712,624 l=112 w=224 x=13476 y=60637 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=32503 y=-23941 pfet_03v3
x Q05 a_18618_n12383# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19266 y=-11898 pfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=56252 y=3683 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT VSS a_13039_45456# VSS s=11648,328 d=11648,328 l=112 w=224 x=13039 y=45776 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=77113 y=-19426 pfet_03v3
x D15 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=60145 y=-22446 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.QB VDD a_7440_n12339# VDD s=11648,328 d=11648,328 l=112 w=224 x=7960 y=-11898 pfet_03v3
x S6 a_18508_8715# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=18897 y=8373 nfet_03v3
x 7b_divider_magic_1.LD a_1882_59889# a_1926_60433# VSS s=19712,624 d=11648,328 l=112 w=224 x=1926 y=60321 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VDD a_78762_n11944# VDD s=19712,624 d=11648,328 l=112 w=224 x=78850 y=-12427 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=31589 y=3743 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=31589 y=2359 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_5525_53639# a_6032_52887# VSS s=19712,624 d=11648,328 l=112 w=224 x=6032 y=52775 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=72874 y=-12259 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D VDD a_76533_n16137# VDD s=11648,328 d=11648,328 l=112 w=224 x=76853 y=-16136 pfet_03v3
x D5 a_15186_n13533# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=15290 y=-13532 nfet_03v3
x LD2 VDD a_308_45233# VDD s=11648,328 d=11648,328 l=112 w=224 x=375 y=46097 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=16448 y=43575 pfet_03v3
x a_38847_n19354# 7b_divider_magic_2.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=40015 y=-18913 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=31368 y=-22262 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=10260 y=34850 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=14762 y=35153 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT VDD a_10179_50238# VDD s=11648,328 d=11648,328 l=112 w=224 x=10707 y=50454 pfet_03v3
x a_36685_10901# LF_OFFCHIP CP_1_0.VCTRL VDD s=8736,272 d=8736,272 l=100 w=168 x=37093 y=11029 pfet_03v3
x Q14 a_58790_n15817# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=58894 y=-15816 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT VSS a_13039_47086# VSS s=11648,328 d=11648,328 l=112 w=224 x=13039 y=47406 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=4419 y=33492 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.VOUT VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=14763 y=32399 pfet_03v3
x a_73246_n13513# VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=74198 y=-13072 pfet_03v3
x Q13 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=57882 y=-22446 pfet_03v3
x a_80639_n16324# 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=80855 y=-16256 pfet_03v3
x a_2043_58781# 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=3011 y=58781 pfet_03v3
x Q25 VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=17486 y=54369 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD a_58940_n22416# VDD s=11648,328 d=11648,328 l=112 w=224 x=59244 y=-22415 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=27527 y=3425 pfet_03v3
x Q26 VSS a_3120_60433# VSS s=11648,328 d=11648,328 l=112 w=224 x=3120 y=60753 nfet_03v3
x a_17493_46542# 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17977 y=46758 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.p3_gen_magic_0.P3 VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14754 y=40153 pfet_03v3
x D16 VDD a_62566_n14623# VDD s=11648,328 d=11648,328 l=112 w=224 x=63086 y=-15062 pfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=50744 y=2173 pfet_03v3
x G1_2 VDD_TEST SD0_1 VDD_TEST s=4160,184 d=4160,184 l=100 w=80 x=1404 y=14366 pfet_03v3
x D12 a_89997_n19334# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=90301 y=-18893 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=28315 y=2192 pfet_03v3
x A1 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=78602 y=-18207 nfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=94110 y=1817 pfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51380 y=6850 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=78386 y=-17748 pfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=26898 y=-566 nfet_03v3
x a_3076_59889# VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=3560 y=59889 pfet_03v3
x A_MUX_1.Tr_Gate_1.CLK a_20945_11785# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=21033 y=11785 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A a_81183_n15817# a_80639_n16324# VSS s=11648,328 d=19712,624 l=112 w=224 x=81719 y=-15816 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT a_69089_n23489# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=69754 y=-23128 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.P3 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15991 y=40318 nfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=63421 y=7553 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B a_7259_58781# a_7743_59325# VDD s=19712,624 d=11648,328 l=112 w=224 x=8227 y=59213 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=84710 y=-22701 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=25963 y=-23940 pfet_03v3
x D1 a_14874_n22920# 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=15394 y=-22919 pfet_03v3
x D6 a_11683_n20046# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=11787 y=-20045 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=76418 y=-7042 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q VDD a_65792_n12363# VDD s=11648,328 d=11648,328 l=112 w=224 x=66224 y=-11878 pfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=34694 y=-17761 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT a_11285_n17938# 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=11805 y=-17937 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD VCO_DFF_C_0.VCO_C_0.OUTB VDD s=8800,376 d=5200,204 l=100 w=100 x=31389 y=-823 pfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=6505 y=4721 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK VDD a_2290_41559# VDD s=11648,328 d=11648,328 l=112 w=224 x=2955 y=43010 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A VDD d=19712,624 l=112 w=224 x=18603 y=-18207 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4419 y=52099 pfet_03v3
x D0 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=9193 y=-20945 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT a_15170_n20046# VSS s=11648,328 d=11648,328 l=112 w=224 x=15058 y=-20045 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A a_20987_n25038# a_20787_n25038# VSS s=11648,328 d=19712,624 l=112 w=224 x=21523 y=-25037 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A a_65792_n7146# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=66872 y=-6661 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.P3 a_14785_38290# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=16193 y=38610 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=75799 y=-22241 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_66593_n10920# a_66793_n10920# VDD s=19712,624 d=11648,328 l=112 w=224 x=66681 y=-10919 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=21724 y=-10678 pfet_03v3
x a_69768_n7146# 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=69984 y=-6661 pfet_03v3
x Q22 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10468 y=57838 pfet_03v3
x F_IN VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=10260 y=38317 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.P3 a_14785_38290# a_14785_38090# VDD s=11648,328 d=11648,328 l=112 w=224 x=14785 y=38394 pfet_03v3
x a_2042_50987# VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=3010 y=50987 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.OR_magic_2.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10253 y=31803 pfet_03v3
x D16G a_65904_n24971# 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=66424 y=-24970 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q VDD a_77222_n7102# VDD s=11648,328 d=11648,328 l=112 w=224 x=77742 y=-6661 pfet_03v3
x VCO_DFF_C_0.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=46810 y=-360 pfet_03v3
x a_791_26924# a_n841_25530# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=1403 y=27084 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=10724 y=43416 nfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=8800,376 d=5200,204 l=168 w=100 x=36504 y=2598 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=43509 y=795 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VDD 7b_divider_magic_1.p3_gen_magic_0.P3 VDD s=19712,624 d=11648,328 l=112 w=224 x=14754 y=39937 pfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51560 y=2869 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.OR_magic_0.A VSS a_10284_27486# VSS s=11648,328 d=19712,624 l=112 w=224 x=11692 y=28022 nfet_03v3
x RES_74k_1.M VSS s=1462965,16485 l=5800 w=6200 x=21463 y=28517 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B a_64596_n6727# a_64684_n8179# VDD s=19712,624 d=11648,328 l=112 w=224 x=64684 y=-6726 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48719 y=22357 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A a_74786_n10975# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=74874 y=-10974 pfet_03v3
x a_n90_33487# VSS 7b_divider_magic_1.LD VSS s=11648,328 d=11648,328 l=112 w=224 x=899 y=33703 nfet_03v3
x a_8137_6071# VSS a_6505_4677# VSS s=29120,664 d=29120,664 l=100 w=560 x=10619 y=3937 nfet_03v3
x a_50810_1389# a_50708_569# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52172 y=3683 pfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=8800,376 d=5200,204 l=168 w=100 x=25538 y=769 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=27071 y=-23940 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.P3 a_29583_n22286# a_29583_n23694# VDD s=11648,328 d=11648,328 l=112 w=224 x=30103 y=-22285 pfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55028 y=2869 pfet_03v3
x VCO_DFF_C_0.OUTB a_58591_6073# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=59137 y=8367 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD a_11416_n10621# VDD s=19712,624 d=11648,328 l=112 w=224 x=11504 y=-11060 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT VDD d=19712,624 l=112 w=224 x=71814 y=-22685 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.IN2 VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=16449 y=30780 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=86787 y=-19419 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16614 y=-12279 pfet_03v3
x a_4463_40261# Q23 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=5431 y=40149 pfet_03v3
x a_17523_n19011# VSS 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=18259 y=-18650 nfet_03v3
x a_61616_n7713# a_62032_n7713# a_61877_n7267# VSS s=11648,328 d=11648,328 l=112 w=224 x=62136 y=-7712 nfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=8800,376 l=168 w=100 x=38408 y=3598 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT a_68673_n23489# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=69193 y=-22201 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=15991 y=43359 nfet_03v3
x LD1 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=61978 y=-10659 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=31385 y=3979 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D VDD a_37671_n8400# VDD s=19712,624 d=11648,328 l=112 w=224 x=37559 y=-7476 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.QB a_69768_n11107# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=70416 y=-11039 pfet_03v3
x A_MUX_4.Tr_Gate_1.CLK DN DN1 VSS s=14784,512 d=8736,272 l=100 w=168 x=27812 y=7998 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D VDD a_2955_52430# VDD s=11648,328 d=11648,328 l=112 w=224 x=2955 y=52318 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=36963 y=352 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK VDD a_7507_41559# VDD s=11648,328 d=11648,328 l=112 w=224 x=8172 y=43010 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=20374 y=-15895 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A a_58590_n12319# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=58894 y=-11878 pfet_03v3
x Q07 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=7146 y=-25443 pfet_03v3
x Q12 a_62435_n18849# 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=62523 y=-18848 nfet_03v3
x D12 VSS 7b_divider_magic_0.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=89625 y=-18520 nfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_2.mux_magic_0.IN1 VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=43797 y=-14719 nfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=40318 y=-14269 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT a_13476_52919# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13476 y=53439 pfet_03v3
x D2 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=12922 y=-22923 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=21292 y=-11038 pfet_03v3
x D2 VDD a_26072_n13533# VDD s=11648,328 d=11648,328 l=112 w=224 x=26592 y=-13092 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=62367 y=5377 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q VSS a_n379_41801# VSS s=11648,328 d=11648,328 l=112 w=224 x=-378 y=42121 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B a_2526_50451# a_2042_50987# VDD s=11648,328 d=19712,624 l=112 w=224 x=2526 y=50555 pfet_03v3
x a_50708_569# OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=52138 y=693 nfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=90030 y=1817 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B a_23636_n11964# a_23636_n13372# VDD s=11648,328 d=19712,624 l=112 w=224 x=23940 y=-12931 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=67764 y=-12699 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK VDD a_n281_56558# VDD s=11648,328 d=11648,328 l=112 w=224 x=-213 y=57666 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.A a_14785_38090# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=15269 y=38826 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VSS s=14784,512 d=14784,512 l=100 w=168 x=45343 y=2141 nfet_03v3
x D1 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=16079 y=-17968 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A a_18618_n11127# a_19162_n10620# VSS s=19712,624 d=11648,328 l=112 w=224 x=19050 y=-10619 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_15920_n10010# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=16456 y=-10009 nfet_03v3
x D0 a_7772_n20493# 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=8292 y=-20492 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=21724 y=-15455 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A a_58590_n7103# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=58894 y=-6662 pfet_03v3
x D0 a_22296_n9426# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=22400 y=-9425 nfet_03v3
x A1 VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=74791 y=-19426 pfet_03v3
x a_45028_12390# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=45028 y=12390 ppolyf_u
x Q04 a_18405_n24544# 7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A VSS s=19712,624 d=11648,328 l=112 w=224 x=18493 y=-24543 nfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=25099 y=3017 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A a_13446_n6747# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13966 y=-6746 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B a_64106_n16192# a_64106_n14784# VDD s=11648,328 d=11648,328 l=112 w=224 x=64626 y=-16191 pfet_03v3
x 7b_divider_magic_0.mux_magic_0.IN1 a_90197_n18140# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=90301 y=-18139 nfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=32423 y=-19439 pfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=58933 y=6857 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B a_27612_n13372# a_27612_n11964# VDD s=11648,328 d=19712,624 l=112 w=224 x=28348 y=-11963 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VSS VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VSS s=5200,204 d=5200,204 l=100 w=100 x=43713 y=-46 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D VDD a_8172_52430# VDD s=11648,328 d=11648,328 l=112 w=224 x=8172 y=52318 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B a_13534_n13416# a_13446_n11964# VDD s=19712,624 d=11648,328 l=112 w=224 x=13966 y=-12447 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q VSS s=19712,624 d=11648,328 l=112 w=224 x=89764 y=-9768 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D VDD a_84948_n8380# VDD s=11648,328 d=19712,624 l=112 w=224 x=85268 y=-7456 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_10882_n7733# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=11418 y=-7732 nfet_03v3
x A1 7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=85844 y=-18198 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q VDD a_62566_n15817# VDD s=11648,328 d=11648,328 l=112 w=224 x=63086 y=-16256 pfet_03v3
x a_83507_n15752# 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=83507 y=-15707 pfet_03v3
x A1 VDD a_58590_n9407# VDD s=11648,328 d=11648,328 l=112 w=224 x=59110 y=-9846 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=32763 y=1003 pfet_03v3
x a_49016_n7441# VSS DIV_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=54322 y=-8723 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=84334 y=-9318 pfet_03v3
x a_308_45233# 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=375 y=45449 pfet_03v3
x a_18618_n15150# 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=18834 y=-15082 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A a_n754_44037# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=214 y=44773 pfet_03v3
x D1 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16727 y=-22466 pfet_03v3
x a_4331_59889# 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=4838 y=59889 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VSS P02 VSS s=19712,624 d=11648,328 l=112 w=224 x=28128 y=-18217 nfet_03v3
x a_23636_n14804# VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=24372 y=-15243 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10717 y=37233 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VDD VCO_DFF_C_0.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=46606 y=1039 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_73246_n13513# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=73550 y=-13072 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=43917 y=1897 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.IN2 VSS 7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=15992 y=30564 nfet_03v3
x D16 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=70760 y=-25423 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.QB VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q VSS s=11648,328 d=19712,624 l=112 w=224 x=7726 y=53769 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q a_66336_n7102# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=66440 y=-7101 nfet_03v3
x a_89214_1773# VSS OUT1 VSS s=29120,664 d=29120,664 l=100 w=560 x=92512 y=337 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT a_69089_n23489# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=69193 y=-23128 nfet_03v3
x a_22966_11778# VDD PFD_T2_0.INV_mag_0.IN VDD s=5200,204 d=8800,376 l=100 w=100 x=25008 y=11635 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD a_65792_n8340# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=66872 y=-7855 pfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=25810 y=441 nfet_03v3
x a_69768_n8340# 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=69984 y=-7855 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A a_77222_n7102# a_77422_n7102# VSS s=19712,624 d=11648,328 l=112 w=224 x=77310 y=-7101 nfet_03v3
x a_45028_9906# a_44728_10426# a_45028_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=45028 y=9906 ppolyf_u
x UP Tappered_Buffer_7.IN VDD_TEST VDD_TEST s=5200,204 d=8800,376 l=100 w=100 x=12035 y=13286 pfet_03v3
x VDD VDD VDD VDD d=19712,624 l=112 w=224 x=71814 y=-22203 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=74280 y=-18204 nfet_03v3
x D12 VDD a_77222_n8296# VDD s=11648,328 d=11648,328 l=112 w=224 x=77742 y=-7855 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=71740 y=-7482 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUT a_25706_n567# VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VSS s=5200,204 d=5200,204 l=168 w=100 x=29127 y=-62 nfet_03v3
x LD1 a_62766_n14623# a_62566_n14623# VSS s=11648,328 d=19712,624 l=112 w=224 x=63302 y=-14622 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT a_65904_n25455# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=65992 y=-25454 pfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=88140 y=-22702 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_33465_n13577# a_34009_n13533# VSS s=19712,624 d=11648,328 l=112 w=224 x=33897 y=-13532 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=76850 y=-6682 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B a_74786_n11944# a_74786_n13352# VDD s=11648,328 d=11648,328 l=112 w=224 x=75306 y=-11943 pfet_03v3
x a_90846_3167# VDD_TEST a_89214_1773# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=92886 y=3327 pfet_03v3
x D1 a_15290_n18869# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=15394 y=-18868 nfet_03v3
x a_74786_n14784# VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D VSS s=19712,624 d=19712,624 l=112 w=224 x=75522 y=-14783 nfet_03v3
x D17G a_62833_n24524# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=62937 y=-24523 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_14944_n15271# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16611 y=-15672 pfet_03v3
x Q11 VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=65182 y=-22903 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.D VDD s=11648,328 d=11648,328 l=112 w=224 x=-1210 y=37959 pfet_03v3
x a_46528_9078# a_46228_9598# a_46528_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=46528 y=9078 ppolyf_u
x 7b_divider_magic_1.OR_magic_1.VOUT VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=8448 y=29187 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT a_66320_n24524# VSS s=11648,328 d=11648,328 l=112 w=224 x=66208 y=-24523 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=82611 y=-15875 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B a_28381_n15772# a_28293_n16212# VDD s=19712,624 d=11648,328 l=112 w=224 x=28813 y=-15243 pfet_03v3
x VSS VSS VSS VSS d=49280,1296 l=100 w=560 x=6539 y=3241 nfet_03v3
x A1 VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=72764 y=-17747 pfet_03v3
x A1 VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=77062 y=-17748 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=71740 y=-11899 pfet_03v3
x Q17 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=58296 y=-24966 nfet_03v3
x Q02 VDD a_11285_n22920# VDD s=11648,328 d=11648,328 l=112 w=224 x=11589 y=-22919 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=33616 y=-9338 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D a_66793_n16137# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=67329 y=-15652 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55533 y=77797 cap_mim_2f0_m4m5_noshield
x D7 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=13445 y=58872 pfet_03v3
x a_43228_9078# a_43228_9598# a_42928_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=43228 y=9078 ppolyf_u
x a_50528_5246# VSS OUTB VSS s=29120,664 d=29120,664 l=100 w=560 x=50938 y=5370 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q VSS a_8336_56457# VSS s=11648,328 d=11648,328 l=112 w=224 x=8336 y=56777 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VDD a_60130_n11944# VDD s=19712,624 d=11648,328 l=112 w=224 x=60218 y=-12911 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A a_7743_50451# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=8711 y=50339 pfet_03v3
x D5 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16607 y=-20945 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT a_73567_n20520# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=73871 y=-20959 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=75172 y=-22241 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A a_15186_n7122# a_14642_n7166# VSS s=11648,328 d=19712,624 l=112 w=224 x=15722 y=-7121 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=11954 y=43791 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=26855 y=-19446 pfet_03v3
x ITAIL ITAIL G2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=-1451 y=10388 nfet_03v3
x Q04 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=17779 y=-24986 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B a_30632_n9019# a_30416_n9019# VSS s=11648,328 d=11648,328 l=112 w=224 x=30736 y=-9018 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT a_17523_n19011# a_17723_n19011# VSS s=19712,624 d=11648,328 l=112 w=224 x=17611 y=-18650 nfet_03v3
x Q16 a_78885_n10972# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=78973 y=-10971 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=26195 y=3015 pfet_03v3
x Q26 a_3007_39938# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3491 y=40458 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD a_14642_n13577# VDD s=11648,328 d=11648,328 l=112 w=224 x=15506 y=-13092 pfet_03v3
x D7 VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B VSS s=19712,624 d=11648,328 l=112 w=224 x=17486 y=43887 nfet_03v3
x 7b_divider_magic_0.OR_magic_2.A VDD a_87746_n11954# VDD s=11648,328 d=11648,328 l=112 w=224 x=88050 y=-11953 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT a_8206_n23367# VSS s=11648,328 d=11648,328 l=112 w=224 x=8094 y=-23366 nfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=36398 y=-9339 pfet_03v3
x a_1881_45233# VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=2365 y=45233 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD a_58922_n25455# VDD s=11648,328 d=11648,328 l=112 w=224 x=59226 y=-25454 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT VSS a_30234_n6845# VSS s=11648,328 d=19712,624 l=112 w=224 x=30970 y=-6844 nfet_03v3
x LD1 a_58590_n8297# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=58894 y=-7856 pfet_03v3
x Q21 a_1160_39283# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3580 y=39387 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=33488 y=-18990 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.P2 VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10260 y=40585 pfet_03v3
x a_6505_4677# VSS DN_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=7355 y=3937 nfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=-840 y=26270 pfet_03v3
x D8 VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=15423 y=51986 nfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=94314 y=2513 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A a_7259_50987# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=7303 y=50339 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD a_18405_n25475# VDD s=11648,328 d=11648,328 l=112 w=224 x=18709 y=-25474 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=6176 y=7878 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=26179 y=-19446 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=30180 y=-17760 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD s=5200,204 d=5200,204 l=100 w=100 x=43713 y=1661 pfet_03v3
x a_8137_6071# VSS a_6505_4677# VSS s=29120,664 d=29120,664 l=100 w=560 x=10211 y=3937 nfet_03v3
x a_50528_5246# VSS OUTB VSS s=29120,664 d=29120,664 l=100 w=560 x=54202 y=6066 nfet_03v3
x D7 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=12988 y=59304 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=85463 y=-19419 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT a_8188_n20046# VSS s=11648,328 d=11648,328 l=112 w=224 x=8076 y=-20045 nfet_03v3
x Q03 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=6732 y=-17968 pfet_03v3
x Q25 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17943 y=54801 pfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=7068 y=-12279 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=92998 y=-15469 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VDD VCO_DFF_C_0.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=46198 y=1039 pfet_03v3
x A1 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=83682 y=-9775 nfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=14763 y=31939 pfet_03v3
x A1 VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=74064 y=-22698 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=14762 y=41261 pfet_03v3
x a_18618_n16344# 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=18834 y=-16276 pfet_03v3
x S4 a_42763_5679# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=43375 y=6145 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=43713 y=-604 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A a_27612_n11964# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=27700 y=-11963 pfet_03v3
x a_29818_7696# DN DN_INPUT VDD s=8736,272 d=14784,512 l=100 w=168 x=30499 y=7310 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=6769 y=28179 pfet_03v3
x a_50630_6066# a_50528_5246# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53624 y=8360 pfet_03v3
x Q26 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13445 y=57856 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D VDD a_25383_n16157# VDD s=11648,328 d=11648,328 l=112 w=224 x=25703 y=-15672 pfet_03v3
x S6 VDD a_18508_8715# VDD s=8736,272 d=8736,272 l=100 w=168 x=18916 y=9181 pfet_03v3
x LD0 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=6852 y=-10679 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=38809 y=3934 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A a_70734_n18991# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=70822 y=-18187 pfet_03v3
x a_25122_n15227# a_25538_n15227# a_25383_n15673# VSS s=11648,328 d=11648,328 l=112 w=224 x=25642 y=-15226 nfet_03v3
x a_81366_n8999# VDD 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=19712,624 l=112 w=224 x=82102 y=-7711 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=25700 y=-7502 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=43917 y=473 nfet_03v3
x DN Tappered_Buffer_8.IN VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=12072 y=7626 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.OR_magic_2.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=36910 y=-17753 pfet_03v3
x Q02 a_29222_n11081# a_29438_n11081# VDD s=11648,328 d=11648,328 l=112 w=224 x=29326 y=-11080 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VCO_DFF_C_0.VCO_C_0.OUTB VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=31593 y=-265 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_7142_38040# a_7098_39008# VSS s=11648,328 d=19712,624 l=112 w=224 x=7142 y=38576 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q VDD a_77222_n12319# VDD s=11648,328 d=11648,328 l=112 w=224 x=77742 y=-11878 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=33776 y=-22721 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=10267 y=43632 pfet_03v3
x a_45028_11562# a_44728_12082# a_45028_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=45028 y=11562 ppolyf_u
x 7b_divider_magic_1.DFF_magic_0.D VDD a_n90_33487# VDD s=11648,328 d=11648,328 l=112 w=224 x=-23 y=34595 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_29489_n15150# a_30033_n14643# VSS s=19712,624 d=11648,328 l=112 w=224 x=29921 y=-14642 nfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=58218 y=-6683 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=40591 y=-15956 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A a_62766_n15817# a_62566_n15817# VSS s=11648,328 d=19712,624 l=112 w=224 x=63302 y=-15816 nfet_03v3
x a_8137_6071# VDD_TEST a_6505_4677# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8953 y=6231 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN VSS 7b_divider_magic_1.mux_magic_0.IN1 VSS s=19712,624 d=11648,328 l=112 w=224 x=7219 y=24700 nfet_03v3
x D8 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10468 y=52418 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10261 y=32911 pfet_03v3
x G2_1 VSS G2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=-1043 y=10388 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_81640_n11999# a_81440_n11999# VDD s=11648,328 d=11648,328 l=112 w=224 x=81744 y=-11998 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD a_10437_59883# VDD s=11648,328 d=19712,624 l=112 w=224 x=10437 y=60619 pfet_03v3
x G_sink_dn G_sink_dn VSS VSS s=6240,224 d=10560,416 l=100 w=120 x=1656 y=15004 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.OR_magic_2.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=87628 y=-17733 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A a_69555_n25455# VDD s=11648,328 d=19712,624 l=112 w=224 x=70291 y=-25454 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VDD a_74786_n11944# VDD s=19712,624 d=11648,328 l=112 w=224 x=74874 y=-12427 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B a_83419_n16192# a_83507_n15752# VDD s=19712,624 d=11648,328 l=112 w=224 x=83507 y=-16191 pfet_03v3
x D3 VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=9211 y=-22923 nfet_03v3
x a_50708_569# OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=51730 y=693 nfet_03v3
x a_44728_8250# a_44728_8770# a_44428_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=44728 y=8250 ppolyf_u
x 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_4518_56714# a_4518_56914# VDD s=19712,624 d=11648,328 l=112 w=224 x=5002 y=57234 pfet_03v3
x D26G VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=17943 y=51890 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=22698 y=-17767 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=1839 y=30775 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=32719 y=-23482 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=54610 y=5370 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.QB VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q VDD s=11648,328 d=19712,624 l=112 w=224 x=26811 y=-10455 pfet_03v3
x a_7440_n9427# 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8608 y=-9866 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=53710 y=-8027 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=16398 y=-6702 pfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=-432 y=26270 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=21508 y=-12719 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B VDD a_70734_n23489# VDD s=11648,328 d=11648,328 l=112 w=224 x=71038 y=-22685 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=90234 y=2513 pfet_03v3
x LD2 a_815_41801# a_308_41257# VSS s=11648,328 d=19712,624 l=112 w=224 x=815 y=42337 nfet_03v3
x D12 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B VDD s=11648,328 d=11648,328 l=112 w=224 x=75760 y=-25423 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=77494 y=-22242 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=27527 y=2605 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_66793_n16137# a_66593_n16137# VDD s=11648,328 d=11648,328 l=112 w=224 x=66897 y=-16136 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.QB a_18618_n11127# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19266 y=-11059 pfet_03v3
x a_10179_48177# 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=10223 y=48177 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62347 y=77797 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_0.7b_counter_0.MDFF_7.QB 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=81068 y=-11998 pfet_03v3
x a_18618_n13577# VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=18618 y=-13092 pfet_03v3
x a_76533_n10436# VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.QB VDD s=19712,624 d=11648,328 l=112 w=224 x=77529 y=-10435 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_61877_n6783# a_61616_n7713# VDD s=11648,328 d=11648,328 l=112 w=224 x=62413 y=-6782 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD a_15186_n8316# a_14642_n8360# VSS s=11648,328 d=19712,624 l=112 w=224 x=15722 y=-8315 nfet_03v3
x a_38847_n18160# VDD 7b_divider_magic_2.mux_magic_0.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=39799 y=-17719 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=89826 y=1817 pfet_03v3
x D5 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=16391 y=-20488 nfet_03v3
x F_IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10268 y=42153 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT VSS s=11648,328 d=11648,328 l=112 w=224 x=24022 y=-18226 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=33215 y=-17760 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VDD a_12956_n16212# VDD s=19712,624 d=11648,328 l=112 w=224 x=13044 y=-15243 pfet_03v3
x A1 VSS 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=81330 y=-18197 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_25538_n10010# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=26074 y=-10009 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT a_11701_n18869# VSS s=11648,328 d=11648,328 l=112 w=224 x=11589 y=-18868 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT a_58940_n17918# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=59028 y=-17917 pfet_03v3
x LD1 VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=61762 y=-10219 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=38808 y=3598 nfet_03v3
x a_n841_25530# PRE_SCALAR VSS VSS s=29120,664 d=49280,1296 l=100 w=560 x=4701 y=24094 nfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=8395 y=57453 pfet_03v3
x a_20787_n20540# 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=21955 y=-20979 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.D VDD s=11648,328 d=11648,328 l=112 w=224 x=85658 y=-9318 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B VSS a_4463_54859# VSS s=11648,328 d=19712,624 l=112 w=224 x=5871 y=54531 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=41905 y=71637 cap_mim_2f0_m4m5_noshield
x a_81366_n8999# VSS 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT VSS s=11648,328 d=19712,624 l=112 w=224 x=82102 y=-8638 nfet_03v3
x Q24 a_17490_49268# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17490 y=49788 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=31997 y=2595 pfet_03v3
x 7b_divider_magic_2.mux_magic_0.IN1 a_39047_n18160# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=39151 y=-18159 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A a_74786_n8135# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=74874 y=-8134 nfet_03v3
x ITAIL_SINK VDD ITAIL_SINK VDD s=6304,328 d=6304,328 l=112 w=56 x=33283 y=10917 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D VDD a_35743_n8400# VDD s=11648,328 d=19712,624 l=112 w=224 x=36063 y=-7476 pfet_03v3
x a_5326_9314# VSS UP_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=6992 y=8574 nfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=88217 y=-14249 pfet_03v3
x S5 VDD A_MUX_6.Tr_Gate_1.CLK VDD s=8800,376 d=5200,204 l=100 w=100 x=37923 y=11269 pfet_03v3
x Q14 VDD a_69555_n24971# VDD s=11648,328 d=11648,328 l=112 w=224 x=69859 y=-24970 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=36393 y=-23941 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_15186_n13533# a_14642_n13577# VSS s=11648,328 d=19712,624 l=112 w=224 x=15722 y=-13532 nfet_03v3
x S2 a_29875_10702# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=30556 y=9894 pfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=57786 y=-10659 pfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=37320 y=3934 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A a_8292_39008# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=38144 pfet_03v3
x Q15 VSS a_70312_n12319# VSS s=11648,328 d=11648,328 l=112 w=224 x=70632 y=-12318 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A VSS a_17510_n8199# VSS s=11648,328 d=19712,624 l=112 w=224 x=18158 y=-8154 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B VSS a_12956_n9588# VSS s=11648,328 d=19712,624 l=112 w=224 x=13260 y=-9587 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=23130 y=-22718 nfet_03v3
x G_sink_up G_sink_dn G_sink_up VSS s=6240,224 d=6240,224 l=100 w=120 x=1248 y=15004 nfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7729 y=5417 pfet_03v3
x a_89214_1773# VSS OUT1 VSS s=29120,664 d=29120,664 l=100 w=560 x=90880 y=1033 nfet_03v3
x a_4331_59889# VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=4398 y=59889 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B a_60130_n11944# a_60130_n13352# VDD s=11648,328 d=19712,624 l=112 w=224 x=60434 y=-12427 pfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=54560 y=-9507 pfet_03v3
x a_50528_5246# VSS OUTB VSS s=49280,1296 d=29120,664 l=100 w=560 x=50530 y=5370 nfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=60157 y=6857 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=2739 y=57453 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A VDD d=19712,624 l=112 w=224 x=10707 y=49894 pfet_03v3
x Q01 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14464 y=-22466 pfet_03v3
x ITAIL ITAIL G2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=996 y=10388 nfet_03v3
x a_62566_n14623# VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=63518 y=-15062 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=86990 y=-11005 pfet_03v3
x a_90846_3167# a_89214_1773# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=94348 y=1033 nfet_03v3
x Q26 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT a_12545_56406# VSS s=11648,328 d=19712,624 l=112 w=224 x=12545 y=57142 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=53302 y=-8027 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD a_n886_41257# VDD s=11648,328 d=11648,328 l=112 w=224 x=-818 y=42121 pfet_03v3
x D14 VSS a_73446_n14623# VSS s=11648,328 d=11648,328 l=112 w=224 x=73766 y=-14622 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD a_5525_45233# VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=46097 pfet_03v3
x G2_1 SD2_1 VSS VSS s=10400,304 d=10400,304 l=100 w=200 x=-1655 y=12051 nfet_03v3
x A1 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=73196 y=-22698 nfet_03v3
x a_5525_34816# 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=5592 y=35032 pfet_03v3
x G2_1 VSS SD2_1 VSS s=17600,576 d=10400,304 l=100 w=200 x=-1859 y=11600 nfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT VSS 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=37283 y=-14726 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_66593_n10920# a_66793_n10920# VDD s=19712,624 d=11648,328 l=112 w=224 x=67113 y=-10435 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.VCO_C_0.INV_2_5.IN a_25706_n567# VSS s=8800,376 d=5200,204 l=168 w=100 x=28855 y=-62 nfet_03v3
x D6 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13120 y=-20945 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A a_29489_n16344# a_30033_n15837# VSS s=19712,624 d=11648,328 l=112 w=224 x=29921 y=-15836 nfet_03v3
x a_6958_10708# VDD_TEST a_5326_9314# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8590 y=10868 pfet_03v3
x D16 VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=70976 y=-20468 nfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=35054 y=1446 pfet_03v3
x G2_1 G2_1 VSS VSS s=10400,304 d=10400,304 l=100 w=200 x=-23 y=10836 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=76072 y=-23928 pfet_03v3
x D0 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=9625 y=-20945 pfet_03v3
x a_86893_n8380# VSS 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VSS s=11648,328 d=19712,624 l=112 w=224 x=88105 y=-8379 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=76634 y=-7482 nfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52808 y=6850 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A a_14677_48177# a_15648_48721# VSS s=19712,624 d=11648,328 l=112 w=224 x=16008 y=48177 nfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=8800,376 l=168 w=100 x=38408 y=2598 nfet_03v3
x Q23 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT a_11368_59883# VSS s=11648,328 d=19712,624 l=112 w=224 x=11368 y=60619 nfet_03v3
x 7b_divider_magic_2.CLK a_33465_n15150# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=34113 y=-15082 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D a_33798_n8400# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=33902 y=-7476 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.QB VDD a_3075_49879# VDD s=11648,328 d=11648,328 l=112 w=224 x=3559 y=49231 pfet_03v3
x DN Tappered_Buffer_8.IN VDD_TEST VDD_TEST s=5200,204 d=5200,204 l=100 w=100 x=12072 y=8184 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=86155 y=-15435 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=23857 y=-23483 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89603 y=53157 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.OUT VSS a_50810_1389# VSS s=49280,1296 d=29120,664 l=100 w=560 x=50710 y=1389 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_7098_39008# a_7142_38040# VSS s=19712,624 d=11648,328 l=112 w=224 x=7142 y=37928 nfet_03v3
x Q11 VDD a_80372_n11061# VDD s=19712,624 d=11648,328 l=112 w=224 x=80260 y=-9608 pfet_03v3
x LD2 VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=2 y=52315 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A VSS a_83507_n13396# VSS s=11648,328 d=19712,624 l=112 w=224 x=84155 y=-13351 nfet_03v3
x a_14642_n12383# VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=14642 y=-11898 pfet_03v3
x a_309_59889# 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=376 y=60105 pfet_03v3
x a_64106_n9568# VDD Q17 VDD s=19712,624 d=19712,624 l=112 w=224 x=64842 y=-10491 pfet_03v3
x a_68660_n8179# 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=68660 y=-7694 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q VSS 7b_divider_magic_1.DFF_magic_0.D VSS s=19712,624 d=11648,328 l=112 w=224 x=732 y=35928 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C a_19584_n23509# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20104 y=-22705 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=27503 y=-23940 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_30767_n12949# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=31303 y=-12948 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD a_3076_55913# VDD s=11648,328 d=11648,328 l=112 w=224 x=3560 y=56777 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT a_18405_n20977# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=18493 y=-20976 pfet_03v3
x a_50708_569# VSS OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=54382 y=1389 nfet_03v3
x a_29818_7696# DN DN_INPUT VDD s=8736,272 d=8736,272 l=100 w=168 x=30091 y=7310 pfet_03v3
x Q05 a_14754_n24991# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=14842 y=-24990 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B a_19784_n19011# a_20000_n19011# VSS s=11648,328 d=11648,328 l=112 w=224 x=19888 y=-18650 nfet_03v3
x Q05 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14344 y=-20945 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=43509 y=1031 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.QB VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q VSS s=11648,328 d=19712,624 l=112 w=224 x=12498 y=-7732 nfet_03v3
x a_35743_n8400# 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=36739 y=-7952 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=35005 y=-12279 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VDD a_74786_n6727# VDD s=19712,624 d=11648,328 l=112 w=224 x=74874 y=-7210 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB a_44716_1837# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=44804 y=1837 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=21724 y=-11038 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=25923 y=2195 pfet_03v3
x a_45028_10734# a_45028_11254# a_44728_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=45028 y=10734 ppolyf_u
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN VDD 7b_divider_magic_0.mux_magic_0.IN1 VDD s=11648,328 d=11648,328 l=112 w=224 x=94947 y=-14242 pfet_03v3
x D16G 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=67325 y=-25423 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=10724 y=45367 nfet_03v3
x A1 VSS a_58790_n14623# VSS s=11648,328 d=11648,328 l=112 w=224 x=59110 y=-14622 nfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54152 y=-9507 pfet_03v3
x D13 VSS a_66336_n8296# VSS s=11648,328 d=11648,328 l=112 w=224 x=66656 y=-8295 nfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=28317 y=2603 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.QB 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=232 y=55999 nfet_03v3
x G2_1 VSS G2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=588 y=10388 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B a_59338_n24524# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=59442 y=-24523 nfet_03v3
x a_69768_n8340# 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=69768 y=-8295 nfet_03v3
x LD1 VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=57786 y=-7483 nfet_03v3
x Q27 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=12988 y=61567 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT a_10437_59883# 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=10437 y=59971 pfet_03v3
x a_68660_n13396# 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=68660 y=-12911 pfet_03v3
x a_73246_n8296# VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=74414 y=-8295 nfet_03v3
x a_89214_1773# OUT1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=90268 y=1033 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A a_17422_n6747# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=18158 y=-7230 pfet_03v3
x a_44728_7422# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=44728 y=7422 ppolyf_u
x PFD_T2_0.INV_mag_0.IN PFD_T2_0.INV_mag_0.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=25894 y=10468 pfet_03v3
x D12 a_77422_n8296# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=77526 y=-8295 nfet_03v3
x Q21 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14966 y=54249 pfet_03v3
x D16G 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=67541 y=-24966 nfet_03v3
x a_n754_50883# VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=-269 y=50987 pfet_03v3
x ITAIL SD2_1 G1_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=-1247 y=12051 nfet_03v3
x a_10466_n12949# a_10727_n12503# a_10882_n12949# VSS s=11648,328 d=11648,328 l=112 w=224 x=11202 y=-12948 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=38809 y=2926 nfet_03v3
x a_n886_53639# VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=-818 y=53639 pfet_03v3
x D4 a_18821_n24544# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=18925 y=-24543 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B a_68660_n10535# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=69092 y=-9566 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=33873 y=2599 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=86155 y=-12699 nfet_03v3
x a_77222_n7102# VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=78390 y=-7101 nfet_03v3
x a_6958_10708# VDD_TEST a_5326_9314# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8182 y=10868 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT a_17723_n19011# a_17523_n19011# VSS s=11648,328 d=19712,624 l=112 w=224 x=18259 y=-19010 nfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10177 y=5417 pfet_03v3
x D10 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=14966 y=58854 pfet_03v3
x LD1 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=61978 y=-11019 pfet_03v3
x a_58489_5253# VSS A1 VSS s=29120,664 d=29120,664 l=100 w=560 x=62163 y=6073 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=85895 y=-18960 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=20374 y=-16255 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=63999 y=5377 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD a_17974_59901# VDD s=11648,328 d=19712,624 l=112 w=224 x=17974 y=60637 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT VSS a_17537_45456# VSS s=11648,328 d=11648,328 l=112 w=224 x=17537 y=45776 nfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=91662 y=1817 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT a_62417_n20957# 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=62937 y=-20956 pfet_03v3
x a_62566_n15817# VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=63518 y=-16256 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.AND2_magic_0.A VDD a_10152_28482# VDD s=11648,328 d=11648,328 l=112 w=224 x=10219 y=29346 pfet_03v3
x a_89997_n19334# VSS 7b_divider_magic_0.mux_magic_0.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=91165 y=-19333 nfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=60973 y=7553 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=76288 y=-23471 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.QB VSS a_73446_n15817# VSS s=11648,328 d=11648,328 l=112 w=224 x=73766 y=-15816 nfet_03v3
x Q14 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=68713 y=-20925 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=84494 y=-22242 pfet_03v3
x a_32357_n13416# 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=32357 y=-12447 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=20374 y=-6702 pfet_03v3
x PFD_T2_0.INV_mag_0.IN VSS PFD_T2_0.INV_mag_0.OUT VSS s=8800,376 d=8800,376 l=100 w=100 x=25781 y=10789 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD a_65904_n20957# VDD s=11648,328 d=11648,328 l=112 w=224 x=66208 y=-20956 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B a_68660_n15752# a_68572_n16192# VDD s=19712,624 d=11648,328 l=112 w=224 x=69092 y=-15223 pfet_03v3
x A1 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=85709 y=-10540 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q a_14642_n7166# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=15290 y=-6681 pfet_03v3
x PFD_T2_0.FDIV PFD_T2_0.INV_mag_1.IN a_22881_9554# VSS s=5200,204 d=5200,204 l=100 w=100 x=23173 y=9554 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT VSS a_17537_47086# VSS s=11648,328 d=11648,328 l=112 w=224 x=17537 y=47406 nfet_03v3
x a_4331_49663# VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=49663 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.QB 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=29918 y=-12502 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD a_26072_n7122# VDD s=19712,624 d=11648,328 l=112 w=224 x=26160 y=-6681 pfet_03v3
x D7 a_11346_28482# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=11413 y=29562 pfet_03v3
x a_22967_8787# VDD PFD_T2_0.INV_mag_1.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=23377 y=8866 pfet_03v3
x Q06 VSS a_7640_n10621# VSS s=11648,328 d=11648,328 l=112 w=224 x=7960 y=-10620 nfet_03v3
x F_IN VSS a_815_48911# VSS s=11648,328 d=11648,328 l=112 w=224 x=815 y=49231 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT VSS a_22617_n25038# VSS s=11648,328 d=11648,328 l=112 w=224 x=22937 y=-25037 nfet_03v3
x LD1 a_58590_n8297# a_58790_n8297# VSS s=19712,624 d=11648,328 l=112 w=224 x=58678 y=-8296 nfet_03v3
x a_7098_39008# 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=7582 y=39008 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B a_7259_40116# a_7743_39580# VDD s=11648,328 d=19712,624 l=112 w=224 x=8711 y=40116 pfet_03v3
x 7b_divider_magic_0.OR_magic_2.A VDD a_87746_n11954# VDD s=19712,624 d=11648,328 l=112 w=224 x=87834 y=-12921 pfet_03v3
x Q03 a_33465_n16344# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=34113 y=-16276 pfet_03v3
x a_5525_45233# 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=45449 pfet_03v3
x a_22966_11778# PFD_T2_0.INV_mag_0.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23580 y=11635 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A a_4463_44037# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=5431 y=44773 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=90196 y=-9311 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=31531 y=-18980 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VDD a_8980_n11964# VDD s=19712,624 d=11648,328 l=112 w=224 x=9068 y=-12447 pfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52520 y=-9507 pfet_03v3
x Q02 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10659 y=-22466 pfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10585 y=4721 pfet_03v3
x Q21 a_1160_39283# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=2612 y=39387 pfet_03v3
x LD2 a_308_41257# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=375 y=42337 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=35408 y=-11025 pfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=49868 y=-9507 pfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7321 y=5417 pfet_03v3
x F_IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16440 y=41642 pfet_03v3
x F_IN VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=11939 y=35858 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.QB a_8336_48911# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=8336 y=49015 nfet_03v3
x a_7259_40116# VSS Q24 VSS s=19712,624 d=19712,624 l=112 w=224 x=7303 y=40116 nfet_03v3
x A1 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=82249 y=-18960 nfet_03v3
x Q22 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14966 y=57838 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.p3_gen_magic_0.P3 VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=79710 y=-22234 pfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=6142 y=9358 pfet_03v3
x A1 7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=83573 y=-18962 nfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=6550 y=10868 pfet_03v3
x D4 a_11616_n14643# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=11720 y=-14642 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=35624 y=-10568 nfet_03v3
x 7b_divider_magic_0.mux_magic_0.AND2_magic_0.A VDD a_89997_n18140# VDD s=19712,624 d=11648,328 l=112 w=224 x=90085 y=-17699 pfet_03v3
x a_84948_n8380# LD1 VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=85944 y=-7456 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A VDD a_28293_n16212# VDD s=11648,328 d=19712,624 l=112 w=224 x=29029 y=-16211 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A a_23636_n11964# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=23724 y=-11963 pfet_03v3
x D12 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT a_58922_n20473# VDD s=11648,328 d=19712,624 l=112 w=224 x=59658 y=-20472 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B a_78762_n6727# a_78762_n8135# VDD s=11648,328 d=11648,328 l=112 w=224 x=79282 y=-6726 pfet_03v3
x Q25 VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=12988 y=54369 nfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=37320 y=2926 nfet_03v3
x Q14 VSS a_58790_n15817# VSS s=11648,328 d=11648,328 l=112 w=224 x=59110 y=-15816 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS a_11285_n23367# VSS s=11648,328 d=19712,624 l=112 w=224 x=12021 y=-23366 nfet_03v3
x F_IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=15981 y=42102 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=76850 y=-7042 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=7991 y=25973 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=38449 y=-11025 pfet_03v3
x ITAIL ITAIL G2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=-635 y=10388 nfet_03v3
x PFD_T2_0.INV_mag_1.IN a_23837_9553# VSS VSS s=8800,376 d=5200,204 l=100 w=100 x=23925 y=9808 nfet_03v3
x Q12 VDD a_73246_n12319# VDD s=11648,328 d=11648,328 l=112 w=224 x=73766 y=-11878 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS a_7790_n23367# VSS s=11648,328 d=19712,624 l=112 w=224 x=8526 y=-23366 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT a_11368_59883# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=11368 y=59971 nfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52400 y=6850 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.DFF_magic_0.D VSS s=11648,328 d=11648,328 l=112 w=224 x=32372 y=-18219 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN VSS 7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=11490 y=35009 nfet_03v3
x a_66593_n10920# a_67070_n9990# a_66094_n10034# VSS s=11648,328 d=11648,328 l=112 w=224 x=67174 y=-9989 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=82611 y=-16235 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT a_71937_n25018# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=72673 y=-25457 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=38418 y=-15948 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT a_17974_52919# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17974 y=53439 pfet_03v3
x PFD_T2_0.INV_mag_0.IN PFD_T2_0.Buffer_V_2_1.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23580 y=11275 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89603 y=46997 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=38665 y=-10568 nfet_03v3
x a_17510_n8199# 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=17510 y=-8154 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=33272 y=-19447 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=71740 y=-12259 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=35221 y=-12719 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS a_11267_n20046# VSS s=11648,328 d=19712,624 l=112 w=224 x=12003 y=-20045 nfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55436 y=2173 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_232_57191# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=232 y=57727 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=30612 y=-17760 pfet_03v3
x Q05 VSS a_19162_n12339# VSS s=11648,328 d=11648,328 l=112 w=224 x=19482 y=-12338 nfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=56072 y=6850 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS a_7772_n20046# VSS s=11648,328 d=19712,624 l=112 w=224 x=8508 y=-20045 nfet_03v3
x a_46228_8250# a_45928_8770# a_46228_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=46228 y=8250 ppolyf_u
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=19712,624 l=112 w=224 x=14761 y=44691 pfet_03v3
x a_n90_29614# 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=899 y=30046 nfet_03v3
x a_22966_11778# PFD_T2_0.INV_mag_0.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23172 y=11635 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=76015 y=-22241 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.OR_magic_0.A VDD a_10284_27286# VDD s=11648,328 d=19712,624 l=112 w=224 x=10284 y=28022 pfet_03v3
x Q16 a_58790_n10601# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=58894 y=-10600 nfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52112 y=-9507 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT a_17523_n19011# a_17723_n19011# VSS s=19712,624 d=11648,328 l=112 w=224 x=17611 y=-19010 nfet_03v3
x F_IN VSS a_n379_45777# VSS s=11648,328 d=11648,328 l=112 w=224 x=-378 y=46097 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT VSS a_72137_n20520# VSS s=11648,328 d=11648,328 l=112 w=224 x=72457 y=-20519 nfet_03v3
x a_6505_4677# VSS DN_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=8987 y=3937 nfet_03v3
x UP VDD_TEST Tappered_Buffer_7.IN VDD_TEST s=5200,204 d=5200,204 l=100 w=100 x=11831 y=13522 pfet_03v3
x PFD_T2_0.INV_mag_0.OUT PFD_T2_0.Buffer_V_2_0.IN VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=24945 y=9553 nfet_03v3
x LD2 VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=-797 y=48339 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D VDD a_37671_n8400# VDD s=11648,328 d=19712,624 l=112 w=224 x=37991 y=-7476 pfet_03v3
x D1 a_14642_n8360# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=15290 y=-7875 pfet_03v3
x a_27423_7180# DN1 DN VDD s=14784,512 d=8736,272 l=100 w=168 x=27423 y=7308 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D VSS a_4518_56714# VSS s=11648,328 d=19712,624 l=112 w=224 x=5448 y=57943 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_77422_n13513# a_77222_n13513# VSS s=11648,328 d=19712,624 l=112 w=224 x=77958 y=-13512 nfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=27170 y=-230 nfet_03v3
x D11 a_7142_56457# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=7142 y=56561 nfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=84761 y=-23921 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=11489 y=41426 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD a_26072_n8316# VDD s=19712,624 d=11648,328 l=112 w=224 x=26160 y=-7875 pfet_03v3
x Tappered_Buffer_8.IN VSS a_8137_6071# VSS s=29120,664 d=29120,664 l=100 w=560 x=11843 y=3937 nfet_03v3
x a_50528_5246# VSS OUTB VSS s=29120,664 d=29120,664 l=100 w=560 x=55834 y=6066 nfet_03v3
x S3 VDD A_MUX_4.Tr_Gate_1.CLK VDD s=5200,204 d=5200,204 l=100 w=100 x=29057 y=7550 pfet_03v3
x 7b_divider_magic_0.mux_magic_0.OR_magic_0.A VDD a_91537_n17765# VDD s=19712,624 d=11648,328 l=112 w=224 x=91625 y=-18248 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VCO_DFF_C_0.VCO_C_0.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=31554 y=1042 pfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=56252 y=2869 pfet_03v3
x G1_1 G1_1 G1_2 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=1812 y=13570 pfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=6142 y=10868 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=87003 y=-19419 pfet_03v3
x Q07 a_7772_n24991# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=7860 y=-24990 pfet_03v3
x a_33798_n8400# LD0 VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=34794 y=-8399 nfet_03v3
x a_5326_9314# VSS UP_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=10664 y=7878 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.P3 VSS a_29583_n23694# VSS s=11648,328 d=19712,624 l=112 w=224 x=29887 y=-23693 nfet_03v3
x Q07 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=7362 y=-20945 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B a_n754_40261# a_n754_40061# VDD s=19712,624 d=11648,328 l=112 w=224 x=-269 y=40581 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D a_15643_n10940# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16179 y=-10455 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.QB VDD a_58590_n12319# VDD s=11648,328 d=11648,328 l=112 w=224 x=59110 y=-11878 pfet_03v3
x a_14944_n10054# VSS a_15056_n10010# VSS s=11648,328 d=11648,328 l=112 w=224 x=14944 y=-10009 nfet_03v3
x 7b_divider_magic_1.LD a_816_60433# a_309_59889# VSS s=11648,328 d=19712,624 l=112 w=224 x=816 y=60969 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q a_66336_n12319# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=66440 y=-12318 nfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=6769 y=30998 pfet_03v3
x A1 VSS a_70312_n8296# VSS s=11648,328 d=11648,328 l=112 w=224 x=70632 y=-8295 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=35637 y=-18982 nfet_03v3
x 7b_divider_magic_1.mux_magic_0.IN2 VDD a_11346_28482# VDD s=11648,328 d=11648,328 l=112 w=224 x=11413 y=28914 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=72874 y=-15875 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A VDD a_2526_50451# VDD s=19712,624 d=11648,328 l=112 w=224 x=3010 y=50339 pfet_03v3
x G2_1 VSS G2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=-227 y=10388 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A a_60130_n8136# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=60218 y=-8135 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A VDD a_64596_n6727# VDD s=11648,328 d=19712,624 l=112 w=224 x=65332 y=-6726 pfet_03v3
x a_4935_38147# 7b_divider_magic_1.7b_counter_0.MDFF_7.QB VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5002 y=38363 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=8395 y=37468 pfet_03v3
x S2 A_MUX_3.Tr_Gate_1.CLK VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=28910 y=11114 nfet_03v3
x a_29818_7696# DN_INPUT DN VDD s=14784,512 d=8736,272 l=100 w=168 x=29887 y=7310 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A a_8292_35032# a_8336_34064# VSS s=19712,624 d=11648,328 l=112 w=224 x=8336 y=33952 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=71308 y=-10658 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK VSS 7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=32452 y=-22719 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=63591 y=5377 nfet_03v3
x A1 a_58590_n14623# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=59326 y=-15062 pfet_03v3
x a_89214_1773# OUT1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=93124 y=337 nfet_03v3
x LD2 a_308_53639# a_815_52887# VSS s=19712,624 d=11648,328 l=112 w=224 x=815 y=52775 nfet_03v3
x D14 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=64072 y=-17948 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A a_60130_n14784# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=60218 y=-14783 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_85159_n14623# a_84615_n15130# VSS s=11648,328 d=19712,624 l=112 w=224 x=85695 y=-14622 nfet_03v3
x PFD_T2_0.FIN a_22966_11778# VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23172 y=11275 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_11746_n7733# 7b_divider_magic_2.7b_counter_0.MDFF_3.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=11850 y=-7732 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q a_11616_n15837# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=11720 y=-15836 nfet_03v3
x LD0 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=6852 y=-11039 pfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51356 y=2173 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=31997 y=3421 nfet_03v3
x A1 VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=87764 y=-9776 nfet_03v3
x A_MUX_2.Tr_Gate_1.CLK OUT01 PFD_T2_0.FDIV VSS s=8736,272 d=14784,512 l=100 w=168 x=21195 y=8071 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10267 y=45583 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=86717 y=-9775 nfet_03v3
x Q16 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=61791 y=-25423 pfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=64033 y=7553 pfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=58218 y=-7043 pfet_03v3
x a_17510_n8199# 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=17510 y=-7230 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35091 y=53157 cap_mim_2f0_m4m5_noshield
x a_73567_n20520# VSS 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C VSS s=19712,624 d=19712,624 l=112 w=224 x=74735 y=-20519 nfet_03v3
x Q15 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=65062 y=-25423 pfet_03v3
x a_19375_n2567# 7b_divider_magic_2.CLK A1 VDD s=8736,272 d=14784,512 l=100 w=168 x=20056 y=-2180 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=24238 y=-17767 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_26402_n10010# 7b_divider_magic_2.7b_counter_0.MDFF_6.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=26506 y=-10009 nfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7117 y=4721 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=31461 y=-15455 nfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=85394 y=-23929 pfet_03v3
x UP VDD_TEST Tappered_Buffer_7.IN VDD_TEST s=8800,376 d=5200,204 l=100 w=100 x=11423 y=13522 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A a_23636_n14804# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=23724 y=-14803 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=17943 y=58872 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_6032_45777# a_5525_45233# VSS s=11648,328 d=19712,624 l=112 w=224 x=6032 y=46313 nfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=91866 y=2513 pfet_03v3
x Q01 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=14248 y=-17968 pfet_03v3
x Q12 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=61809 y=-22903 nfet_03v3
x a_58590_n7103# VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=59542 y=-6662 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=8755 y=46989 pfet_03v3
x D3 a_29489_n15150# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=30137 y=-15082 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=90064 y=337 nfet_03v3
x a_50630_6066# VSS a_50528_5246# VSS s=29120,664 d=29120,664 l=100 w=560 x=51754 y=6066 nfet_03v3
x D0 VDD 7b_divider_magic_2.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=38475 y=-17740 pfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=89622 y=2513 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT VSS a_11150_50005# VSS s=19712,624 d=19712,624 l=112 w=224 x=11150 y=49893 nfet_03v3
x a_42763_5679# VCTRL_IN VCTRL_OBV VDD s=14784,512 d=8736,272 l=100 w=168 x=42763 y=5723 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=82179 y=-15435 nfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=42740 y=-15948 pfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52172 y=2869 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=37479 y=352 pfet_03v3
x D9 a_7098_45233# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=45881 pfet_03v3
x G1_2 VDD_TEST G1_2 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=1404 y=13570 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B a_17510_n8199# a_17422_n6747# VDD s=11648,328 d=11648,328 l=112 w=224 x=17726 y=-6746 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT a_68873_n23489# a_69089_n23489# VSS s=11648,328 d=11648,328 l=112 w=224 x=68977 y=-23488 nfet_03v3
x ITAIL_SINK ITAIL_SINK VDD VDD s=6304,328 d=6304,328 l=112 w=56 x=33751 y=11241 pfet_03v3
x D1 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=16511 y=-18425 nfet_03v3
x LD2 VSS 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=2 y=43013 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=71308 y=-15435 nfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=36825 y=-23941 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B a_4463_58893# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=5871 y=59213 nfet_03v3
x G1_2 VDD_TEST G1_2 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=-1451 y=13045 pfet_03v3
x a_60130_n9568# VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=60866 y=-10491 pfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=791 y=25574 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=93458 y=-15928 pfet_03v3
x a_90846_3167# a_89214_1773# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=93906 y=3327 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=20158 y=-7502 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD a_69768_n13557# VDD s=11648,328 d=11648,328 l=112 w=224 x=70632 y=-13072 pfet_03v3
x Q17 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=58296 y=-20925 pfet_03v3
x D3 a_34009_n13533# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=34113 y=-13532 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=25268 y=-6702 pfet_03v3
x A_MUX_5.Tr_Gate_1.CLK 7b_divider_magic_2.CLK A1 VSS s=14784,512 d=8736,272 l=100 w=168 x=19463 y=-2870 nfet_03v3
x a_64106_n9568# VDD Q17 VDD s=19712,624 d=19712,624 l=112 w=224 x=64842 y=-10007 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D a_30490_n12019# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=31458 y=-12018 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q VDD a_62566_n10601# VDD s=11648,328 d=11648,328 l=112 w=224 x=63086 y=-11040 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=60775 y=-25423 pfet_03v3
x a_n754_44237# 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=214 y=44125 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_1.mux_magic_0.IN1 VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=6762 y=25132 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=23181 y=-23940 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=93623 y=-14250 pfet_03v3
x F_IN VDD a_308_49663# VDD s=11648,328 d=11648,328 l=112 w=224 x=375 y=49231 pfet_03v3
x ITAIL SD2_1 G1_1 VSS s=10400,304 d=17600,576 l=100 w=200 x=2016 y=12051 nfet_03v3
x Q04 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=17779 y=-20945 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT a_69089_n18991# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=69754 y=-18630 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VDD a_60130_n6728# VDD s=19712,624 d=11648,328 l=112 w=224 x=60218 y=-7211 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=7763 y=3241 nfet_03v3
x G2_1 SD2_1 VSS VSS s=10400,304 d=10400,304 l=100 w=200 x=-839 y=12051 nfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8794 y=10054 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=55402 y=693 nfet_03v3
x a_7098_55913# 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=7142 y=55913 nfet_03v3
x S2 VDD a_29875_10702# VDD s=14784,512 d=8736,272 l=100 w=168 x=29944 y=9894 pfet_03v3
x a_64684_n13396# Q16 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=64684 y=-12911 pfet_03v3
x 7b_divider_magic_1.P2 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11954 y=40102 pfet_03v3
x a_68673_n18991# VDD 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=69409 y=-17703 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=35783 y=-9338 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=43713 y=795 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD a_8292_45233# VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=46097 pfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=7989 y=30079 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=76504 y=-23928 pfet_03v3
x D4 VDD a_11416_n14643# VDD s=11648,328 d=11648,328 l=112 w=224 x=11936 y=-15082 pfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=57786 y=-11019 pfet_03v3
x a_8292_35032# 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8776 y=35032 pfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=61789 y=6857 pfet_03v3
x S3 VSS a_29818_7696# VSS s=8736,272 d=14784,512 l=100 w=168 x=30110 y=7696 nfet_03v3
x P12 VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=79329 y=-18977 nfet_03v3
x Q26 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17943 y=57856 pfet_03v3
x a_22096_n9426# 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=23264 y=-9865 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VCO_DFF_C_0.VCO_C_0.OUTB VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=32001 y=-823 pfet_03v3
x a_46228_7422# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=46228 y=7422 ppolyf_u
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD a_10437_52799# VDD s=11648,328 d=19712,624 l=112 w=224 x=10437 y=53535 pfet_03v3
x LD2 VSS 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=2 y=46989 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT a_58922_n20957# 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=59442 y=-20956 pfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=59545 y=6857 pfet_03v3
x Q14 a_58590_n15817# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=59326 y=-16256 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A a_4463_58693# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=4947 y=59429 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A a_85159_n15817# a_84615_n16324# VSS s=11648,328 d=19712,624 l=112 w=224 x=85695 y=-15816 nfet_03v3
x D8 VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=10925 y=51986 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.QB VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q VDD s=19712,624 d=19712,624 l=112 w=224 x=26811 y=-16156 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=71308 y=-12699 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=24865 y=-18224 nfet_03v3
x D9 VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=15423 y=55575 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_7098_35032# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=34168 pfet_03v3
x D8 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14966 y=52418 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT a_18405_n20977# 7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A VDD s=11648,328 d=11648,328 l=112 w=224 x=18925 y=-20976 pfet_03v3
x G1_2 VDD_TEST SD0_1 VDD_TEST s=7040,336 d=4160,184 l=100 w=80 x=-1859 y=14366 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD a_14935_59883# VDD s=11648,328 d=19712,624 l=112 w=224 x=14935 y=60619 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.OR_magic_2.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=36694 y=-18210 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D VDD a_4518_56914# VDD s=11648,328 d=11648,328 l=112 w=224 x=4518 y=57666 pfet_03v3
x LD2 VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=2738 y=48339 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=5219 y=47907 nfet_03v3
x a_44716_n517# VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VDD s=8736,272 d=8736,272 l=100 w=168 x=44989 y=-130 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.P3 VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=79545 y=-23928 pfet_03v3
x Q13 a_80588_n11061# 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C VDD s=11648,328 d=19712,624 l=112 w=224 x=80692 y=-10576 pfet_03v3
x PFD_T2_0.Buffer_V_2_1.IN a_25556_11637# VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=25660 y=11637 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=5219 y=61861 nfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=31584 y=-22719 nfet_03v3
x G1_1 G1_1 G1_2 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=-1043 y=13045 pfet_03v3
x a_50708_569# VSS OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=52342 y=693 nfet_03v3
x A_MUX_6.Tr_Gate_1.CLK a_39080_11413# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=39761 y=10605 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=74331 y=-23461 nfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=383 y=25574 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB a_41879_n196# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=42083 y=270 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=36147 y=762 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=11954 y=43143 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_25122_n15227# a_25383_n16157# VDD s=11648,328 d=11648,328 l=112 w=224 x=26135 y=-16156 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.QB VSS a_58790_n7103# VSS s=11648,328 d=11648,328 l=112 w=224 x=59110 y=-7102 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A VDD a_64596_n11944# VDD s=11648,328 d=19712,624 l=112 w=224 x=65332 y=-11943 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=37046 y=-9339 pfet_03v3
x F_IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10724 y=46667 nfet_03v3
x a_58590_n8297# VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=59542 y=-7856 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D VSS a_7593_42855# VSS s=11648,328 d=19712,624 l=112 w=224 x=7726 y=43287 nfet_03v3
x ITAIL_SINK a_32731_10265# CP_1_0.VCTRL VDD s=6304,328 d=6304,328 l=112 w=56 x=34219 y=11241 pfet_03v3
x a_14677_48177# 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=14721 y=48177 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B VSS a_60130_n9568# VSS s=11648,328 d=19712,624 l=112 w=224 x=60434 y=-9567 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.DFF_magic_0.D 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=83738 y=-18199 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q a_29489_n16344# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=30137 y=-16276 pfet_03v3
x a_n841_25530# VSS PRE_SCALAR VSS s=49280,1296 d=29120,664 l=100 w=560 x=-806 y=24790 nfet_03v3
x a_90846_3167# a_89214_1773# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=93498 y=3327 pfet_03v3
x a_29791_n13168# a_29903_n12949# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=30439 y=-12948 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD VCO_DFF_C_0.VCO_C_0.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=31350 y=806 pfet_03v3
x S3 a_29818_7696# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=30499 y=6888 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=7955 y=48123 nfet_03v3
x a_4463_36036# VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=4947 y=36140 pfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8386 y=10054 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B VSS a_8980_n13372# VSS s=11648,328 d=19712,624 l=112 w=224 x=9284 y=-13371 nfet_03v3
x D9 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10468 y=56007 pfet_03v3
x LD2 VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=3178 y=47907 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D a_61877_n11999# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=61981 y=-11998 pfet_03v3
x Q06 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=10209 y=-25443 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B a_19784_n19011# a_20000_n19011# VSS s=11648,328 d=11648,328 l=112 w=224 x=19888 y=-19010 nfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=27170 y=441 nfet_03v3
x PFD_T2_0.INV_mag_1.IN a_24437_9224# PFD_T2_0.INV_mag_1.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=24933 y=9224 pfet_03v3
x Tappered_Buffer_7.IN a_6958_10708# VSS VSS s=29120,664 d=49280,1296 l=100 w=560 x=10868 y=8574 nfet_03v3
x F_IN 7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10718 y=34019 nfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=90841 y=-14249 pfet_03v3
x a_6505_4677# DN_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=10007 y=3241 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT a_15648_50005# a_15648_50782# VSS s=11648,328 d=11648,328 l=112 w=224 x=15648 y=50670 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A a_84615_n12363# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=85695 y=-11878 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89603 y=90117 cap_mim_2f0_m4m5_noshield
x Q06 VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=10425 y=-24986 nfet_03v3
x a_89214_1773# VSS OUT1 VSS s=29120,664 d=29120,664 l=100 w=560 x=89656 y=1033 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A a_n753_58693# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-268 y=59429 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q a_n656_37439# 7b_divider_magic_1.7b_counter_0.DFF_magic_0.D VSS s=11648,328 d=11648,328 l=112 w=224 x=-655 y=37959 nfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=84926 y=-22242 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=16398 y=-11919 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35091 y=46997 cap_mim_2f0_m4m5_noshield
x Q06 a_11267_n20493# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=11355 y=-20492 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8456 y=27906 pfet_03v3
x a_18618_n11127# 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=18618 y=-10619 nfet_03v3
x a_58489_5253# VSS A1 VSS s=29120,664 d=29120,664 l=100 w=560 x=63795 y=6073 nfet_03v3
x LD0 a_7440_n9427# a_7640_n9427# VSS s=19712,624 d=11648,328 l=112 w=224 x=7528 y=-9426 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B a_14677_48177# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=15205 y=48609 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_30290_n12019# a_30490_n12019# VDD s=11648,328 d=11648,328 l=112 w=224 x=30810 y=-12018 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B a_23636_n10995# a_23636_n9587# VDD s=11648,328 d=11648,328 l=112 w=224 x=24156 y=-10994 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_2376_42855# a_2955_42690# VDD s=11648,328 d=11648,328 l=112 w=224 x=3439 y=42578 pfet_03v3
x A1 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=73412 y=-22241 pfet_03v3
x Q02 a_29222_n11081# a_29438_n11081# VDD s=11648,328 d=11648,328 l=112 w=224 x=29326 y=-9628 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_66593_n16137# a_66793_n16137# VDD s=11648,328 d=11648,328 l=112 w=224 x=67113 y=-16136 pfet_03v3
x VCTRL_OBV VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=28961 y=2743 pfet_03v3
x 7b_divider_magic_1.LD a_309_59889# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=376 y=60969 pfet_03v3
x D2 VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=12706 y=-18425 nfet_03v3
x F_IN 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=11480 y=37182 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT a_69089_n18991# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=69193 y=-18630 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q VDD a_11416_n15837# VDD s=11648,328 d=11648,328 l=112 w=224 x=11936 y=-16276 pfet_03v3
x D12 VSS a_73446_n9406# VSS s=11648,328 d=11648,328 l=112 w=224 x=73766 y=-9405 nfet_03v3
x Q24 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=2552 y=38169 nfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=26626 y=-566 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D a_n90_33487# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=899 y=34379 nfet_03v3
x A_MUX_6.Tr_Gate_1.CLK a_39080_11413# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=39353 y=10605 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=35501 y=-23941 pfet_03v3
x Q25 a_4838_48911# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=4838 y=49015 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=22965 y=-19446 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A a_62766_n10601# a_62566_n10601# VSS s=11648,328 d=19712,624 l=112 w=224 x=63302 y=-10600 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B a_12956_n9588# a_12956_n10996# VDD s=11648,328 d=19712,624 l=112 w=224 x=13692 y=-10995 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A VDD a_4463_54227# VDD s=11648,328 d=11648,328 l=112 w=224 x=4463 y=54531 pfet_03v3
x Q21 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT a_11368_52799# VSS s=11648,328 d=19712,624 l=112 w=224 x=11368 y=53535 nfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=91252 y=-14249 pfet_03v3
x LD2 VDD a_308_53639# VDD s=19712,624 d=11648,328 l=112 w=224 x=375 y=52775 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B a_74786_n16192# a_74786_n14784# VDD s=11648,328 d=11648,328 l=112 w=224 x=75306 y=-16191 pfet_03v3
x S5 A_MUX_6.Tr_Gate_1.CLK VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=38535 y=11505 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=34619 y=-22719 nfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=7068 y=-15895 pfet_03v3
x G1_2 VDD_TEST G1_2 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=996 y=13045 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A a_70934_n23489# a_70734_n23489# VSS s=11648,328 d=19712,624 l=112 w=224 x=71470 y=-23488 nfet_03v3
x D17G 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=64054 y=-20468 nfet_03v3
x a_8292_45233# 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=45449 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=85337 y=-22242 pfet_03v3
x Q24 a_12992_49268# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=12992 y=49788 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=83818 y=-22699 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD a_n886_45233# VDD s=11648,328 d=11648,328 l=112 w=224 x=-818 y=46097 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.QB VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q VDD s=11648,328 d=19712,624 l=112 w=224 x=77961 y=-15652 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.QB VDD a_73246_n10600# VDD s=11648,328 d=11648,328 l=112 w=224 x=73766 y=-11039 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_6032_48911# a_5525_49663# VSS s=11648,328 d=19712,624 l=112 w=224 x=6032 y=49447 nfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53624 y=7546 pfet_03v3
x Q23 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT a_15866_59883# VSS s=11648,328 d=19712,624 l=112 w=224 x=15866 y=60619 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=25268 y=-12279 pfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=6754 y=10054 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_8172_42690# a_7593_42855# VDD s=11648,328 d=11648,328 l=112 w=224 x=8656 y=42362 pfet_03v3
x a_50630_6066# VDD_TEST a_50528_5246# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54236 y=8360 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT a_68673_n23489# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=68761 y=-22685 pfet_03v3
x S7 7b_divider_magic_2.CLK F_IN VSS s=14784,512 d=8736,272 l=100 w=168 x=17369 y=-2872 nfet_03v3
x PFD_T2_0.INV_mag_1.IN VDD PFD_T2_0.Buffer_V_2_0.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=23377 y=9226 pfet_03v3
x 7b_divider_magic_0.mux_magic_0.IN1 VDD a_89997_n18140# VDD s=11648,328 d=11648,328 l=112 w=224 x=90517 y=-17699 pfet_03v3
x a_68660_n15752# 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=68660 y=-14783 nfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=24073 y=-19446 pfet_03v3
x LD1 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=58002 y=-10659 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B a_78762_n11944# a_78762_n13352# VDD s=11648,328 d=11648,328 l=112 w=224 x=79282 y=-11943 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_5525_41257# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=5592 y=42337 pfet_03v3
x A1 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=78437 y=-23463 nfet_03v3
x a_89214_1773# OUT1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=91900 y=1033 nfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=93623 y=-14709 nfet_03v3
x DN VDD a_32467_10269# VDD s=6304,328 d=6304,328 l=112 w=56 x=32355 y=10917 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=4419 y=46773 pfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8953 y=5417 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B a_n753_58893# a_n753_58693# VDD s=19712,624 d=11648,328 l=112 w=224 x=215 y=59213 pfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=25912 y=-17768 pfet_03v3
x 7b_divider_magic_0.mux_magic_0.OR_magic_0.B VSS a_91537_n19173# VSS s=11648,328 d=19712,624 l=112 w=224 x=91841 y=-19172 nfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=87708 y=-22702 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B a_60130_n10976# a_60130_n9568# VDD s=11648,328 d=11648,328 l=112 w=224 x=60650 y=-10975 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.AND2_magic_0.A a_10659_29026# a_10152_28482# VSS s=11648,328 d=19712,624 l=112 w=224 x=10659 y=29562 nfet_03v3
x a_8137_6071# a_6505_4677# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9565 y=6231 pfet_03v3
x Q15 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=65278 y=-20468 nfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=61381 y=6857 pfet_03v3
x Q26 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=17486 y=58072 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=3525 y=29832 pfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7774 y=9358 pfet_03v3
x D13 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=67661 y=-22446 pfet_03v3
x a_74786_n8135# VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK VSS s=19712,624 d=19712,624 l=112 w=224 x=75522 y=-8134 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=46402 y=803 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT a_12995_44912# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13479 y=45992 pfet_03v3
x OUT21 a_791_26924# VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=4667 y=27084 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=15221 y=34721 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=33704 y=-19447 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=55222 y=5370 nfet_03v3
x a_7593_42855# a_7726_42535# a_7507_41559# VSS s=11648,328 d=11648,328 l=112 w=224 x=7726 y=42639 nfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10630 y=9358 pfet_03v3
x 7b_divider_magic_1.LD VDD a_1882_59889# VDD s=11648,328 d=11648,328 l=112 w=224 x=2366 y=60753 pfet_03v3
x D4 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=20042 y=-25443 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A VSS a_17510_n13416# VSS s=11648,328 d=19712,624 l=112 w=224 x=18158 y=-13371 nfet_03v3
x 7b_divider_magic_2.OR_magic_2.A VDD a_36596_n11974# VDD s=11648,328 d=11648,328 l=112 w=224 x=36900 y=-11973 pfet_03v3
x a_58590_n9407# 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=59758 y=-9846 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT a_14935_59883# 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=14935 y=59971 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=89088 y=-9319 pfet_03v3
x A_MUX_0.Tr_Gate_1.CLK CP_1_0.VCTRL VCTRL_OBV VSS s=8736,272 d=14784,512 l=100 w=168 x=45450 y=5035 nfet_03v3
x a_42928_9906# a_42928_10426# a_42628_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=42928 y=9906 ppolyf_u
x S4 VDD A_MUX_0.Tr_Gate_1.CLK VDD s=5200,204 d=5200,204 l=100 w=100 x=44409 y=5315 pfet_03v3
x 7b_divider_magic_1.P2 a_4473_31277# a_4473_31077# VDD s=19712,624 d=11648,328 l=112 w=224 x=5441 y=31597 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD a_18618_n13577# VDD s=11648,328 d=11648,328 l=112 w=224 x=19482 y=-13092 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C a_71150_n23489# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=71815 y=-23128 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD a_73246_n7102# VDD s=19712,624 d=11648,328 l=112 w=224 x=73334 y=-6661 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A a_12995_46542# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13479 y=47622 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=27020 y=-17768 pfet_03v3
x Q24 VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=17486 y=50718 nfet_03v3
x S5 A_MUX_6.Tr_Gate_1.CLK VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=38127 y=11505 pfet_03v3
x LD0 VDD a_7440_n14643# VDD s=19712,624 d=11648,328 l=112 w=224 x=7528 y=-15082 pfet_03v3
x G1_1 G1_1 G1_2 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=588 y=13045 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_70312_n14623# a_69768_n15130# VSS s=11648,328 d=19712,624 l=112 w=224 x=70848 y=-14622 nfet_03v3
x Q27 a_17490_59901# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17490 y=60421 pfet_03v3
x a_7440_n7123# VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=8608 y=-7122 nfet_03v3
x a_2376_52257# a_2509_52153# a_2290_52905# VSS s=11648,328 d=11648,328 l=112 w=224 x=2509 y=52257 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT a_14754_n25475# 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=15274 y=-25474 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=23346 y=-22261 pfet_03v3
x G_source_up G_source_up VDD_TEST VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=778 y=16064 pfet_03v3
x Q13 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=58314 y=-22903 nfet_03v3
x A_MUX_6.Tr_Gate_1.CLK a_39080_11413# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=39168 y=11413 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A a_83419_n11944# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=83939 y=-11943 pfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=59749 y=7553 pfet_03v3
x a_86893_n8380# VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD s=11648,328 d=19712,624 l=112 w=224 x=88105 y=-7932 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.A VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=36745 y=-19447 pfet_03v3
x a_50708_569# OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=55402 y=1389 nfet_03v3
x LD1 a_58790_n13513# a_58590_n13513# VSS s=11648,328 d=19712,624 l=112 w=224 x=59326 y=-13512 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=41905 y=65477 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A a_77422_n7102# a_77222_n7102# VSS s=11648,328 d=19712,624 l=112 w=224 x=77958 y=-7101 nfet_03v3
x S3 a_29818_7696# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=29906 y=7696 nfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=6346 y=10054 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=42689 y=-14270 pfet_03v3
x a_4463_58893# 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=5431 y=58781 pfet_03v3
x A_MUX_1.Tr_Gate_1.CLK OUT21 PFD_T2_0.FIN VSS s=8736,272 d=14784,512 l=100 w=168 x=21237 y=12089 nfet_03v3
x S6 DIV_OUT2 PFD_T2_0.FDIV VSS s=8736,272 d=14784,512 l=100 w=168 x=19101 y=8069 nfet_03v3
x Q14 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=68497 y=-25423 pfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=22046 y=-17767 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A a_4331_34816# a_4838_34064# VSS s=19712,624 d=11648,328 l=112 w=224 x=4838 y=33952 nfet_03v3
x a_8292_49879# VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=8336 y=49879 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A a_20787_n20540# a_20987_n20540# VSS s=19712,624 d=11648,328 l=112 w=224 x=20875 y=-20539 nfet_03v3
x a_90846_3167# a_89214_1773# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=93090 y=3327 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=2295 y=32930 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B VSS a_27612_n8155# VSS s=11648,328 d=19712,624 l=112 w=224 x=27916 y=-8154 nfet_03v3
x DN VDD_TEST Tappered_Buffer_8.IN VDD_TEST s=8800,376 d=5200,204 l=100 w=100 x=11868 y=7948 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q VDD s=19712,624 d=11648,328 l=112 w=224 x=1831 y=29451 pfet_03v3
x S3 a_29818_7696# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=30091 y=6888 pfet_03v3
x D16G VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=67541 y=-20925 pfet_03v3
x Q16 a_62417_n24971# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=62505 y=-24970 pfet_03v3
x F_IN a_7098_59889# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=60537 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B a_64684_n13396# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=65116 y=-13351 nfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54824 y=3683 pfet_03v3
x Q16 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=62007 y=-20925 pfet_03v3
x a_4473_31277# 7b_divider_magic_1.OR_magic_1.VOUT VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=4957 y=31165 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21463 y=40837 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_1.7b_counter_0.MDFF_6.QB a_3119_45777# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=3119 y=45881 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT a_22417_n20540# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=23153 y=-20979 pfet_03v3
x D1 VSS a_19162_n9426# VSS s=11648,328 d=11648,328 l=112 w=224 x=19482 y=-9425 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD a_13476_56406# VDD s=11648,328 d=19712,624 l=112 w=224 x=13476 y=57142 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK VSS a_7726_52153# VSS s=11648,328 d=11648,328 l=112 w=224 x=7726 y=52041 nfet_03v3
x D16G a_65792_n13557# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=66440 y=-13072 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C a_70734_n23489# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=71254 y=-22201 pfet_03v3
x a_14642_n7166# 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14858 y=-6681 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A VDD a_n754_50251# VDD s=11648,328 d=11648,328 l=112 w=224 x=-753 y=50555 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=35631 y=-57 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=7955 y=47205 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=35421 y=-19439 pfet_03v3
x Q07 a_27735_n10992# 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=28255 y=-10991 pfet_03v3
x a_6958_10708# a_5326_9314# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=10460 y=8574 nfet_03v3
x 7b_divider_magic_2.CLK VDD a_22096_n7122# VDD s=11648,328 d=11648,328 l=112 w=224 x=22616 y=-6681 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=83602 y=-22242 pfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=10612 y=-10679 pfet_03v3
x a_89214_1773# OUT1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=91492 y=1033 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=4779 y=51883 pfet_03v3
x Q25 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A a_3007_37649# VDD s=11648,328 d=11648,328 l=112 w=224 x=3007 y=37953 pfet_03v3
x OUT21 a_791_26924# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=4259 y=27084 pfet_03v3
x LD2 VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=-437 y=51883 pfet_03v3
x a_n90_31542# LD2 VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=452 y=31974 pfet_03v3
x a_50528_5246# OUTB VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=51142 y=5370 nfet_03v3
x a_3076_55913# 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3560 y=56129 pfet_03v3
x a_60130_n9568# VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=60866 y=-10007 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89603 y=83957 cap_mim_2f0_m4m5_noshield
x a_45158_5339# CP_1_0.VCTRL VCTRL_OBV VDD s=8736,272 d=8736,272 l=100 w=168 x=45635 y=5725 pfet_03v3
x F_IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10267 y=46883 pfet_03v3
x a_n886_45233# 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=-818 y=45449 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT a_69555_n25455# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=69643 y=-25454 pfet_03v3
x 7b_divider_magic_1.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=-436 y=61645 pfet_03v3
x a_80733_n23674# VDD 7b_divider_magic_0.OR_magic_2.VOUT VDD s=19712,624 d=19712,624 l=112 w=224 x=81469 y=-23233 pfet_03v3
x a_74786_n8135# VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=75522 y=-7210 pfet_03v3
x a_49118_n8724# VDD_TEST a_49016_n7441# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52316 y=-11017 pfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10018 y=9358 pfet_03v3
x F_IN a_1926_60433# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=1926 y=60537 nfet_03v3
x ITAIL_SRC VSS ITAIL_SRC VSS s=3712,184 d=6304,328 l=112 w=56 x=34077 y=9625 nfet_03v3
x D2 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=12490 y=-17968 pfet_03v3
x a_88821_n8380# VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD s=19712,624 d=11648,328 l=112 w=224 x=89601 y=-7456 pfet_03v3
x D8 a_15419_52799# 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=15419 y=52887 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=72874 y=-16235 pfet_03v3
x D3 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=8995 y=-17968 pfet_03v3
x 7b_divider_magic_1.LD VSS 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=3 y=61645 nfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=85826 y=-23929 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.QB 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=2955 y=41686 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3517 y=31156 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=25484 y=-12719 nfet_03v3
x D27G 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13445 y=56025 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=71308 y=-11018 pfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52988 y=2173 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B a_4463_40261# a_4463_40061# VDD s=11648,328 d=11648,328 l=112 w=224 x=4463 y=40365 pfet_03v3
x a_50810_1389# a_50708_569# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=51322 y=1389 nfet_03v3
x A1 VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=77278 y=-18205 nfet_03v3
x S6 A_MUX_2.Tr_Gate_1.CLK VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=19950 y=8587 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A a_3120_60433# a_3076_59889# VSS s=11648,328 d=19712,624 l=112 w=224 x=3120 y=60969 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A VDD a_n754_50251# VDD s=19712,624 d=11648,328 l=112 w=224 x=-269 y=50339 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VDD 7b_divider_magic_1.p3_gen_magic_0.P3 VDD s=11648,328 d=11648,328 l=112 w=224 x=14754 y=40369 pfet_03v3
x G_source_dn ITAIL_SRC A0 VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=2743 y=16786 pfet_03v3
x D16G 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT a_65904_n20473# VDD s=11648,328 d=19712,624 l=112 w=224 x=66640 y=-20472 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT P02 VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=28560 y=-17760 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=8448 y=29863 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.AND2_magic_0.A a_10152_28482# a_10659_29026# VSS s=19712,624 d=11648,328 l=112 w=224 x=10659 y=28914 nfet_03v3
x D26G 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT a_17490_52919# VDD s=11648,328 d=11648,328 l=112 w=224 x=17490 y=53223 pfet_03v3
x G2_1 G2_1 VSS VSS s=10400,304 d=10400,304 l=100 w=200 x=1608 y=10836 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69161 y=22357 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT a_15866_59883# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=15866 y=59971 nfet_03v3
x a_20945_11785# PFD_T2_0.FIN OUT21 VDD s=8736,272 d=14784,512 l=100 w=168 x=21626 y=11399 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8749 y=4721 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD a_73246_n8296# VDD s=19712,624 d=11648,328 l=112 w=224 x=73334 y=-7855 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=39691 y=-14269 pfet_03v3
x A_MUX_3.Tr_Gate_1.CLK a_27480_10186# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=27684 y=9892 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=72442 y=-6682 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A a_7743_59325# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8227 y=59429 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD a_7440_n15837# VDD s=19712,624 d=11648,328 l=112 w=224 x=7528 y=-16276 pfet_03v3
x a_26072_n12339# VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=27024 y=-11898 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A a_70312_n15817# a_69768_n16324# VSS s=11648,328 d=19712,624 l=112 w=224 x=70848 y=-15816 nfet_03v3
x 7b_divider_magic_0.mux_magic_0.IN2 7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=88867 y=-23929 pfet_03v3
x VCO_DFF_C_0.OUT VDD_TEST a_50810_1389# VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=50744 y=3683 pfet_03v3
x a_7440_n8317# VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=8608 y=-8316 nfet_03v3
x G1_2 VDD_TEST G1_2 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=-635 y=13045 pfet_03v3
x Q12 a_80372_n11061# a_80588_n11061# VDD s=11648,328 d=11648,328 l=112 w=224 x=80476 y=-11060 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT P12 VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=79278 y=-17740 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=27452 y=-22262 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=25097 y=2195 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=11605 y=4721 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_2290_41559# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=2955 y=43226 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C a_71150_n23489# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=71254 y=-23128 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VDD a_8980_n10996# VDD s=11648,328 d=11648,328 l=112 w=224 x=9284 y=-10995 pfet_03v3
x S6 a_18508_8715# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=19120 y=9181 pfet_03v3
x a_17510_n13416# 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=17510 y=-13371 nfet_03v3
x a_62566_n10601# VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=63518 y=-11040 pfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=83653 y=-23462 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=35005 y=-15895 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.A VSS a_14785_38290# VSS s=11648,328 d=19712,624 l=112 w=224 x=16193 y=38826 nfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=8448 y=25541 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B a_27612_n6747# a_27612_n8155# VDD s=11648,328 d=19712,624 l=112 w=224 x=27916 y=-7230 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.QB 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=8172 y=41686 pfet_03v3
x D14 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=63856 y=-22446 pfet_03v3
x Q01 VDD a_18618_n7166# VDD s=11648,328 d=11648,328 l=112 w=224 x=19050 y=-6681 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VDD a_23636_n10995# VDD s=19712,624 d=11648,328 l=112 w=224 x=23724 y=-10026 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.DFF_magic_0.D VDD s=11648,328 d=19712,624 l=112 w=224 x=10260 y=36341 pfet_03v3
x a_791_26924# a_n841_25530# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=2627 y=27084 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=5219 y=42797 nfet_03v3
x F_IN VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=10261 y=33587 pfet_03v3
x G2_1 VSS G2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=180 y=10836 nfet_03v3
x a_91537_n19173# VDD OUT11 VDD s=19712,624 d=19712,624 l=112 w=224 x=92273 y=-18732 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=25651 y=3015 pfet_03v3
x D0 VDD 7b_divider_magic_2.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=38475 y=-18100 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=33400 y=-9795 nfet_03v3
x LD1 a_58790_n8297# a_58590_n8297# VSS s=11648,328 d=19712,624 l=112 w=224 x=59326 y=-8296 nfet_03v3
x Q02 VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=10443 y=-18425 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A a_4331_49663# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=49015 pfet_03v3
x S5 VDD a_36685_10901# VDD s=8736,272 d=8736,272 l=100 w=168 x=37093 y=10607 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q VDD 7b_divider_magic_1.DFF_magic_0.D VDD s=11648,328 d=11648,328 l=112 w=224 x=275 y=36144 pfet_03v3
x Q03 VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=6948 y=-18425 nfet_03v3
x a_n90_33487# 7b_divider_magic_1.LD VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=899 y=33919 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VDD a_23636_n16212# VDD s=19712,624 d=11648,328 l=112 w=224 x=23724 y=-15727 pfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=34559 y=-11017 pfet_03v3
x a_58489_5253# VSS A1 VSS s=29120,664 d=29120,664 l=100 w=560 x=60939 y=5377 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=16440 y=45316 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VSS s=14784,512 d=8736,272 l=100 w=168 x=44804 y=-820 nfet_03v3
x D11 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=13445 y=48671 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A a_n885_59889# a_n378_60433# VSS s=19712,624 d=11648,328 l=112 w=224 x=-377 y=60321 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B VSS a_78762_n13352# VSS s=11648,328 d=19712,624 l=112 w=224 x=79066 y=-13351 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D a_15643_n16157# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16179 y=-16156 pfet_03v3
x a_37671_n8400# VSS 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VSS s=19712,624 d=11648,328 l=112 w=224 x=38451 y=-8399 nfet_03v3
x 7b_divider_magic_1.mux_magic_0.IN2 7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16449 y=30996 pfet_03v3
x a_4463_44237# 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=5431 y=44125 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35091 y=90117 cap_mim_2f0_m4m5_noshield
x a_14642_n8360# 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14858 y=-7875 pfet_03v3
x F_IN VDD a_5525_49663# VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=49231 pfet_03v3
x Q12 a_62435_n18402# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=62523 y=-18401 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK VDD a_61877_n12483# VDD s=19712,624 d=11648,328 l=112 w=224 x=61765 y=-12482 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A a_17422_n10995# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=18158 y=-10510 pfet_03v3
x 7b_divider_magic_2.CLK VDD a_22096_n8316# VDD s=11648,328 d=11648,328 l=112 w=224 x=22616 y=-7875 pfet_03v3
x a_36685_10901# LF_OFFCHIP CP_1_0.VCTRL VDD s=14784,512 d=8736,272 l=100 w=168 x=36685 y=11029 pfet_03v3
x S4 VDD A_MUX_0.Tr_Gate_1.CLK VDD s=8800,376 d=5200,204 l=100 w=100 x=44001 y=5315 pfet_03v3
x LD2 VDD a_1881_45233# VDD s=11648,328 d=11648,328 l=112 w=224 x=2365 y=46097 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_7507_41559# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8172 y=43226 pfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=-636 y=25574 pfet_03v3
x a_7259_36140# VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=8227 y=36140 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=92274 y=1817 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT VDD a_17523_n19011# VDD s=11648,328 d=11648,328 l=112 w=224 x=17827 y=-17723 pfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=37048 y=3934 nfet_03v3
x LD0 VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=11044 y=-10239 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=24922 y=-23948 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.7b_counter_0.DFF_magic_0.D 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=85874 y=-9777 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21463 y=59317 cap_mim_2f0_m4m5_noshield
x G_source_up VDD_TEST A0 VDD_TEST s=10560,416 d=6240,224 l=100 w=120 x=2335 y=16786 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48719 y=53157 cap_mim_2f0_m4m5_noshield
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=61585 y=7553 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VDD a_44716_1837# VDD s=14784,512 d=8736,272 l=100 w=168 x=44785 y=1029 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A a_n379_41801# a_n886_41257# VSS s=11648,328 d=19712,624 l=112 w=224 x=-378 y=42337 nfet_03v3
x a_62566_n9407# 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=63734 y=-9846 pfet_03v3
x Q05 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A a_30024_n10992# VDD s=11648,328 d=19712,624 l=112 w=224 x=30760 y=-10991 pfet_03v3
x a_20945_11785# PFD_T2_0.FIN OUT21 VDD s=8736,272 d=8736,272 l=100 w=168 x=21218 y=11399 pfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=41365 y=-14270 pfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=59341 y=7553 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A a_69768_n12363# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=70848 y=-11878 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A a_8292_55913# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8776 y=56993 pfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=82734 y=-22242 pfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=87032 y=-22243 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=20158 y=-10238 nfet_03v3
x a_41879_1284# VCO_DFF_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VDD s=14784,512 d=8736,272 l=100 w=168 x=41879 y=1412 pfet_03v3
x G1_1 G1_1 G1_2 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=-227 y=13045 pfet_03v3
x Q16 VSS a_58790_n10601# VSS s=11648,328 d=11648,328 l=112 w=224 x=59110 y=-10600 nfet_03v3
x Q14 VDD a_81174_n10972# VDD s=11648,328 d=11648,328 l=112 w=224 x=81478 y=-10971 pfet_03v3
x a_84948_n8380# VSS LD1 VSS s=11648,328 d=19712,624 l=112 w=224 x=86160 y=-8379 nfet_03v3
x S4 VSS A_MUX_0.Tr_Gate_1.CLK VSS s=5200,204 d=5200,204 l=100 w=100 x=44409 y=4993 nfet_03v3
x 7b_divider_magic_0.mux_magic_0.IN1 7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=94998 y=-15479 nfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=42689 y=-14729 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_2509_41671# 7b_divider_magic_1.7b_counter_0.MDFF_6.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=2509 y=41775 nfet_03v3
x 7b_divider_magic_0.OR_magic_2.A VDD a_80733_n22266# VDD s=19712,624 d=11648,328 l=112 w=224 x=80821 y=-23233 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT a_7772_n25475# 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=8292 y=-25474 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD a_22096_n14643# VDD s=19712,624 d=11648,328 l=112 w=224 x=22184 y=-15082 pfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=63625 y=8367 pfet_03v3
x a_5326_9314# UP_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=8828 y=7878 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.P3 VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=27963 y=-23948 pfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=36776 y=3934 nfet_03v3
x a_791_26924# a_n841_25530# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=2219 y=27084 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A a_73446_n12319# a_73246_n12319# VSS s=11648,328 d=19712,624 l=112 w=224 x=73982 y=-12318 nfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=41632 y=-15489 nfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=11197 y=4721 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT a_13039_47086# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=13039 y=47190 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=3517 y=30508 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B a_7743_50451# a_7259_50987# VDD s=11648,328 d=19712,624 l=112 w=224 x=7743 y=50555 pfet_03v3
x a_n90_31542# LD2 VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=899 y=31542 nfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=35717 y=-23482 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=43917 y=-46 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=88031 y=-10997 pfet_03v3
x a_8980_n13372# VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D VSS s=19712,624 d=19712,624 l=112 w=224 x=9716 y=-13371 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B a_13534_n13416# a_13446_n11964# VDD s=11648,328 d=11648,328 l=112 w=224 x=13750 y=-11963 pfet_03v3
x a_49118_n8724# a_49016_n7441# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52112 y=-11017 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VDD a_2527_55349# VDD s=11648,328 d=19712,624 l=112 w=224 x=3495 y=55453 pfet_03v3
x G2_1 SD2_1 VSS VSS s=10400,304 d=10400,304 l=100 w=200 x=-23 y=12051 nfet_03v3
x G_sink_dn SD01 VSS VSS s=6240,224 d=6240,224 l=100 w=120 x=-930 y=15004 nfet_03v3
x D16G a_66320_n20026# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=66424 y=-20025 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_26072_n13533# a_26272_n13533# VSS s=19712,624 d=11648,328 l=112 w=224 x=26160 y=-13532 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_19162_n14643# a_18618_n15150# VSS s=11648,328 d=19712,624 l=112 w=224 x=19698 y=-14642 nfet_03v3
x Q16 VDD a_78885_n10972# VDD s=11648,328 d=11648,328 l=112 w=224 x=79189 y=-10487 pfet_03v3
x a_29583_n23694# VSS 7b_divider_magic_2.OR_magic_2.VOUT VSS s=19712,624 d=19712,624 l=112 w=224 x=30319 y=-23693 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=38614 y=-9331 pfet_03v3
x 7b_divider_magic_2.CLK VDD a_18618_n8360# VDD s=11648,328 d=11648,328 l=112 w=224 x=19050 y=-7875 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK VSS 7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=87759 y=-23464 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS a_14754_n24544# VSS s=11648,328 d=19712,624 l=112 w=224 x=15490 y=-24543 nfet_03v3
x a_33798_n8400# LD0 VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=34794 y=-7952 pfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=-228 y=25574 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=36881 y=-11017 pfet_03v3
x S4 VCTRL_IN VCTRL_OBV VSS s=14784,512 d=14784,512 l=100 w=168 x=42817 y=5033 nfet_03v3
x D1 a_14874_n18422# 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=15394 y=-18421 pfet_03v3
x a_89214_1773# OUT1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=92716 y=337 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD a_4331_34816# VDD s=19712,624 d=11648,328 l=112 w=224 x=4398 y=33952 pfet_03v3
x VCTRL_OBV VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=8800,376 d=8800,376 l=168 w=100 x=34693 y=956 pfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=1199 y=25574 pfet_03v3
x S3 VDD a_29818_7696# VDD s=14784,512 d=8736,272 l=100 w=168 x=29887 y=6888 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VSS a_2043_54805# VSS s=11648,328 d=19712,624 l=112 w=224 x=2087 y=55453 nfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=4419 y=61429 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK VDD a_80941_n13148# VDD s=11648,328 d=11648,328 l=112 w=224 x=82392 y=-12482 pfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53012 y=6850 pfet_03v3
x a_7098_39008# VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=38792 pfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52580 y=2173 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=5219 y=33492 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B a_74786_n6727# a_74786_n8135# VDD s=11648,328 d=19712,624 l=112 w=224 x=75090 y=-7694 pfet_03v3
x a_6505_4677# DN_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=11639 y=3241 nfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53336 y=-11017 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=37722 y=-9339 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=71740 y=-15875 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B a_17510_n15772# a_17422_n16212# VDD s=19712,624 d=11648,328 l=112 w=224 x=17942 y=-15243 pfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=56048 y=2173 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.A VSS 7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=11490 y=31752 nfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=7228 y=29022 nfet_03v3
x F_IN VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=11946 y=44640 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_10727_n12503# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10831 y=-12502 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D a_n90_33487# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=452 y=34811 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8341 y=4721 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A a_3075_45233# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3559 y=46313 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=67332 y=-6682 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=21830 y=-22261 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_15443_n16157# a_15643_n16157# VDD s=19712,624 d=11648,328 l=112 w=224 x=15531 y=-16156 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B a_11150_47944# a_11150_48721# VSS s=11648,328 d=11648,328 l=112 w=224 x=11510 y=48609 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A a_4463_58693# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4463 y=59213 pfet_03v3
x D13 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=67445 y=-17948 pfet_03v3
x a_49016_n7441# VSS DIV_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=53914 y=-8723 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=56014 y=693 nfet_03v3
x a_6505_4677# DN_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=9599 y=3937 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=5219 y=52099 nfet_03v3
x Q11 VDD a_80372_n11061# VDD s=19712,624 d=11648,328 l=112 w=224 x=80260 y=-8640 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=20590 y=-7502 nfet_03v3
x a_n841_25530# PRE_SCALAR VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=-194 y=24790 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.QB a_7440_n7123# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8176 y=-6682 pfet_03v3
x a_44428_9906# a_44128_10426# a_44428_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=44428 y=9906 ppolyf_u
x a_27423_7180# DN DN1 VDD s=8736,272 d=14784,512 l=100 w=168 x=28035 y=7308 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B a_79531_n15752# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=79963 y=-14783 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=26128 y=-22719 nfet_03v3
x a_17510_n10555# 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=17510 y=-10510 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT a_81384_n6825# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=81904 y=-6824 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD a_14935_52799# VDD s=11648,328 d=19712,624 l=112 w=224 x=14935 y=53535 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=32668 y=-22262 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q a_11616_n10621# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=11720 y=-10620 nfet_03v3
x a_1881_45233# 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=2365 y=45449 pfet_03v3
x a_7098_59889# 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=7142 y=59889 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD a_5525_53639# VDD s=19712,624 d=11648,328 l=112 w=224 x=5592 y=52775 pfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=26354 y=769 nfet_03v3
x G_sink_up SD01 G_source_dn VSS s=6240,224 d=6240,224 l=100 w=120 x=-522 y=15004 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VSS 7b_divider_magic_1.P2 VSS s=19712,624 d=11648,328 l=112 w=224 x=10717 y=40153 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=33235 y=-11017 pfet_03v3
x a_19375_n2567# A1 7b_divider_magic_2.CLK VDD s=8736,272 d=8736,272 l=100 w=168 x=19852 y=-2180 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B a_12956_n14804# a_12956_n16212# VDD s=11648,328 d=19712,624 l=112 w=224 x=13692 y=-16211 pfet_03v3
x F_IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=11487 y=45316 nfet_03v3
x Q17 a_58922_n24971# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=59010 y=-24970 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_10727_n12019# a_10466_n12949# VDD s=11648,328 d=19712,624 l=112 w=224 x=11695 y=-12018 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=26467 y=3425 pfet_03v3
x a_45928_9078# a_45628_9598# a_45928_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=45928 y=9078 ppolyf_u
x UP Tappered_Buffer_7.IN VDD_TEST VDD_TEST s=5200,204 d=5200,204 l=100 w=100 x=11627 y=13286 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD a_7790_n17938# VDD s=11648,328 d=11648,328 l=112 w=224 x=8094 y=-17937 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD a_22096_n15837# VDD s=19712,624 d=11648,328 l=112 w=224 x=22184 y=-16276 pfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=7068 y=-16255 pfet_03v3
x a_58489_5253# VSS A1 VSS s=29120,664 d=29120,664 l=100 w=560 x=60531 y=5377 nfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT VSS 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=7226 y=27963 nfet_03v3
x LD0 a_7440_n13533# a_7640_n13533# VSS s=19712,624 d=11648,328 l=112 w=224 x=7528 y=-13532 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_77552_n15207# 7b_divider_magic_0.7b_counter_0.MDFF_1.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=77656 y=-15206 nfet_03v3
x S1 VSS A_MUX_1.Tr_Gate_1.CLK VSS s=8800,376 d=5200,204 l=100 w=100 x=19788 y=12199 nfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT VSS 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=91468 y=-14706 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT VDD a_20787_n20540# VDD s=11648,328 d=11648,328 l=112 w=224 x=21307 y=-20979 pfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55868 y=8360 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=14762 y=41477 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35091 y=83957 cap_mim_2f0_m4m5_noshield
x a_22966_11778# a_22880_10947# VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=23376 y=10947 nfet_03v3
x a_42628_9078# a_42628_9598# a_42628_8770# VDD s=22440,644 d=33880,528 l=520 w=220 x=42628 y=9078 ppolyf_u
x a_7098_45233# VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=7582 y=45233 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_2955_52430# a_2376_52257# VDD s=11648,328 d=11648,328 l=112 w=224 x=3439 y=52534 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A a_30216_n9019# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=30304 y=-8215 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_2.DFF_magic_0.D VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=32785 y=-7775 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B a_60130_n8136# a_60130_n6728# VDD s=11648,328 d=19712,624 l=112 w=224 x=60866 y=-6727 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT a_73767_n25018# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=73871 y=-25017 nfet_03v3
x D8 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT a_10921_52799# VDD s=11648,328 d=11648,328 l=112 w=224 x=10921 y=53103 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A a_19162_n15837# a_18618_n16344# VSS s=11648,328 d=19712,624 l=112 w=224 x=19698 y=-15836 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD a_10437_56388# VDD s=11648,328 d=19712,624 l=112 w=224 x=10437 y=57124 pfet_03v3
x a_19584_n19011# VDD 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=19712,624 l=112 w=224 x=20320 y=-17723 pfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=62809 y=6857 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11939 y=32860 pfet_03v3
x LD1 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=58002 y=-11019 pfet_03v3
x Q13 VSS 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C VSS s=11648,328 d=19712,624 l=112 w=224 x=80692 y=-8198 nfet_03v3
x a_12995_46542# 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=13039 y=46542 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48719 y=46997 cap_mim_2f0_m4m5_noshield
x Q07 a_27735_n10992# 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=28255 y=-10507 pfet_03v3
x D2 a_22296_n14643# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=22400 y=-14642 nfet_03v3
x D9 VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=10925 y=55575 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=75799 y=-17747 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10267 y=43848 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B a_2527_55349# a_2043_54805# VDD s=19712,624 d=11648,328 l=112 w=224 x=3495 y=54805 pfet_03v3
x ITAIL_SRC CP_1_0.VCTRL a_32939_9624# VSS s=6304,328 d=6304,328 l=112 w=56 x=34429 y=9628 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS a_66024_n18849# VSS s=11648,328 d=19712,624 l=112 w=224 x=66760 y=-18848 nfet_03v3
x a_4331_49663# VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=4838 y=49879 nfet_03v3
x Q12 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=61593 y=-22446 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B VDD a_70734_n18991# VDD s=11648,328 d=11648,328 l=112 w=224 x=71038 y=-17703 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD a_22096_n9426# a_22296_n9426# VSS s=19712,624 d=11648,328 l=112 w=224 x=22184 y=-9425 nfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3179 y=57885 pfet_03v3
x D9 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14966 y=56007 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_1.mux_magic_0.IN1 VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=7219 y=24916 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=86342 y=-11005 pfet_03v3
x Q15 a_81174_n10972# 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=81694 y=-10487 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=34690 y=1442 pfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=37048 y=2926 nfet_03v3
x a_49016_n7441# VSS DIV_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=53506 y=-8723 nfet_03v3
x S4 VSS A_MUX_0.Tr_Gate_1.CLK VSS s=8800,376 d=5200,204 l=100 w=100 x=44001 y=4993 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D VDD a_86893_n8380# VDD s=19712,624 d=11648,328 l=112 w=224 x=86781 y=-7456 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A a_8292_59889# a_8336_60433# VSS s=19712,624 d=11648,328 l=112 w=224 x=8336 y=60321 nfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=92478 y=2513 pfet_03v3
x a_5326_9314# UP_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=8420 y=7878 nfet_03v3
x Q14 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=68929 y=-25423 pfet_03v3
x Q21 VSS a_n379_48911# VSS s=11648,328 d=11648,328 l=112 w=224 x=-378 y=49231 nfet_03v3
x a_69768_n15130# 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=69768 y=-14622 nfet_03v3
x a_50630_6066# a_50528_5246# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=52366 y=6066 nfet_03v3
x G_sink_dn SD01 VSS VSS s=6240,224 d=10560,416 l=100 w=120 x=-114 y=15004 nfet_03v3
x D1 a_18618_n9933# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19266 y=-9865 pfet_03v3
x a_42763_5679# VCTRL_OBV VCTRL_IN VDD s=8736,272 d=14784,512 l=100 w=168 x=43375 y=5723 pfet_03v3
x a_19375_n2567# A1 7b_divider_magic_2.CLK VDD s=14784,512 d=8736,272 l=100 w=168 x=19444 y=-2180 pfet_03v3
x LD2 a_815_45777# a_308_45233# VSS s=11648,328 d=19712,624 l=112 w=224 x=815 y=46313 nfet_03v3
x a_2043_54805# Q27 VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=2087 y=54805 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK VDD a_10727_n7287# VDD s=19712,624 d=11648,328 l=112 w=224 x=10615 y=-7286 pfet_03v3
x a_50708_569# VSS OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=51934 y=693 nfet_03v3
x 7b_divider_magic_1.OR_magic_2.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=15982 y=36210 nfet_03v3
x A1 VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=83682 y=-9318 pfet_03v3
x Q16 a_58590_n10601# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=59326 y=-11040 pfet_03v3
x F_IN VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10268 y=42369 pfet_03v3
x Q02 VDD a_11285_n18422# VDD s=11648,328 d=11648,328 l=112 w=224 x=11589 y=-18421 pfet_03v3
x OUT11 VDD_TEST a_90846_3167# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=94518 y=3327 pfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=36776 y=2926 nfet_03v3
x a_50630_6066# VDD_TEST a_50528_5246# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51788 y=8360 pfet_03v3
x a_22096_n12339# VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=23048 y=-11898 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=36774 y=-22263 pfet_03v3
x D6 a_7440_n8317# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8176 y=-7876 pfet_03v3
x S2 A_MUX_3.Tr_Gate_1.CLK VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=28910 y=10792 pfet_03v3
x A_MUX_3.Tr_Gate_1.CLK UP1 UP VSS s=8736,272 d=14784,512 l=100 w=168 x=28073 y=11004 nfet_03v3
x Q21 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT a_15866_52799# VSS s=11648,328 d=19712,624 l=112 w=224 x=15866 y=53535 nfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=89352 y=-15928 pfet_03v3
x a_18550_11273# PFD_T2_0.FIN F_IN VDD s=8736,272 d=14784,512 l=100 w=168 x=19162 y=11401 pfet_03v3
x a_13534_n13416# Q06 VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=13534 y=-13371 nfet_03v3
x 7b_divider_magic_1.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=8395 y=57669 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A a_18618_n12383# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=19698 y=-11898 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_4518_56914# a_4518_56714# VDD s=11648,328 d=11648,328 l=112 w=224 x=4518 y=57018 pfet_03v3
x S6 A_MUX_2.Tr_Gate_1.CLK VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=19950 y=8029 nfet_03v3
x Q06 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10425 y=-20945 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=31029 y=-15895 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=77545 y=-19426 pfet_03v3
x D15 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=60577 y=-22446 pfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53132 y=-11017 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=88707 y=-10540 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=2295 y=34881 nfet_03v3
x a_23636_n13372# VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK VSS s=19712,624 d=19712,624 l=112 w=224 x=24372 y=-13371 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=8375 y=3241 nfet_03v3
x D2 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=12922 y=-17968 pfet_03v3
x 7b_divider_magic_2.CLK VSS a_7640_n9427# VSS s=11648,328 d=11648,328 l=112 w=224 x=7960 y=-9426 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.QB VDD a_n885_59889# VDD s=11648,328 d=11648,328 l=112 w=224 x=-817 y=60321 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.A VDD a_29583_n22286# VDD s=19712,624 d=11648,328 l=112 w=224 x=29671 y=-23253 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=7955 y=33060 nfet_03v3
x Q22 VSS 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C VSS s=11648,328 d=11648,328 l=112 w=224 x=718 y=39171 nfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=36098 y=-22263 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A a_64106_n14784# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=64194 y=-14783 nfet_03v3
x a_6505_4677# DN_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=11231 y=3241 nfet_03v3
x 7b_divider_magic_0.OR_magic_2.A 7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=87895 y=-18970 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_10727_n6803# a_10466_n7733# VDD s=11648,328 d=11648,328 l=112 w=224 x=11263 y=-6802 pfet_03v3
x a_50528_5246# OUTB VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=52774 y=5370 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B a_10179_48177# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10707 y=48609 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT a_58940_n22416# VDD s=11648,328 d=19712,624 l=112 w=224 x=59676 y=-22415 pfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=10612 y=-11039 pfet_03v3
x F_IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=3058 y=35262 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A a_7640_n12339# a_7440_n12339# VSS s=11648,328 d=19712,624 l=112 w=224 x=8176 y=-12338 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C VSS a_1158_37312# VSS s=11648,328 d=11648,328 l=112 w=224 x=1158 y=37761 nfet_03v3
x 7b_divider_magic_0.mux_magic_0.IN2 a_89997_n19334# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=90733 y=-18893 pfet_03v3
x 7b_divider_magic_1.LD VSS 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=2739 y=57669 nfet_03v3
x F_IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=10727 y=41045 nfet_03v3
x Q05 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13912 y=-25443 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=54526 y=-8027 nfet_03v3
x a_4518_37799# a_5448_37306# a_4935_38147# VSS s=11648,328 d=11648,328 l=112 w=224 x=5448 y=37410 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=8755 y=37036 pfet_03v3
x a_10284_27486# OUT21 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=10768 y=27374 pfet_03v3
x Q22 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT a_11368_56388# VSS s=11648,328 d=19712,624 l=112 w=224 x=11368 y=57124 nfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=26898 y=441 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A a_n886_41257# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-818 y=42337 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT a_68873_n18991# a_69089_n18991# VSS s=11648,328 d=11648,328 l=112 w=224 x=68977 y=-18990 nfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54356 y=-11017 pfet_03v3
x a_6505_4677# DN_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=9191 y=3937 nfet_03v3
x DN VSS a_32467_10269# VSS s=6304,328 d=6304,328 l=112 w=56 x=32475 y=9623 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.QB a_22296_n15837# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=22400 y=-15836 nfet_03v3
x a_22096_n7122# VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=23264 y=-7121 nfet_03v3
x S1 A_MUX_1.Tr_Gate_1.CLK VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=20400 y=12199 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD a_65792_n12363# VDD s=11648,328 d=11648,328 l=112 w=224 x=66656 y=-11878 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT a_17493_44912# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17977 y=45992 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q a_26272_n7122# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=26376 y=-7121 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK VSS 7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=86571 y=-18962 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B a_8980_n9588# a_8980_n10996# VDD s=11648,328 d=19712,624 l=112 w=224 x=9716 y=-10995 pfet_03v3
x a_50708_569# OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=52954 y=1389 nfet_03v3
x a_20787_n25038# VSS 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=21955 y=-25037 nfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=90438 y=3327 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B a_32357_n15772# a_32269_n16212# VDD s=11648,328 d=11648,328 l=112 w=224 x=32573 y=-16211 pfet_03v3
x Q05 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A a_30024_n10992# VDD s=11648,328 d=19712,624 l=112 w=224 x=30760 y=-10507 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.QB a_3075_49879# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3559 y=49447 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A a_17493_46542# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17977 y=47622 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=27255 y=2195 pfet_03v3
x a_69768_n9913# 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=69768 y=-9405 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.DFF_magic_0.D VSS s=11648,328 d=19712,624 l=112 w=224 x=10719 y=36341 nfet_03v3
x a_69768_n16324# 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=69768 y=-15816 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT VSS 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=84365 y=-18197 nfet_03v3
x a_73246_n9406# VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=74414 y=-9405 nfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55460 y=8360 pfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=57786 y=-11899 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=35492 y=2598 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q VDD a_11416_n10621# VDD s=11648,328 d=11648,328 l=112 w=224 x=11936 y=-11060 pfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3538 y=48123 pfet_03v3
x G1_2 VDD_TEST G1_2 VDD_TEST s=17600,576 d=10400,304 l=100 w=200 x=-1859 y=13570 pfet_03v3
x D10 VSS a_6032_34064# VSS s=11648,328 d=11648,328 l=112 w=224 x=6032 y=34384 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=72442 y=-7042 pfet_03v3
x Q26 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=12988 y=58072 nfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=7229 y=25808 nfet_03v3
x a_83507_n13396# 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=83507 y=-12911 pfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=38136 y=3262 nfet_03v3
x 7b_divider_magic_2.mux_magic_0.OR_magic_0.B a_40387_n17785# a_40387_n19193# VDD s=11648,328 d=19712,624 l=112 w=224 x=40691 y=-18752 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A a_69768_n11107# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=70848 y=-11039 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D VSS a_n90_29614# VSS s=11648,328 d=11648,328 l=112 w=224 x=899 y=30722 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B a_64106_n16192# a_64106_n14784# VDD s=11648,328 d=19712,624 l=112 w=224 x=64410 y=-15223 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=75172 y=-17747 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VDD a_8980_n16212# VDD s=11648,328 d=11648,328 l=112 w=224 x=9284 y=-16211 pfet_03v3
x D14 a_62851_n18849# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=62955 y=-18848 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK 7b_divider_magic_0.7b_counter_0.MDFF_0.QB a_62896_n12929# VSS s=11648,328 d=11648,328 l=112 w=224 x=63216 y=-12928 nfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=62401 y=6857 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VCO_DFF_C_0.VCO_C_0.INV_2_3.IN a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=34819 y=3866 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=35005 y=-16255 pfet_03v3
x Q11 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=65182 y=-17948 pfet_03v3
x a_36596_n13382# VDD 7b_divider_magic_2.OR_magic_1.VOUT VDD s=19712,624 d=19712,624 l=112 w=224 x=37332 y=-12457 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=25484 y=-7502 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A a_n886_53639# a_n379_52887# VSS s=19712,624 d=11648,328 l=112 w=224 x=-378 y=52775 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_22096_n13533# a_22296_n13533# VSS s=19712,624 d=11648,328 l=112 w=224 x=22184 y=-13532 nfet_03v3
x a_58489_5253# A1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=60735 y=6073 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.QB VDD a_8292_49879# VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=49231 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=22749 y=-23940 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=31480 y=-17760 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN VSS 7b_divider_magic_1.mux_magic_0.IN2 VSS s=19712,624 d=11648,328 l=112 w=224 x=15212 y=30615 nfet_03v3
x D15 VDD a_80639_n15130# VDD s=11648,328 d=11648,328 l=112 w=224 x=81071 y=-15062 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VSS VCO_DFF_C_0.VCO_C_0.OUT VSS s=8800,376 d=5200,204 l=100 w=100 x=31350 y=484 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=37506 y=-9798 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=26983 y=2195 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT 7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A a_69971_n20026# VSS s=11648,328 d=11648,328 l=112 w=224 x=69859 y=-20025 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=54118 y=-8027 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q VSS 7b_divider_magic_0.DFF_magic_0.D VSS s=19712,624 d=11648,328 l=112 w=224 x=83503 y=-8212 nfet_03v3
x a_16980_n2227# 7b_divider_magic_2.CLK F_IN VDD s=8736,272 d=14784,512 l=100 w=168 x=17592 y=-2182 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A a_2527_55349# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=2527 y=55453 pfet_03v3
x D16G VDD a_69768_n15130# VDD s=11648,328 d=11648,328 l=112 w=224 x=70200 y=-15062 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.QB VSS a_19162_n10620# VSS s=11648,328 d=11648,328 l=112 w=224 x=19482 y=-10619 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD a_17974_56406# VDD s=11648,328 d=19712,624 l=112 w=224 x=17974 y=57142 pfet_03v3
x Q24 VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=12988 y=50718 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A a_22096_n12339# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=22400 y=-11898 pfet_03v3
x a_n754_54859# VDD Q22 VDD s=19712,624 d=19712,624 l=112 w=224 x=-269 y=54963 pfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=6636 y=-11919 pfet_03v3
x Q27 a_12992_59901# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=12992 y=60421 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=82198 y=-17740 pfet_03v3
x D0 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B VDD s=19712,624 d=11648,328 l=112 w=224 x=24178 y=-25443 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10260 y=35066 pfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=92070 y=2513 pfet_03v3
x 7b_divider_magic_0.mux_magic_0.AND2_magic_0.A a_90197_n18140# a_89997_n18140# VSS s=11648,328 d=19712,624 l=112 w=224 x=90733 y=-18139 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B a_23636_n6747# a_23636_n8155# VDD s=11648,328 d=11648,328 l=112 w=224 x=24156 y=-6746 pfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=37864 y=3262 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.QB VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q VDD s=11648,328 d=19712,624 l=112 w=224 x=63305 y=-12482 pfet_03v3
x LD1 a_58590_n9407# a_58790_n9407# VSS s=19712,624 d=11648,328 l=112 w=224 x=58678 y=-9406 nfet_03v3
x ITAIL_SRC VSS ITAIL_SRC VSS s=6304,328 d=6304,328 l=112 w=56 x=33499 y=9824 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT a_14754_n20977# VDD s=11648,328 d=19712,624 l=112 w=224 x=15490 y=-20976 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B VSS a_12956_n14804# VSS s=11648,328 d=19712,624 l=112 w=224 x=13260 y=-14803 nfet_03v3
x D0 VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B VSS s=19712,624 d=11648,328 l=112 w=224 x=24394 y=-24986 nfet_03v3
x D2 VDD a_22096_n14643# VDD s=11648,328 d=11648,328 l=112 w=224 x=22616 y=-15082 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55533 y=28517 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=21724 y=-7062 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B a_83507_n15752# a_83419_n16192# VDD s=19712,624 d=11648,328 l=112 w=224 x=83939 y=-15707 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT VDD a_12995_44912# VDD s=11648,328 d=11648,328 l=112 w=224 x=13479 y=45344 pfet_03v3
x S2 UP_INPUT UP VSS s=8736,272 d=14784,512 l=100 w=168 x=30167 y=11006 nfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=87083 y=-23921 pfet_03v3
x a_69768_n12363# VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=69768 y=-11878 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=35450 y=-22263 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D VDD a_61877_n6783# VDD s=11648,328 d=11648,328 l=112 w=224 x=62197 y=-6782 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT VDD a_10179_50238# VDD s=11648,328 d=11648,328 l=112 w=224 x=10223 y=50454 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A VDD a_71937_n25018# VDD s=19712,624 d=11648,328 l=112 w=224 x=72025 y=-25457 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT a_17043_49268# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=17043 y=49356 nfet_03v3
x A1 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=74956 y=-22700 nfet_03v3
x D9 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10468 y=55791 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=11947 y=35225 pfet_03v3
x A1 a_73246_n13513# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=73982 y=-13072 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q VDD a_65792_n7146# VDD s=11648,328 d=11648,328 l=112 w=224 x=66224 y=-6661 pfet_03v3
x OUT11 VDD_TEST a_90846_3167# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=94110 y=3327 pfet_03v3
x a_50630_6066# VDD_TEST a_50528_5246# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51380 y=8360 pfet_03v3
x a_1882_59889# 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=2366 y=60105 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.IN2 a_11853_29026# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=11853 y=29130 nfet_03v3
x a_22096_n8316# VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=23264 y=-8315 nfet_03v3
x D27G 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17943 y=56025 pfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54236 y=7546 pfet_03v3
x D0 a_26272_n8316# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=26376 y=-8315 nfet_03v3
x 7b_divider_magic_0.mux_magic_0.OR_magic_0.B a_91537_n17765# a_91537_n19173# VDD s=11648,328 d=11648,328 l=112 w=224 x=92057 y=-17764 pfet_03v3
x a_65792_n13557# 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=65792 y=-13512 nfet_03v3
x a_5326_9314# VSS UP_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=8624 y=8574 nfet_03v3
x LD1 a_62566_n14623# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=62870 y=-15062 pfet_03v3
x a_4331_49663# 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=4398 y=49879 pfet_03v3
x S5 LF_OFFCHIP CP_1_0.VCTRL VSS s=14784,512 d=14784,512 l=100 w=168 x=36739 y=11719 nfet_03v3
x a_10727_n7287# 7b_divider_magic_2.7b_counter_0.MDFF_3.QB VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11939 y=-7286 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B a_7259_54805# a_7743_55349# VDD s=19712,624 d=11648,328 l=112 w=224 x=7743 y=55237 pfet_03v3
x LD2 a_815_48911# a_308_49663# VSS s=11648,328 d=19712,624 l=112 w=224 x=815 y=49447 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=11497 y=43575 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT VDD 7b_divider_magic_1.OR_magic_2.A VDD s=11648,328 d=11648,328 l=112 w=224 x=10253 y=32019 pfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=6505 y=6231 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8755 y=57885 pfet_03v3
x Q26 VDD a_3076_59889# VDD s=11648,328 d=11648,328 l=112 w=224 x=3560 y=60321 pfet_03v3
x a_89214_1773# VSS OUT1 VSS s=29120,664 d=29120,664 l=100 w=560 x=92512 y=1033 nfet_03v3
x a_23636_n9587# VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=24372 y=-10510 pfet_03v3
x a_62566_n14623# VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=63734 y=-14622 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A VSS a_68660_n10535# VSS s=11648,328 d=19712,624 l=112 w=224 x=69308 y=-9566 nfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=7989 y=26865 nfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53744 y=-9507 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9565 y=5417 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D a_10466_n7733# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=10554 y=-7732 nfet_03v3
x Q05 a_14754_n20046# 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=14842 y=-20045 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A VDD a_68572_n10975# VDD s=11648,328 d=19712,624 l=112 w=224 x=69308 y=-10974 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=26467 y=2605 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=33431 y=-18217 nfet_03v3
x a_16980_n2227# 7b_divider_magic_2.CLK F_IN VDD s=8736,272 d=8736,272 l=100 w=168 x=17184 y=-2182 pfet_03v3
x LD2 a_308_45233# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=375 y=46313 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48719 y=90117 cap_mim_2f0_m4m5_noshield
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8386 y=9358 pfet_03v3
x D16 a_69555_n20473# 7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A VDD s=11648,328 d=11648,328 l=112 w=224 x=70075 y=-20472 pfet_03v3
x Q03 VSS 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C VSS s=11648,328 d=19712,624 l=112 w=224 x=29542 y=-8218 nfet_03v3
x A1 VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=77494 y=-17748 pfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54152 y=-11017 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14763 y=32615 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=82630 y=-18197 nfet_03v3
x D9 a_15419_56388# 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=15419 y=56476 pfet_03v3
x LD1 VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=58218 y=-15435 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=1838 y=32930 pfet_03v3
x a_6958_10708# VDD_TEST a_5326_9314# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7774 y=10868 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.D 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=34292 y=-9797 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB a_25706_n567# VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VSS s=5200,204 d=8800,376 l=168 w=100 x=29671 y=-62 nfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=93890 y=-15471 nfet_03v3
x F_IN VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=3060 y=33938 nfet_03v3
x Q16 VSS 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B VSS s=19712,624 d=11648,328 l=112 w=224 x=79189 y=-10032 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD a_14642_n7166# VDD s=11648,328 d=11648,328 l=112 w=224 x=15506 y=-6681 pfet_03v3
x a_33798_n8400# VDD LD0 VDD s=11648,328 d=19712,624 l=112 w=224 x=35010 y=-7476 pfet_03v3
x G_sink_up A3 ITAIL_SINK VSS s=6240,224 d=10560,416 l=100 w=120 x=3806 y=15334 nfet_03v3
x D3 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=9211 y=-17968 pfet_03v3
x a_18618_n7166# VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=18618 y=-6681 pfet_03v3
x D6 a_11416_n9427# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=12152 y=-9866 pfet_03v3
x a_3075_45233# 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=3119 y=45233 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A a_70934_n18991# a_70734_n18991# VSS s=11648,328 d=19712,624 l=112 w=224 x=71470 y=-18990 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A VDD a_17422_n16212# VDD s=11648,328 d=19712,624 l=112 w=224 x=18158 y=-16211 pfet_03v3
x a_44128_9078# a_43828_9598# a_44128_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=44128 y=9078 ppolyf_u
x ITAIL ITAIL G2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=1812 y=10388 nfet_03v3
x a_7440_n14643# VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=8392 y=-15082 pfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54644 y=6850 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT a_73567_n25018# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=74303 y=-25457 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VDD a_23636_n6747# VDD s=19712,624 d=11648,328 l=112 w=224 x=23724 y=-7714 pfet_03v3
x a_44716_n517# VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VDD s=8736,272 d=8736,272 l=100 w=168 x=45193 y=-130 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q VDD a_80639_n16324# VDD s=11648,328 d=11648,328 l=112 w=224 x=81071 y=-16256 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A VDD d=19712,624 l=112 w=224 x=18603 y=-22705 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.OUT VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=46402 y=481 nfet_03v3
x D11 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=17943 y=48671 pfet_03v3
x D26G 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT a_12992_52919# VDD s=11648,328 d=11648,328 l=112 w=224 x=12992 y=53223 pfet_03v3
x G_sink_dn VSS G_sink_dn VSS s=6240,224 d=6240,224 l=100 w=120 x=636 y=15357 nfet_03v3
x P12 a_87746_n13362# a_87746_n11954# VDD s=11648,328 d=19712,624 l=112 w=224 x=88482 y=-11953 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=89517 y=-14249 pfet_03v3
x S6 DIV_OUT2 PFD_T2_0.FDIV VSS s=14784,512 d=14784,512 l=100 w=168 x=18562 y=8069 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_84615_n15130# a_85159_n14623# VSS s=19712,624 d=11648,328 l=112 w=224 x=85047 y=-14622 nfet_03v3
x D0 a_38847_n19354# a_39047_n19354# VSS s=19712,624 d=11648,328 l=112 w=224 x=38935 y=-19353 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.QB VSS a_34009_n12339# VSS s=11648,328 d=11648,328 l=112 w=224 x=34329 y=-12338 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B a_4463_44237# a_4463_44037# VDD s=19712,624 d=11648,328 l=112 w=224 x=4947 y=44557 pfet_03v3
x F_IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=15981 y=42318 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.QB VDD a_69768_n16324# VDD s=11648,328 d=11648,328 l=112 w=224 x=70200 y=-16256 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT a_58922_n25455# VDD s=11648,328 d=19712,624 l=112 w=224 x=59658 y=-25454 pfet_03v3
x Q07 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=6930 y=-25443 pfet_03v3
x A_MUX_2.Tr_Gate_1.CLK PFD_T2_0.FDIV OUT01 VSS s=14784,512 d=14784,512 l=100 w=168 x=21530 y=8071 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=11946 y=40994 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=4419 y=52315 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK 7b_divider_magic_0.7b_counter_0.MDFF_7.QB a_81053_n12929# VSS s=11648,328 d=11648,328 l=112 w=224 x=81373 y=-12928 nfet_03v3
x a_29875_10702# UP UP_INPUT VDD s=8736,272 d=14784,512 l=100 w=168 x=30556 y=10316 pfet_03v3
x A1 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=86520 y=-18200 nfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=90030 y=3327 pfet_03v3
x a_58590_n7103# VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=59758 y=-7102 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D VDD a_33798_n8400# VDD s=19712,624 d=11648,328 l=112 w=224 x=33686 y=-7476 pfet_03v3
x a_50708_569# VSS OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=56014 y=1389 nfet_03v3
x D6 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=12904 y=-20488 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT a_15648_50782# a_15648_50005# VSS s=11648,328 d=11648,328 l=112 w=224 x=16008 y=50454 nfet_03v3
x F_IN VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=10267 y=46235 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.A a_14785_38090# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14785 y=38610 pfet_03v3
x 7b_divider_magic_2.mux_magic_0.IN1 VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=43416 y=-15956 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9973 y=4721 pfet_03v3
x S3 DN DN_INPUT VSS s=14784,512 d=14784,512 l=100 w=168 x=30445 y=7696 nfet_03v3
x Q21 VDD a_n886_49663# VDD s=11648,328 d=11648,328 l=112 w=224 x=-818 y=49231 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=71740 y=-16235 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=36147 y=-57 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT a_11285_n17938# VDD s=11648,328 d=19712,624 l=112 w=224 x=12021 y=-17937 pfet_03v3
x a_n90_31542# LD2 VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-23 y=31974 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=85895 y=-19419 pfet_03v3
x Q01 VDD a_29222_n11081# VDD s=19712,624 d=11648,328 l=112 w=224 x=29110 y=-10112 pfet_03v3
x a_2043_54805# Q27 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=2527 y=54805 pfet_03v3
x F_IN VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=1839 y=31451 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT a_7790_n17938# VDD s=11648,328 d=19712,624 l=112 w=224 x=8526 y=-17937 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.QB VDD a_22096_n15837# VDD s=11648,328 d=11648,328 l=112 w=224 x=22616 y=-16276 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21463 y=34677 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_1.OR_magic_2.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=15222 y=31507 nfet_03v3
x a_22966_11778# PFD_T2_0.INV_mag_0.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=24396 y=11635 pfet_03v3
x a_15443_n16157# a_14944_n15271# a_15920_n15227# VSS s=11648,328 d=11648,328 l=112 w=224 x=16240 y=-15226 nfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54824 y=2869 pfet_03v3
x VCO_DFF_C_0.OUTB VDD_TEST a_58591_6073# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=58933 y=8367 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=67332 y=-7042 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A VDD a_187_37545# VDD s=11648,328 d=19712,624 l=112 w=224 x=715 y=38193 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62347 y=28517 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VSS VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VSS s=8800,376 d=5200,204 l=100 w=100 x=31385 y=2917 nfet_03v3
x D13 VSS a_70312_n9406# VSS s=11648,328 d=11648,328 l=112 w=224 x=70632 y=-9405 nfet_03v3
x Q12 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=61377 y=-17948 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=38583 y=-14726 nfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53336 y=-9507 pfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55436 y=3683 pfet_03v3
x Q23 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C a_1160_39067# VDD s=19712,624 d=11648,328 l=112 w=224 x=1644 y=38955 pfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3538 y=47205 pfet_03v3
x LD1 VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=58218 y=-12699 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=11946 y=42534 pfet_03v3
x D6 VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=12688 y=-24986 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D a_88821_n8380# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=88925 y=-7456 pfet_03v3
x D13 VDD a_65792_n8340# VDD s=11648,328 d=11648,328 l=112 w=224 x=66224 y=-7855 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=76634 y=-11899 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VDD a_74786_n10975# VDD s=11648,328 d=11648,328 l=112 w=224 x=75090 y=-10974 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89603 y=77797 cap_mim_2f0_m4m5_noshield
x D11 VSS a_7142_56457# VSS s=11648,328 d=11648,328 l=112 w=224 x=7142 y=56777 nfet_03v3
x VDD VDD VDD VDD d=19712,624 l=112 w=224 x=10225 y=47833 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A a_62566_n15817# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=62870 y=-16256 pfet_03v3
x a_6958_10708# VDD_TEST a_5326_9314# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7366 y=10868 pfet_03v3
x a_17523_n19011# VDD 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=18259 y=-18207 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VDD a_60130_n10976# VDD s=19712,624 d=11648,328 l=112 w=224 x=60218 y=-10491 pfet_03v3
x a_84948_n8380# VSS LD1 VSS s=19712,624 d=11648,328 l=112 w=224 x=85728 y=-8379 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD a_7440_n10621# VDD s=19712,624 d=11648,328 l=112 w=224 x=7528 y=-11060 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=25136 y=105 nfet_03v3
x G_sink_dn A3 VSS VSS s=6240,224 d=10560,416 l=100 w=120 x=3806 y=14988 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C a_71150_n18991# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=71815 y=-18630 nfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=62194 y=-10659 pfet_03v3
x a_49118_n8724# VDD_TEST a_49016_n7441# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50276 y=-11017 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A a_4331_59889# a_4838_60433# VSS s=19712,624 d=11648,328 l=112 w=224 x=4838 y=60321 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=20590 y=-10678 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT a_17537_47086# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=17537 y=47190 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=78386 y=-22701 nfet_03v3
x Tappered_Buffer_7.IN a_6958_10708# VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=10834 y=10868 pfet_03v3
x a_62566_n15817# VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=63734 y=-15816 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=31531 y=-19439 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A a_n754_40061# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-269 y=40797 pfet_03v3
x G2_1 VSS G2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=1404 y=10388 nfet_03v3
x 7b_divider_magic_2.CLK VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=23857 y=-18989 nfet_03v3
x a_26072_n12339# VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=27240 y=-12338 nfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=50564 y=6850 pfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=89568 y=-15469 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A a_83419_n16192# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=83939 y=-16191 pfet_03v3
x G_sink_up G_sink_up G_sink_dn VSS s=10560,416 d=6240,224 l=100 w=120 x=228 y=15357 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=60127 y=-25423 pfet_03v3
x LD0 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=10828 y=-15455 nfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=62605 y=7553 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VDD a_74786_n16192# VDD s=19712,624 d=11648,328 l=112 w=224 x=74874 y=-15223 pfet_03v3
x a_37671_n8400# VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD s=19712,624 d=11648,328 l=112 w=224 x=38451 y=-7952 pfet_03v3
x a_45628_8250# a_45328_8770# a_45628_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=45628 y=8250 ppolyf_u
x 7b_divider_magic_0.p3_gen_magic_0.P3 a_80733_n22266# a_80733_n23674# VDD s=11648,328 d=19712,624 l=112 w=224 x=81037 y=-22749 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.QB VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q VDD s=11648,328 d=19712,624 l=112 w=224 x=5002 y=38579 pfet_03v3
x D11 VSS a_6032_60433# VSS s=11648,328 d=11648,328 l=112 w=224 x=6032 y=60753 nfet_03v3
x a_29875_10702# UP UP_INPUT VDD s=8736,272 d=8736,272 l=100 w=168 x=30148 y=10316 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=82249 y=-19419 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16614 y=-7062 pfet_03v3
x a_22096_n10620# VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=23048 y=-11059 pfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=6636 y=-6703 pfet_03v3
x D7 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13445 y=59088 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=60343 y=-24966 nfet_03v3
x a_22967_8787# VDD PFD_T2_0.INV_mag_1.IN VDD s=5200,204 d=8800,376 l=100 w=100 x=25009 y=8866 pfet_03v3
x Q17 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=57864 y=-25423 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A a_18618_n11127# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=19698 y=-11059 pfet_03v3
x LD1 a_62566_n9407# a_62766_n9407# VSS s=19712,624 d=11648,328 l=112 w=224 x=62654 y=-9406 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD a_14642_n8360# VDD s=11648,328 d=11648,328 l=112 w=224 x=15506 y=-7875 pfet_03v3
x a_42328_8250# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=42328 y=8250 ppolyf_u
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT a_11285_n22436# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=11373 y=-22435 pfet_03v3
x Q02 a_29222_n11081# a_29438_n11081# VDD s=11648,328 d=11648,328 l=112 w=224 x=29326 y=-8660 pfet_03v3
x a_18618_n8360# VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=18618 y=-7875 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.IN2 VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=16449 y=30348 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=21292 y=-11919 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT a_7790_n22436# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=7878 y=-22435 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=72658 y=-10218 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q a_30234_n6845# 7b_divider_magic_2.7b_counter_0.DFF_magic_0.D VSS s=19712,624 d=11648,328 l=112 w=224 x=30322 y=-6844 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10267 y=45799 pfet_03v3
x a_7440_n15837# VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=8392 y=-16276 pfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=50744 y=2869 pfet_03v3
x a_89214_1773# VSS OUT1 VSS s=29120,664 d=29120,664 l=100 w=560 x=93328 y=337 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=89815 y=-11005 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A a_13446_n11964# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14182 y=-12447 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=33647 y=-17760 pfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51704 y=-9507 pfet_03v3
x VCO_DFF_C_0.OUT a_50810_1389# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51356 y=3683 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A a_84615_n16324# a_85159_n15817# VSS s=19712,624 d=11648,328 l=112 w=224 x=85047 y=-15816 nfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=26626 y=441 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A VDD a_7743_39580# VDD s=11648,328 d=11648,328 l=112 w=224 x=8711 y=39684 pfet_03v3
x a_40387_n19193# VSS OUT01 VSS s=19712,624 d=19712,624 l=112 w=224 x=41123 y=-19192 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B a_28293_n16212# a_28381_n15772# VDD s=19712,624 d=11648,328 l=112 w=224 x=28381 y=-16211 pfet_03v3
x Q15 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=81694 y=-10032 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D a_37671_n8400# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=37775 y=-8399 nfet_03v3
x a_50528_5246# OUTB VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=53998 y=6066 nfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=15982 y=32564 nfet_03v3
x a_791_26924# a_n841_25530# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=4293 y=24790 nfet_03v3
x Q11 VDD a_69768_n7146# VDD s=11648,328 d=11648,328 l=112 w=224 x=70200 y=-6661 pfet_03v3
x D5 VDD a_18618_n15150# VDD s=11648,328 d=11648,328 l=112 w=224 x=19050 y=-15082 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=25354 y=-19454 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=20590 y=-15455 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B a_17422_n16212# a_17510_n15772# VDD s=19712,624 d=11648,328 l=112 w=224 x=17510 y=-16211 pfet_03v3
x a_80941_n13148# 7b_divider_magic_0.7b_counter_0.MDFF_7.QB VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=81500 y=-12482 pfet_03v3
x LD0 a_7440_n9427# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7744 y=-9866 pfet_03v3
x a_84948_n8380# VDD LD1 VDD s=11648,328 d=19712,624 l=112 w=224 x=86160 y=-7932 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.p3_gen_magic_0.P3 VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=28128 y=-22254 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B a_68660_n13396# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=69092 y=-13351 nfet_03v3
x 7b_divider_magic_2.mux_magic_0.AND2_magic_0.A a_39047_n18160# a_38847_n18160# VSS s=11648,328 d=19712,624 l=112 w=224 x=39583 y=-18159 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=11939 y=37182 pfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=5734 y=10868 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q VDD a_8292_55913# VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=56345 pfet_03v3
x Q26 VDD a_3007_39938# VDD s=11648,328 d=19712,624 l=112 w=224 x=3007 y=40674 pfet_03v3
x D12 a_73246_n9406# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=73982 y=-9845 pfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=88649 y=-14249 pfet_03v3
x a_66094_n15251# VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.QB VDD s=11648,328 d=11648,328 l=112 w=224 x=66437 y=-15652 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48719 y=83957 cap_mim_2f0_m4m5_noshield
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=2 y=43229 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B VSS a_7259_40116# VSS s=11648,328 d=19712,624 l=112 w=224 x=7303 y=39684 nfet_03v3
x Tappered_Buffer_7.IN a_6958_10708# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10426 y=10868 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VSS a_4463_58893# VSS s=11648,328 d=19712,624 l=112 w=224 x=5871 y=59429 nfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8448 y=29403 pfet_03v3
x D15 a_59356_n18849# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=59460 y=-18848 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=36104 y=3934 nfet_03v3
x D6 VSS a_11616_n9427# VSS s=11648,328 d=11648,328 l=112 w=224 x=11936 y=-9426 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=90268 y=337 nfet_03v3
x a_58489_5253# VSS A1 VSS s=29120,664 d=29120,664 l=100 w=560 x=59307 y=5377 nfet_03v3
x A1 VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=74280 y=-22241 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B VDD a_30216_n9019# VDD s=11648,328 d=11648,328 l=112 w=224 x=30520 y=-7731 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=10726 y=44475 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=76288 y=-18977 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=25963 y=-19446 pfet_03v3
x a_60130_n13352# VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=60866 y=-12427 pfet_03v3
x Q07 a_7772_n20046# 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=7860 y=-20045 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS a_62417_n24524# VSS s=11648,328 d=19712,624 l=112 w=224 x=63153 y=-24523 nfet_03v3
x P02 VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=28395 y=-19454 pfet_03v3
x LD0 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=6852 y=-12279 pfet_03v3
x a_7440_n12339# VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=8608 y=-12338 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=25700 y=-11919 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD a_n886_53639# VDD s=19712,624 d=11648,328 l=112 w=224 x=-818 y=52775 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN VSS 7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=15992 y=33821 nfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53600 y=2173 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B a_60130_n16192# a_60130_n14784# VDD s=11648,328 d=19712,624 l=112 w=224 x=60434 y=-15223 pfet_03v3
x a_49016_n7441# DIV_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=51670 y=-8723 nfet_03v3
x a_187_37545# 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=715 y=37545 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A VDD a_7743_39580# VDD s=19712,624 d=11648,328 l=112 w=224 x=8227 y=39468 pfet_03v3
x D4 a_7440_n13533# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8176 y=-13092 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=31029 y=-16255 pfet_03v3
x 7b_divider_magic_2.mux_magic_0.IN2 VDD a_38847_n19354# VDD s=11648,328 d=11648,328 l=112 w=224 x=39367 y=-18913 pfet_03v3
x a_45928_12390# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=45928 y=12390 ppolyf_u
x F_IN a_308_49663# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=375 y=49447 pfet_03v3
x Q03 a_29438_n11081# 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C VDD s=11648,328 d=19712,624 l=112 w=224 x=29542 y=-9144 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK VDD a_66094_n10034# VDD s=11648,328 d=11648,328 l=112 w=224 x=67545 y=-10435 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB a_44716_1837# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=45397 y=1029 pfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=62197 y=7553 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=20158 y=-12279 pfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=25810 y=769 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=10261 y=33127 pfet_03v3
x A1 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=87764 y=-9319 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_66206_n15207# 7b_divider_magic_0.7b_counter_0.MDFF_4.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=66310 y=-15206 nfet_03v3
x 7b_divider_magic_2.CLK VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=32316 y=-9795 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=86717 y=-9318 pfet_03v3
x a_10152_28482# VDD 7b_divider_magic_1.mux_magic_0.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=10219 y=28482 pfet_03v3
x 7b_divider_magic_1.P2 VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=11954 y=40318 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28277 y=22357 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C a_71150_n18991# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=71254 y=-18630 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A a_68572_n11944# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=69308 y=-12427 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A VSS a_13534_n8199# VSS s=11648,328 d=19712,624 l=112 w=224 x=14182 y=-8154 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.QB VDD a_84615_n12363# VDD s=11648,328 d=11648,328 l=112 w=224 x=85047 y=-11878 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_33465_n15150# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=34545 y=-15082 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=27071 y=-19446 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=86587 y=-15435 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD a_14935_56388# VDD s=11648,328 d=19712,624 l=112 w=224 x=14935 y=57124 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=5972 y=7878 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT a_17523_n19011# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=17611 y=-18207 pfet_03v3
x a_n841_25530# PRE_SCALAR VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=2661 y=24790 nfet_03v3
x a_17493_46542# 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=17537 y=46542 nfet_03v3
x ITAIL SD2_1 G1_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=792 y=11600 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=55606 y=693 nfet_03v3
x a_4463_36036# VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D VSS s=19712,624 d=19712,624 l=112 w=224 x=5871 y=36140 nfet_03v3
x DN Tappered_Buffer_8.IN VDD_TEST VDD_TEST s=5200,204 d=5200,204 l=100 w=100 x=12072 y=7948 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=43917 y=795 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VCO_DFF_C_0.VCO_C_0.OUTB VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=31593 y=-587 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=33179 y=-23941 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_7098_39008# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=38144 pfet_03v3
x A_MUX_0.Tr_Gate_1.CLK VCTRL_OBV CP_1_0.VCTRL VSS s=14784,512 d=14784,512 l=100 w=168 x=45785 y=5035 nfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=5326 y=10868 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_69768_n13557# a_70312_n13513# VSS s=19712,624 d=11648,328 l=112 w=224 x=70200 y=-13512 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C VSS a_1158_37312# VSS s=19712,624 d=19712,624 l=112 w=224 x=1158 y=37200 nfet_03v3
x a_49118_n8724# a_49016_n7441# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=50072 y=-11017 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=3068 y=32873 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A a_12956_n10996# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=13044 y=-10995 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A a_22096_n10620# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=22400 y=-11059 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A a_77222_n12319# a_77422_n12319# VSS s=19712,624 d=11648,328 l=112 w=224 x=77310 y=-12318 nfet_03v3
x a_6958_10708# a_5326_9314# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10018 y=10868 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B a_8980_n14804# a_8980_n16212# VDD s=11648,328 d=19712,624 l=112 w=224 x=9716 y=-16211 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A a_70734_n23489# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=70822 y=-22685 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=35437 y=-12279 pfet_03v3
x a_308_41257# 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=375 y=41473 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=89826 y=3327 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B a_30416_n9019# a_30632_n9019# VSS s=11648,328 d=11648,328 l=112 w=224 x=30520 y=-8658 nfet_03v3
x Q11 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=65614 y=-17948 pfet_03v3
x 7b_divider_magic_2.CLK VSS a_22296_n13533# VSS s=11648,328 d=11648,328 l=112 w=224 x=22616 y=-13532 nfet_03v3
x D16G 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=67757 y=-25423 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.QB VDD a_18618_n16344# VDD s=11648,328 d=11648,328 l=112 w=224 x=19050 y=-16276 pfet_03v3
x A1 VDD a_69768_n8340# VDD s=11648,328 d=11648,328 l=112 w=224 x=70200 y=-7855 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11954 y=43359 pfet_03v3
x S2 A_MUX_3.Tr_Gate_1.CLK VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=29318 y=11114 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B VSS a_27612_n13372# VSS s=11648,328 d=19712,624 l=112 w=224 x=27916 y=-13371 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD a_80639_n15130# VDD s=11648,328 d=11648,328 l=112 w=224 x=81503 y=-15062 pfet_03v3
x a_22417_n25038# VDD 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C VDD s=11648,328 d=11648,328 l=112 w=224 x=23369 y=-25477 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B a_8980_n6748# a_8980_n8156# VDD s=11648,328 d=19712,624 l=112 w=224 x=9284 y=-7715 pfet_03v3
x a_49016_n7441# DIV_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=51262 y=-8723 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D a_n90_33487# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-23 y=34811 pfet_03v3
x a_50708_569# OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=52546 y=693 nfet_03v3
x Q06 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10641 y=-20488 nfet_03v3
x a_45628_7422# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=45628 y=7422 ppolyf_u
x G2_1 SD2_1 VSS VSS s=10400,304 d=10400,304 l=100 w=200 x=1608 y=12051 nfet_03v3
x a_69768_n11107# VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=69768 y=-11039 pfet_03v3
x a_77222_n7102# VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=78174 y=-6661 pfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=57786 y=-12259 pfet_03v3
x a_10727_n12503# VSS a_11746_n12949# VSS s=11648,328 d=11648,328 l=112 w=224 x=11634 y=-12948 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=84766 y=-9775 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VDD a_41879_n196# VDD s=8736,272 d=8736,272 l=100 w=168 x=42287 y=270 pfet_03v3
x D8 VDD a_1881_49879# VDD s=11648,328 d=11648,328 l=112 w=224 x=2365 y=49231 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=35586 y=-18220 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=52690 y=-8027 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VDD a_7743_44669# VDD s=11648,328 d=19712,624 l=112 w=224 x=8711 y=44773 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=86587 y=-12699 nfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53192 y=2173 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=7955 y=48339 nfet_03v3
x D16 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=71408 y=-20925 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=76015 y=-17747 pfet_03v3
x a_49118_n8724# a_49016_n7441# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51296 y=-11017 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_76533_n10436# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=76637 y=-10435 pfet_03v3
x a_42328_7422# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=42328 y=7422 ppolyf_u
x 7b_divider_magic_2.mux_magic_0.IN2 7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=38149 y=-23949 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B a_74786_n11944# a_74786_n13352# VDD s=11648,328 d=19712,624 l=112 w=224 x=75090 y=-12427 pfet_03v3
x F_IN VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=15983 y=41210 nfet_03v3
x VDD VDD VDD VDD d=19712,624 l=112 w=224 x=18603 y=-17725 pfet_03v3
x a_6505_4677# VSS DN_OUT VSS s=49280,1296 d=29120,664 l=100 w=560 x=6539 y=3937 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VCO_DFF_C_0.VCO_C_0.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=31554 y=806 pfet_03v3
x a_n841_25530# PRE_SCALAR VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=2253 y=24790 nfet_03v3
x ITAIL_SINK a_32731_10265# CP_1_0.VCTRL VDD s=6304,328 d=6304,328 l=112 w=56 x=33283 y=11241 pfet_03v3
x G2_1 VSS SD2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=180 y=12051 nfet_03v3
x D3 VSS a_30033_n14643# VSS s=11648,328 d=11648,328 l=112 w=224 x=30353 y=-14642 nfet_03v3
x G2_1 SD2_1 VSS VSS s=10400,304 d=10400,304 l=100 w=200 x=384 y=11600 nfet_03v3
x a_65792_n8340# 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=65792 y=-8295 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B a_32357_n13416# a_32269_n11964# VDD s=19712,624 d=11648,328 l=112 w=224 x=32789 y=-12447 pfet_03v3
x S7 VSS A_MUX_5.Tr_Gate_1.CLK VSS s=5200,204 d=5200,204 l=100 w=100 x=18626 y=-2912 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT a_15648_50782# a_14677_50238# VSS s=11648,328 d=19712,624 l=112 w=224 x=15648 y=50886 nfet_03v3
x D2 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13138 y=-22466 pfet_03v3
x a_58591_6073# VDD_TEST a_58489_5253# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=60157 y=8367 pfet_03v3
x a_n281_56558# a_232_56327# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=232 y=56863 nfet_03v3
x a_35743_n8400# VSS 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VSS s=19712,624 d=11648,328 l=112 w=224 x=36523 y=-8399 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A a_13446_n6747# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14182 y=-7230 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VSS a_7259_44125# VSS s=11648,328 d=19712,624 l=112 w=224 x=7303 y=44773 nfet_03v3
x S1 F_IN PFD_T2_0.FIN VSS s=14784,512 d=14784,512 l=100 w=168 x=18604 y=11787 nfet_03v3
x a_8292_39008# VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=8336 y=39008 nfet_03v3
x a_n841_25530# VSS PRE_SCALAR VSS s=29120,664 d=29120,664 l=100 w=560 x=3681 y=24094 nfet_03v3
x A1 a_73446_n8296# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=73550 y=-8295 nfet_03v3
x a_41879_n196# VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VDD s=8736,272 d=8736,272 l=100 w=168 x=42287 y=-151 pfet_03v3
x a_32357_n15772# 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=32357 y=-15243 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.QB VDD a_4331_59889# VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=60321 pfet_03v3
x VCTRL_OBV VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=34693 y=-259 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VSS VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VSS s=8800,376 d=5200,204 l=100 w=100 x=43305 y=2219 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=38295 y=352 pfet_03v3
x a_50528_5246# OUTB VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=53590 y=6066 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT a_14874_n22436# VDD s=11648,328 d=19712,624 l=112 w=224 x=15610 y=-22435 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A a_81366_n8999# a_81566_n8999# VSS s=19712,624 d=11648,328 l=112 w=224 x=81454 y=-8998 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A a_18618_n7166# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=19698 y=-6681 pfet_03v3
x a_89214_1773# VSS OUT1 VSS s=29120,664 d=29120,664 l=100 w=560 x=92920 y=337 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D a_n90_29614# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=452 y=30506 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=28315 y=3425 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A a_33465_n16344# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=34545 y=-16276 pfet_03v3
x A1 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=84385 y=-10538 nfet_03v3
x F_IN 7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=11480 y=37398 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=8395 y=47907 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT a_11267_n25475# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=11355 y=-25474 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=4419 y=43013 pfet_03v3
x S5 A_MUX_6.Tr_Gate_1.CLK VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=38535 y=11827 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B a_7259_44125# a_7743_44669# VDD s=19712,624 d=11648,328 l=112 w=224 x=8227 y=44557 pfet_03v3
x A1 VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=72980 y=-22698 nfet_03v3
x a_50630_6066# a_50528_5246# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52808 y=8360 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8395 y=61861 pfet_03v3
x Q22 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT a_15866_56388# VSS s=11648,328 d=19712,624 l=112 w=224 x=15866 y=57124 nfet_03v3
x 7b_divider_magic_1.OR_magic_2.VOUT VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=16441 y=35102 pfet_03v3
x Q11 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=64966 y=-22446 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B a_4463_54227# a_4463_54859# VDD s=11648,328 d=11648,328 l=112 w=224 x=4463 y=54747 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=3517 y=31832 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD a_66024_n22416# VDD s=11648,328 d=11648,328 l=112 w=224 x=66328 y=-22415 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT a_68673_n18991# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=68761 y=-17703 pfet_03v3
x a_58489_5253# A1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=61143 y=5377 nfet_03v3
x 7b_divider_magic_2.mux_magic_0.OR_magic_0.A a_40387_n17785# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=40475 y=-17784 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VDD a_8980_n16212# VDD s=19712,624 d=11648,328 l=112 w=224 x=9068 y=-15243 pfet_03v3
x a_83507_n15752# 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=83507 y=-14783 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35091 y=77797 cap_mim_2f0_m4m5_noshield
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55868 y=7546 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=20374 y=-12719 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_25383_n10940# a_25122_n10010# VDD s=11648,328 d=19712,624 l=112 w=224 x=26351 y=-10939 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=26395 y=-23481 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B a_12956_n16212# a_12956_n14804# VDD s=11648,328 d=19712,624 l=112 w=224 x=13260 y=-15727 pfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT VSS 7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=41581 y=-14727 nfet_03v3
x S1 a_18550_11273# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=19162 y=10979 pfet_03v3
x D17G VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=63622 y=-20925 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=52282 y=-8027 nfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7978 y=10054 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT VSS 7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=35666 y=-22720 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=90031 y=-10548 nfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=36990 y=-22722 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.QB 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=66221 y=-10435 pfet_03v3
x a_45928_11562# a_45928_12082# a_45628_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=45928 y=11562 ppolyf_u
x 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_7593_42855# a_8172_42690# VDD s=11648,328 d=11648,328 l=112 w=224 x=8656 y=42578 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_76533_n10920# a_76272_n9990# VDD s=11648,328 d=11648,328 l=112 w=224 x=77069 y=-10919 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_76533_n16137# a_76272_n15207# VDD s=11648,328 d=19712,624 l=112 w=224 x=77501 y=-16136 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=72658 y=-11899 pfet_03v3
x a_84615_n15130# VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=84615 y=-15062 pfet_03v3
x D8 a_1925_48911# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=1925 y=49015 nfet_03v3
x D15 VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=60361 y=-18405 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B a_17510_n10555# a_17422_n10995# VDD s=11648,328 d=11648,328 l=112 w=224 x=17726 y=-10994 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=2739 y=61861 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_5525_45233# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=5592 y=46313 pfet_03v3
x Q13 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=58530 y=-22446 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10717 y=35282 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD a_80639_n16324# VDD s=11648,328 d=11648,328 l=112 w=224 x=81503 y=-16256 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B a_79531_n15752# a_79443_n16192# VDD s=11648,328 d=11648,328 l=112 w=224 x=79747 y=-16191 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B VDD a_81366_n8999# VDD s=11648,328 d=11648,328 l=112 w=224 x=81670 y=-8195 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A a_n753_58693# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=215 y=59429 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=4419 y=46989 pfet_03v3
x S7 VSS A_MUX_5.Tr_Gate_1.CLK VSS s=8800,376 d=5200,204 l=100 w=100 x=18218 y=-2912 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT a_34443_2598# VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VSS s=5200,204 d=5200,204 l=168 w=100 x=34547 y=3034 nfet_03v3
x a_77222_n8296# VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=78174 y=-7855 pfet_03v3
x a_41879_1284# VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.OUTB VDD s=8736,272 d=8736,272 l=100 w=168 x=42083 y=1412 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK VSS a_81917_n12929# VSS s=11648,328 d=11648,328 l=112 w=224 x=81805 y=-12928 nfet_03v3
x a_n841_25530# VSS PRE_SCALAR VSS s=29120,664 d=29120,664 l=100 w=560 x=3273 y=24094 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VDD a_60130_n10976# VDD s=19712,624 d=11648,328 l=112 w=224 x=60218 y=-10007 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD a_33465_n13577# VDD s=11648,328 d=11648,328 l=112 w=224 x=34329 y=-13092 pfet_03v3
x a_4331_41257# 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=4838 y=41257 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=86736 y=-17741 pfet_03v3
x a_22096_n12339# VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=23264 y=-12338 nfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=86651 y=-23462 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=1838 y=34881 pfet_03v3
x ITAIL_SINK CP_1_0.VCTRL a_32731_10265# VDD s=6304,328 d=6304,328 l=112 w=56 x=33751 y=10269 pfet_03v3
x Q15 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=64846 y=-20925 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=15221 y=34937 nfet_03v3
x a_25556_11637# UP1 VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=26068 y=11637 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT a_22417_n25038# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=22721 y=-25477 pfet_03v3
x a_5326_9314# VSS UP_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=9032 y=7878 nfet_03v3
x D13 a_69768_n9913# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=70416 y=-9845 pfet_03v3
x a_4473_31277# 7b_divider_magic_1.OR_magic_1.VOUT VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=5881 y=31165 nfet_03v3
x D16 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=71192 y=-20468 nfet_03v3
x 7b_divider_magic_1.LD a_1882_59889# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=2366 y=60969 pfet_03v3
x a_33465_n15150# 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=33465 y=-14642 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.D VSS s=11648,328 d=19712,624 l=112 w=224 x=2297 y=34205 nfet_03v3
x S5 A_MUX_6.Tr_Gate_1.CLK VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=38127 y=11827 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=76447 y=-22241 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.OUTB VSS s=14784,512 d=8736,272 l=100 w=168 x=42268 y=2102 nfet_03v3
x a_47128_8250# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=47128 y=8250 ppolyf_u
x D26G a_7142_48911# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=7142 y=49015 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=37557 y=-11017 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VDD VCO_DFF_C_0.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=46606 y=803 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_5525_41257# a_6032_41801# VSS s=19712,624 d=11648,328 l=112 w=224 x=6032 y=41689 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=77329 y=-23920 pfet_03v3
x Q12 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=61809 y=-17948 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=24073 y=-23483 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q VSS a_30033_n15837# VSS s=11648,328 d=11648,328 l=112 w=224 x=30353 y=-15836 nfet_03v3
x a_90846_3167# VDD_TEST a_89214_1773# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=91662 y=3327 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B a_4463_35404# a_4463_36036# VDD s=11648,328 d=19712,624 l=112 w=224 x=4947 y=35708 pfet_03v3
x G2_1 SD2_1 VSS VSS s=10400,304 d=10400,304 l=100 w=200 x=-431 y=11600 nfet_03v3
x Q16 VDD a_62417_n20473# VDD s=11648,328 d=11648,328 l=112 w=224 x=62721 y=-20472 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT VDD d=19712,624 l=112 w=224 x=20664 y=-18207 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=36449 y=-10558 nfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51788 y=7546 pfet_03v3
x Q27 VDD a_17490_59901# VDD s=11648,328 d=19712,624 l=112 w=224 x=17490 y=60637 pfet_03v3
x 7b_divider_magic_1.LD VSS 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=7955 y=61645 nfet_03v3
x 7b_divider_magic_2.mux_magic_0.IN2 VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=37501 y=-23949 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B a_13534_n8199# a_13446_n6747# VDD s=19712,624 d=11648,328 l=112 w=224 x=13966 y=-7714 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D a_61616_n12929# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=61704 y=-12928 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT a_22417_n20540# a_22617_n20540# VSS s=19712,624 d=11648,328 l=112 w=224 x=22505 y=-20539 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B a_74786_n9567# a_74786_n10975# VDD s=11648,328 d=19712,624 l=112 w=224 x=75522 y=-10974 pfet_03v3
x Q01 a_19162_n7122# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=19266 y=-7121 nfet_03v3
x LD1 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=58002 y=-11899 pfet_03v3
x a_27612_n13372# VDD Q03 VDD s=19712,624 d=19712,624 l=112 w=224 x=28348 y=-12931 pfet_03v3
x a_49016_n7441# VSS DIV_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=50650 y=-8027 nfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=8800,376 d=5200,204 l=168 w=100 x=36504 y=3934 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD a_18618_n8360# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=19698 y=-7875 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VSS a_44716_n517# VSS s=8736,272 d=14784,512 l=100 w=168 x=45008 y=-516 nfet_03v3
x a_49118_n8724# VDD_TEST a_49016_n7441# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51092 y=-11017 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=8456 y=27690 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT VDD a_17493_44912# VDD s=11648,328 d=11648,328 l=112 w=224 x=17977 y=45344 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B VDD a_19584_n19011# VDD s=11648,328 d=11648,328 l=112 w=224 x=19888 y=-18207 pfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=49868 y=-10203 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT VDD a_14677_50238# VDD s=11648,328 d=11648,328 l=112 w=224 x=14721 y=50454 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C VDD a_14677_48177# VDD s=11648,328 d=11648,328 l=112 w=224 x=15205 y=48393 pfet_03v3
x a_58590_n12319# VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=59542 y=-11878 pfet_03v3
x D17G 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=64270 y=-25423 pfet_03v3
x D9 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=14966 y=55791 pfet_03v3
x A_MUX_2.Tr_Gate_1.CLK VDD a_20903_8375# VDD s=8736,272 d=8736,272 l=100 w=168 x=21380 y=9183 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A a_66336_n12319# a_65792_n12363# VSS s=11648,328 d=19712,624 l=112 w=224 x=66872 y=-12318 nfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_0.mux_magic_0.IN1 VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=95163 y=-14242 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK 7b_divider_magic_2.7b_counter_0.MDFF_4.QB a_15056_n15227# VSS s=11648,328 d=11648,328 l=112 w=224 x=15376 y=-15226 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=1831 y=29667 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B a_23636_n14804# a_23636_n16212# VDD s=11648,328 d=19712,624 l=112 w=224 x=24372 y=-16211 pfet_03v3
x D7 7b_divider_magic_1.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10240 y=30454 pfet_03v3
x G_sink_up ITAIL_SINK A3 VSS s=6240,224 d=6240,224 l=100 w=120 x=3194 y=15334 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B a_2042_44125# a_2526_44669# VDD s=11648,328 d=11648,328 l=112 w=224 x=3494 y=44341 pfet_03v3
x a_26072_n13533# 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=27240 y=-13092 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B a_2043_54805# a_2527_55349# VDD s=19712,624 d=11648,328 l=112 w=224 x=3011 y=55237 pfet_03v3
x a_7593_52257# a_7726_52153# a_7507_52905# VSS s=11648,328 d=11648,328 l=112 w=224 x=7726 y=52257 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=53386 y=5370 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A VDD a_n754_54227# VDD s=11648,328 d=11648,328 l=112 w=224 x=-753 y=54531 pfet_03v3
x a_8137_6071# VDD_TEST a_6505_4677# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10585 y=6231 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=1641 y=24094 nfet_03v3
x a_58590_n14623# 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=59758 y=-15062 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN VSS 7b_divider_magic_0.mux_magic_0.IN1 VSS s=19712,624 d=11648,328 l=112 w=224 x=94731 y=-14699 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=76634 y=-12259 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=4779 y=47907 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_18618_n13577# a_19162_n13533# VSS s=19712,624 d=11648,328 l=112 w=224 x=19050 y=-13532 nfet_03v3
x LD2 VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=-437 y=47907 pfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=4779 y=61861 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN VSS 7b_divider_magic_0.mux_magic_0.IN2 VSS s=19712,624 d=11648,328 l=112 w=224 x=88816 y=-22692 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A a_23636_n9587# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=23724 y=-9586 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT a_34443_2598# VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VSS s=5200,204 d=5200,204 l=168 w=100 x=34547 y=2598 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS a_18405_n24544# VSS s=11648,328 d=19712,624 l=112 w=224 x=19141 y=-24543 nfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=8448 y=30295 pfet_03v3
x a_84615_n16324# VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=84615 y=-16256 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT a_11285_n22436# 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=11805 y=-22435 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=21724 y=-11919 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=7999 y=28122 nfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=62194 y=-11019 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=20590 y=-11038 pfet_03v3
x A1 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=74331 y=-18967 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21463 y=71637 cap_mim_2f0_m4m5_noshield
x Q15 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=65494 y=-25423 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q a_26272_n12339# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=26376 y=-12338 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT a_12545_49268# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=12545 y=49356 nfet_03v3
x a_25383_n10456# a_26402_n10010# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=26938 y=-10009 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT a_62417_n20957# VDD s=11648,328 d=19712,624 l=112 w=224 x=63153 y=-20956 pfet_03v3
x F_IN VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=2296 y=31667 nfet_03v3
x ITAIL_SINK VDD ITAIL_SINK VDD s=6304,328 d=6304,328 l=112 w=56 x=34219 y=10269 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A a_71937_n20520# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=72241 y=-20959 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A a_28293_n16212# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=28813 y=-16211 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D VDD a_76533_n10920# VDD s=19712,624 d=11648,328 l=112 w=224 x=76421 y=-10919 pfet_03v3
x a_50708_569# VSS OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=53566 y=1389 nfet_03v3
x PFD_T2_0.Buffer_V_2_0.IN a_25557_8739# VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=25661 y=8739 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.QB a_8336_45777# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=8336 y=45881 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.QB VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q VDD s=11648,328 d=19712,624 l=112 w=224 x=63305 y=-7266 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A a_69768_n11107# a_70312_n10600# VSS s=19712,624 d=11648,328 l=112 w=224 x=70200 y=-10599 nfet_03v3
x a_50630_6066# a_50528_5246# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52400 y=8360 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B a_4463_44237# a_4463_44037# VDD s=11648,328 d=11648,328 l=112 w=224 x=4463 y=44341 pfet_03v3
x a_25383_n15673# VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.QB VDD s=19712,624 d=11648,328 l=112 w=224 x=26379 y=-15672 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_29489_n15150# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=30569 y=-15082 pfet_03v3
x Q04 a_30024_n10992# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=30112 y=-10991 pfet_03v3
x a_49016_n7441# VSS DIV_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=50242 y=-8027 nfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=5938 y=10054 pfet_03v3
x 7b_divider_magic_2.mux_magic_0.IN1 VSS 7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=43632 y=-15499 nfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=3539 y=57453 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.QB 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=-213 y=56342 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B a_n753_58693# a_n753_58893# VDD s=19712,624 d=11648,328 l=112 w=224 x=-752 y=58781 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A VDD a_n754_54227# VDD s=19712,624 d=11648,328 l=112 w=224 x=-269 y=54315 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK 7b_divider_magic_0.7b_counter_0.MDFF_6.QB a_77552_n9990# VSS s=11648,328 d=11648,328 l=112 w=224 x=77872 y=-9989 nfet_03v3
x LD1 a_58790_n9407# a_58590_n9407# VSS s=11648,328 d=19712,624 l=112 w=224 x=59326 y=-9406 nfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55460 y=7546 pfet_03v3
x a_33465_n16344# 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=33465 y=-15836 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT a_22617_n25038# a_22417_n25038# VSS s=11648,328 d=19712,624 l=112 w=224 x=23153 y=-25037 nfet_03v3
x 7b_divider_magic_2.mux_magic_0.IN2 VSS 7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=37717 y=-23492 nfet_03v3
x a_50810_1389# a_50708_569# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52988 y=3683 pfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=56072 y=8360 pfet_03v3
x Q25 a_17490_52919# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17490 y=53439 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_7098_35032# a_7142_34064# VSS s=19712,624 d=11648,328 l=112 w=224 x=7142 y=33952 nfet_03v3
x P12 a_87746_n11954# a_87746_n13362# VDD s=11648,328 d=19712,624 l=112 w=224 x=88050 y=-12921 pfet_03v3
x G1_2 VDD_TEST G1_2 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=1812 y=13045 pfet_03v3
x Q12 a_62435_n23347# 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=62523 y=-23346 nfet_03v3
x G_sink_dn VSS A3 VSS s=6240,224 d=6240,224 l=100 w=120 x=3194 y=14988 nfet_03v3
x a_45928_10734# a_45628_11254# a_45928_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=45928 y=10734 ppolyf_u
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=3525 y=32657 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT a_65904_n25455# VDD s=11648,328 d=19712,624 l=112 w=224 x=66640 y=-25454 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=43305 y=-368 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_34009_n13533# a_33465_n13577# VSS s=11648,328 d=19712,624 l=112 w=224 x=34545 y=-13532 nfet_03v3
x S2 UP UP_INPUT VSS s=14784,512 d=8736,272 l=100 w=168 x=29963 y=11006 nfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=63013 y=6857 pfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9406 y=9358 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A a_73246_n12319# a_73446_n12319# VSS s=19712,624 d=11648,328 l=112 w=224 x=73334 y=-12318 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=1233 y=24094 nfet_03v3
x 7b_divider_magic_2.CLK a_19162_n8316# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=19266 y=-8315 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VSS s=14784,512 d=14784,512 l=100 w=168 x=45343 y=1837 nfet_03v3
x D1 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=16079 y=-22466 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8448 y=25757 pfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=995 y=26270 pfet_03v3
x a_7440_n13533# 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8608 y=-13092 pfet_03v3
x a_58489_5253# VSS A1 VSS s=29120,664 d=29120,664 l=100 w=560 x=61347 y=6073 nfet_03v3
x Q16 a_62417_n20026# 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=62505 y=-20025 nfet_03v3
x A1 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=73412 y=-17747 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_2.IN a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=34819 y=4242 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=5219 y=46773 nfet_03v3
x A1 VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=85412 y=-17741 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69161 y=53157 cap_mim_2f0_m4m5_noshield
x a_58591_6073# a_58489_5253# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=59103 y=6073 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A a_8980_n8156# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=9068 y=-8155 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B a_13534_n8199# a_13446_n6747# VDD s=11648,328 d=11648,328 l=112 w=224 x=13750 y=-6746 pfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=90846 y=1817 pfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=39310 y=-15948 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=6770 y=25808 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT a_11683_n24544# VSS s=11648,328 d=11648,328 l=112 w=224 x=11571 y=-24543 nfet_03v3
x 7b_divider_magic_2.CLK a_7640_n14643# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=7744 y=-14642 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VDD a_27612_n11964# VDD s=19712,624 d=11648,328 l=112 w=224 x=27700 y=-12931 pfet_03v3
x D11 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13445 y=48887 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.QB a_n378_60433# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=-377 y=60537 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D a_84948_n8380# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=85052 y=-7456 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=27503 y=-19446 pfet_03v3
x Q23 a_8336_34064# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=8336 y=34168 nfet_03v3
x Q12 a_62435_n22900# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=62523 y=-22899 pfet_03v3
x a_10466_n7733# a_10727_n7287# a_10882_n7733# VSS s=11648,328 d=11648,328 l=112 w=224 x=11202 y=-7732 nfet_03v3
x Q17 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B a_78885_n10972# VDD s=11648,328 d=19712,624 l=112 w=224 x=79621 y=-10971 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VSS s=14784,512 d=14784,512 l=100 w=168 x=41933 y=-841 nfet_03v3
x VDD VDD VDD VDD d=19712,624 l=112 w=224 x=14723 y=47833 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=21292 y=-6702 pfet_03v3
x a_47128_7422# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=47128 y=7422 ppolyf_u
x A_MUX_1.Tr_Gate_1.CLK a_20945_11785# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=21626 y=10977 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=25923 y=3425 pfet_03v3
x F_IN a_5525_49663# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=49447 pfet_03v3
x a_58590_n15817# 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=59758 y=-16256 pfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51092 y=-9507 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_15443_n10940# a_15643_n10940# VDD s=19712,624 d=11648,328 l=112 w=224 x=15963 y=-10455 pfet_03v3
x G_source_dn ITAIL_SRC A0 VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=3559 y=16786 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT a_69089_n23489# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=69754 y=-23488 nfet_03v3
x a_33465_n12383# VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=33465 y=-11898 pfet_03v3
x a_73246_n14623# VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=74198 y=-15062 pfet_03v3
x a_50528_5246# VDD_TEST OUTB VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51380 y=7546 pfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=3178 y=46773 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT a_17043_56406# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=17043 y=56494 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A a_n379_45777# a_n886_45233# VSS s=11648,328 d=19712,624 l=112 w=224 x=-378 y=46313 nfet_03v3
x F_IN 7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=11482 y=36290 nfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=49664 y=-10203 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.A a_36596_n13382# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=36684 y=-13381 nfet_03v3
x D6 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=12688 y=-20945 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=78437 y=-18969 nfet_03v3
x G1_1 G1_1 G1_2 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=1404 y=13045 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A VSS a_28381_n15772# VSS s=11648,328 d=19712,624 l=112 w=224 x=29029 y=-14803 nfet_03v3
x a_14944_n10054# VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.QB VDD s=11648,328 d=11648,328 l=112 w=224 x=15287 y=-10455 pfet_03v3
x S3 A_MUX_4.Tr_Gate_1.CLK VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=28853 y=7550 pfet_03v3
x a_6958_10708# a_5326_9314# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=9236 y=8574 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD a_77222_n13513# VDD s=19712,624 d=11648,328 l=112 w=224 x=77310 y=-13072 pfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=6505 y=5417 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17943 y=59088 pfet_03v3
x D1 a_15290_n23367# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=15394 y=-23366 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=32585 y=-781 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7117 y=6231 pfet_03v3
x a_4331_41257# VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=4398 y=41257 pfet_03v3
x F_IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=2295 y=36181 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=38023 y=352 pfet_03v3
x S3 A_MUX_4.Tr_Gate_1.CLK VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=29261 y=8108 nfet_03v3
x G1_1 SD0_1 G_sink_up VDD_TEST s=4160,184 d=4160,184 l=100 w=80 x=792 y=14366 pfet_03v3
x PFD_T2_0.INV_mag_1.OUT PFD_T2_0.Buffer_V_2_1.IN VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=24944 y=10948 nfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=5326 y=9358 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=28455 y=-62 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A a_29489_n16344# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=30569 y=-16276 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D VSS a_66593_n10920# VSS s=11648,328 d=19712,624 l=112 w=224 x=67822 y=-9989 nfet_03v3
x a_90846_3167# a_89214_1773# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=93124 y=1033 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD a_7098_45233# VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=46097 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=38830 y=-9788 nfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=587 y=26270 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=16182 y=-12719 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=9409 y=-24986 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=31997 y=3743 pfet_03v3
x a_7098_35032# 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=7582 y=35032 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=31997 y=2359 pfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=8800,376 d=5200,204 l=168 w=100 x=36504 y=2926 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B a_n754_44237# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=654 y=44557 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q a_3120_56457# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=3120 y=56561 nfet_03v3
x a_5525_41257# 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=41473 pfet_03v3
x S5 VDD a_36685_10901# VDD s=14784,512 d=8736,272 l=100 w=168 x=36685 y=10607 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=33400 y=-9338 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=36691 y=762 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B a_n754_40261# a_n754_40061# VDD s=11648,328 d=11648,328 l=112 w=224 x=-753 y=40365 pfet_03v3
x a_n90_31542# VSS LD2 VSS s=11648,328 d=11648,328 l=112 w=224 x=899 y=31758 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=75975 y=22357 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A a_12956_n16212# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=13044 y=-16211 pfet_03v3
x LD1 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=61978 y=-15875 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B a_68660_n8179# a_68572_n6727# VDD s=19712,624 d=11648,328 l=112 w=224 x=69092 y=-7694 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D VDD a_10727_n12019# VDD s=11648,328 d=11648,328 l=112 w=224 x=11047 y=-12018 pfet_03v3
x Q23 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10468 y=61333 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_15056_n10010# 7b_divider_magic_2.7b_counter_0.MDFF_5.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=15160 y=-10009 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=86371 y=-11899 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=14761 y=44259 pfet_03v3
x D12 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=60343 y=-20925 pfet_03v3
x D4 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=19610 y=-20945 pfet_03v3
x a_76272_n15207# a_76533_n15653# a_76688_n15207# VSS s=11648,328 d=11648,328 l=112 w=224 x=77008 y=-15206 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B a_30416_n9019# a_30632_n9019# VSS s=11648,328 d=11648,328 l=112 w=224 x=30520 y=-9018 nfet_03v3
x a_74786_n13352# VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=75522 y=-12427 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VDD a_8980_n6748# VDD s=19712,624 d=11648,328 l=112 w=224 x=9068 y=-7231 pfet_03v3
x a_791_26924# VDD_TEST a_n841_25530# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=791 y=27084 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VCO_DFF_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VSS s=14784,512 d=14784,512 l=100 w=168 x=41933 y=1798 nfet_03v3
x A_MUX_2.Tr_Gate_1.CLK PFD_T2_0.FDIV OUT01 VSS s=14784,512 d=8736,272 l=100 w=168 x=20991 y=8071 nfet_03v3
x A_MUX_1.Tr_Gate_1.CLK a_20945_11785# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=21218 y=10977 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D VDD a_15643_n10940# VDD s=11648,328 d=11648,328 l=112 w=224 x=16395 y=-10939 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=23346 y=-17767 pfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=39526 y=-15491 nfet_03v3
x a_10179_48177# 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=11150 y=48177 nfet_03v3
x LD1 a_58590_n14623# a_58790_n14623# VSS s=19712,624 d=11648,328 l=112 w=224 x=58678 y=-14622 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A a_15648_48721# a_14677_48177# VSS s=11648,328 d=19712,624 l=112 w=224 x=15648 y=48825 nfet_03v3
x a_84948_n8380# VDD LD1 VDD s=19712,624 d=11648,328 l=112 w=224 x=85728 y=-7932 pfet_03v3
x VCO_DFF_C_0.OUT VDD VCO_DFF_C_0.OUTB VDD s=5200,204 d=5200,204 l=100 w=100 x=46606 y=1669 pfet_03v3
x a_80639_n15130# VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=80639 y=-15062 pfet_03v3
x D7 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=17486 y=44103 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_7726_41671# 7b_divider_magic_1.7b_counter_0.MDFF_1.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=7726 y=41775 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=35135 y=-9338 pfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55256 y=6850 pfet_03v3
x Q05 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=14128 y=-24986 nfet_03v3
x D6 a_11267_n20493# 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=11787 y=-20492 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=35627 y=356 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD VCO_DFF_C_0.VCO_C_0.OUTB VDD s=5200,204 d=5200,204 l=100 w=100 x=31797 y=-823 pfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=26082 y=105 nfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=6913 y=4721 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B a_7743_35604# a_7259_36140# VDD s=11648,328 d=11648,328 l=112 w=224 x=8711 y=35924 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A a_62566_n10601# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=62870 y=-11040 pfet_03v3
x Q05 VDD a_14754_n20493# VDD s=11648,328 d=11648,328 l=112 w=224 x=15058 y=-20492 pfet_03v3
x VCO_DFF_C_0.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=46402 y=-38 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D VDD a_66793_n16137# VDD s=11648,328 d=11648,328 l=112 w=224 x=67545 y=-16136 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT VDD 7b_divider_magic_2.OR_magic_2.A VDD s=19712,624 d=11648,328 l=112 w=224 x=36262 y=-17753 pfet_03v3
x Q03 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=6732 y=-22466 pfet_03v3
x Q04 a_7640_n15837# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=7744 y=-15836 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D VSS a_88821_n8380# VSS s=11648,328 d=19712,624 l=112 w=224 x=89141 y=-8379 nfet_03v3
x D8 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15423 y=52202 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B a_n754_50251# a_n754_50883# VDD s=11648,328 d=19712,624 l=112 w=224 x=214 y=50555 pfet_03v3
x A1 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=84817 y=-10538 nfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=35933 y=-23941 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.DFF_magic_0.D VDD s=19712,624 d=11648,328 l=112 w=224 x=10260 y=35909 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=16441 y=35778 pfet_03v3
x a_84615_n13557# 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=84615 y=-13512 nfet_03v3
x a_n754_40261# Q21 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=-269 y=40149 pfet_03v3
x a_62566_n10601# VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=63734 y=-10600 nfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=26354 y=-230 nfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=91684 y=-14249 pfet_03v3
x Q11 a_66024_n18849# 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=66112 y=-18848 nfet_03v3
x a_58591_6073# VDD_TEST a_58489_5253# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=61789 y=8367 pfet_03v3
x D1 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=16511 y=-22923 nfet_03v3
x 7b_divider_magic_1.OR_magic_2.A 7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=11490 y=31968 nfet_03v3
x Q13 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=58314 y=-17948 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=92566 y=-15928 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_2.DFF_magic_0.D 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=32156 y=-17760 pfet_03v3
x a_50810_1389# a_50708_569# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52580 y=3683 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=3068 y=29616 nfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=7228 y=29238 nfet_03v3
x PFD_T2_0.INV_mag_1.OUT PFD_T2_0.Buffer_V_2_1.IN VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=24536 y=10948 nfet_03v3
x a_29875_10702# UP_INPUT UP VDD s=14784,512 d=8736,272 l=100 w=168 x=29944 y=10316 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=85769 y=-22242 pfet_03v3
x F_IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=11946 y=44856 pfet_03v3
x G1_2 SD0_1 VDD_TEST VDD_TEST s=4160,184 d=4160,184 l=100 w=80 x=384 y=14366 pfet_03v3
x 7b_divider_magic_2.mux_magic_0.OR_magic_0.B a_40387_n17785# a_40387_n19193# VDD s=11648,328 d=11648,328 l=112 w=224 x=40907 y=-17784 pfet_03v3
x a_58591_6073# a_58489_5253# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=59545 y=8367 pfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55436 y=2869 pfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=179 y=26270 pfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT VSS 7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=33395 y=-23484 nfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=56048 y=3683 pfet_03v3
x a_73246_n15817# VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=74198 y=-16256 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=31793 y=3979 pfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=92731 y=-14250 pfet_03v3
x LD1 a_62766_n9407# a_62566_n9407# VSS s=11648,328 d=19712,624 l=112 w=224 x=63302 y=-9406 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VDD a_4463_58693# VDD s=11648,328 d=19712,624 l=112 w=224 x=4463 y=59429 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.VOUT VSS 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=15219 y=36913 nfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=16441 y=31456 pfet_03v3
x a_89997_n18140# VDD 7b_divider_magic_0.mux_magic_0.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=90949 y=-17699 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B a_68660_n13396# a_68572_n11944# VDD s=11648,328 d=11648,328 l=112 w=224 x=68876 y=-11943 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VSS 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=71524 y=-10218 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT a_69089_n23489# a_68873_n23489# VSS s=11648,328 d=11648,328 l=112 w=224 x=69193 y=-23488 nfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=37041 y=-23941 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B VSS a_8980_n9588# VSS s=11648,328 d=19712,624 l=112 w=224 x=9284 y=-9587 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D a_37671_n8400# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=37775 y=-7952 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A a_2526_44669# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3010 y=44773 pfet_03v3
x LD1 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=58002 y=-6683 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B a_7743_35604# a_7259_36140# VDD s=11648,328 d=19712,624 l=112 w=224 x=8227 y=35708 pfet_03v3
x a_37671_n8400# 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=38667 y=-7476 pfet_03v3
x a_7440_n10621# VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=8392 y=-11060 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=62775 y=5377 nfet_03v3
x a_38847_n18160# VSS 7b_divider_magic_2.mux_magic_0.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=40015 y=-18159 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.P2 VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10717 y=40369 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_73246_n14623# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=73550 y=-15062 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=56218 y=693 nfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=383 y=27084 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69161 y=46997 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B a_7743_59325# a_7259_58781# VDD s=19712,624 d=11648,328 l=112 w=224 x=8711 y=58781 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A a_8292_45233# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8776 y=46313 pfet_03v3
x Q02 a_29222_n11081# a_29438_n11081# VDD s=11648,328 d=11648,328 l=112 w=224 x=29326 y=-10596 pfet_03v3
x a_44716_1837# VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VDD s=14784,512 d=8736,272 l=100 w=168 x=44785 y=1451 pfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51176 y=6850 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D a_25383_n10940# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=25487 y=-10939 pfet_03v3
x Q04 a_18405_n24991# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=18493 y=-24990 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=16182 y=-6702 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_5448_38170# 7b_divider_magic_1.7b_counter_0.MDFF_7.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=5448 y=38274 nfet_03v3
x a_73246_n14623# VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=74414 y=-14622 nfet_03v3
x a_69768_n9913# 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=69984 y=-9845 pfet_03v3
x PFD_T2_0.Buffer_V_2_1.IN a_25556_11637# VSS VSS s=8800,376 d=5200,204 l=100 w=100 x=25660 y=11321 nfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=63217 y=7553 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=24238 y=-22720 nfet_03v3
x a_49016_n7441# VDD_TEST DIV_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=49460 y=-10203 pfet_03v3
x a_22096_n13533# 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=23264 y=-13092 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A a_7440_n12339# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7744 y=-11898 pfet_03v3
x Q27 a_3007_39938# 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=3007 y=40026 pfet_03v3
x VCO_DFF_C_0.OUT VDD VCO_DFF_C_0.OUTB VDD s=8800,376 d=5200,204 l=100 w=100 x=46198 y=1669 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82789 y=22357 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q VDD 7b_divider_magic_0.DFF_magic_0.D VDD s=11648,328 d=11648,328 l=112 w=224 x=83719 y=-7755 pfet_03v3
x a_7098_45233# 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=45449 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=72658 y=-12259 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_14642_n13577# a_15186_n13533# VSS s=19712,624 d=11648,328 l=112 w=224 x=15074 y=-13532 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D a_76533_n16137# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=76637 y=-16136 pfet_03v3
x D4 a_11416_n14643# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=12152 y=-15082 pfet_03v3
x Q21 a_10921_52799# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10921 y=53319 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=8395 y=33492 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B a_4463_36036# a_4463_35404# VDD s=11648,328 d=19712,624 l=112 w=224 x=4463 y=36140 pfet_03v3
x a_43828_9906# a_43528_10426# a_43828_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=43828 y=9906 ppolyf_u
x a_3076_55913# 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=3120 y=55913 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=27452 y=-17768 pfet_03v3
x a_7259_58781# 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=7303 y=58781 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A a_58590_n15817# a_58790_n15817# VSS s=19712,624 d=11648,328 l=112 w=224 x=58678 y=-15816 nfet_03v3
x Q11 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=65398 y=-18405 nfet_03v3
x a_50630_6066# VSS a_50528_5246# VSS s=29120,664 d=29120,664 l=100 w=560 x=50938 y=6066 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT a_11701_n23367# VSS s=11648,328 d=11648,328 l=112 w=224 x=11589 y=-23366 nfet_03v3
x VCO_DFF_C_0.OUT VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=46606 y=-360 pfet_03v3
x S4 a_42763_5679# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=43152 y=5337 nfet_03v3
x D13 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT a_66024_n18402# VDD s=11648,328 d=19712,624 l=112 w=224 x=66760 y=-18401 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D VDD a_n90_31542# VDD s=11648,328 d=11648,328 l=112 w=224 x=452 y=32650 pfet_03v3
x a_80639_n16324# VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=80639 y=-16256 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT a_58940_n22416# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=59028 y=-22415 pfet_03v3
x a_50708_569# VSS OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=53158 y=693 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=4779 y=42797 pfet_03v3
x PFD_T2_0.INV_mag_0.IN PFD_T2_0.Buffer_V_2_1.IN a_23836_10693# VSS s=5200,204 d=5200,204 l=100 w=100 x=24128 y=10948 nfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=-437 y=42797 pfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51356 y=2869 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=3060 y=30940 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.D 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=85442 y=-9318 pfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=8800,376 l=168 w=100 x=38408 y=3934 nfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C VSS a_11150_47944# VSS s=19712,624 d=19712,624 l=112 w=224 x=11510 y=47832 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=25081 y=-18224 nfet_03v3
x 7b_divider_magic_2.CLK VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=29964 y=-17760 pfet_03v3
x a_58590_n13513# VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=59758 y=-13512 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=24865 y=-22261 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A a_18405_n20977# VDD s=11648,328 d=19712,624 l=112 w=224 x=19141 y=-20976 pfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=27170 y=-566 nfet_03v3
x Q24 a_8336_60433# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=8336 y=60537 nfet_03v3
x Q01 VDD a_14874_n22920# VDD s=11648,328 d=11648,328 l=112 w=224 x=15178 y=-22919 pfet_03v3
x a_65792_n12363# 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=66008 y=-11878 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=34478 y=-17761 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_8172_52430# a_7593_52257# VDD s=11648,328 d=11648,328 l=112 w=224 x=8656 y=52534 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A a_n379_48911# a_n886_49663# VSS s=11648,328 d=19712,624 l=112 w=224 x=-378 y=49447 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48719 y=77797 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT VSS a_20987_n25038# VSS s=11648,328 d=11648,328 l=112 w=224 x=21307 y=-25037 nfet_03v3
x LD1 a_58590_n9407# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=58894 y=-9846 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=14762 y=36045 pfet_03v3
x D17G a_62417_n24971# 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=62937 y=-24970 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK VSS a_15920_n15227# VSS s=11648,328 d=11648,328 l=112 w=224 x=15808 y=-15226 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VDD a_23636_n10995# VDD s=11648,328 d=11648,328 l=112 w=224 x=23940 y=-10994 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=21508 y=-10678 pfet_03v3
x a_22417_n20540# 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=23585 y=-20979 pfet_03v3
x Q04 a_30024_n10992# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=30112 y=-10507 pfet_03v3
x G1_2 SD0_1 VDD_TEST VDD_TEST s=4160,184 d=4160,184 l=100 w=80 x=-431 y=14366 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD a_65792_n13557# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=66872 y=-13072 pfet_03v3
x Q15 VDD a_65904_n24971# VDD s=11648,328 d=11648,328 l=112 w=224 x=66208 y=-24970 pfet_03v3
x a_42928_12390# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=42928 y=12390 ppolyf_u
x a_1881_49879# VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=1925 y=49879 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=6947 y=3241 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=35853 y=-19439 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_2509_53017# 7b_divider_magic_1.7b_counter_0.MDFF_5.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=2509 y=53121 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.QB a_85159_n12319# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=85263 y=-12318 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.QB 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=15071 y=-10939 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.QB a_7640_n7123# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=7744 y=-7122 nfet_03v3
x a_10284_27486# OUT21 VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=11692 y=27374 nfet_03v3
x a_89214_1773# OUT1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=93532 y=337 nfet_03v3
x PFD_T2_0.FIN a_22880_10947# PFD_T2_0.INV_mag_0.IN VSS s=8800,376 d=5200,204 l=100 w=100 x=22968 y=10947 nfet_03v3
x Q17 a_58922_n20026# 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=59010 y=-20025 nfet_03v3
x LD0 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=6852 y=-15895 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VDD a_64106_n10976# VDD s=19712,624 d=11648,328 l=112 w=224 x=64194 y=-10491 pfet_03v3
x a_46828_12390# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=46828 y=12390 ppolyf_u
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A a_73446_n7102# a_73246_n7102# VSS s=11648,328 d=19712,624 l=112 w=224 x=73982 y=-7101 nfet_03v3
x LD1 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=58002 y=-12259 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q VDD s=19712,624 d=11648,328 l=112 w=224 x=38398 y=-9331 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VDD a_41879_n196# VDD s=14784,512 d=8736,272 l=100 w=168 x=41879 y=270 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_2.mux_magic_0.IN1 VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=43581 y=-14262 pfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=54212 y=2173 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B a_11150_48721# a_11150_47944# VSS s=11648,328 d=11648,328 l=112 w=224 x=11510 y=48393 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.D 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=34724 y=-9338 pfet_03v3
x Q22 a_4838_45777# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=4838 y=45881 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.QB 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=66221 y=-16136 pfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=58729 y=6857 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=37751 y=352 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A a_73246_n15817# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=73550 y=-16256 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=20158 y=-15895 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B VSS a_23636_n8155# VSS s=11648,328 d=19712,624 l=112 w=224 x=23940 y=-8154 nfet_03v3
x 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=5219 y=61429 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD a_58590_n12319# VDD s=19712,624 d=11648,328 l=112 w=224 x=58678 y=-11878 pfet_03v3
x D27G 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=17486 y=55809 nfet_03v3
x D12 7b_divider_magic_0.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=89409 y=-18520 nfet_03v3
x Q22 a_10921_56388# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10921 y=56908 pfet_03v3
x ITAIL_SRC CP_1_0.VCTRL a_32939_9624# VSS s=6304,328 d=3712,184 l=112 w=56 x=33853 y=9825 nfet_03v3
x D2 VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=12706 y=-22923 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A a_26272_n12339# a_26072_n12339# VSS s=11648,328 d=19712,624 l=112 w=224 x=26808 y=-12338 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD s=8800,376 d=5200,204 l=100 w=100 x=32559 y=1003 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.QB a_n885_59889# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=-817 y=60537 pfet_03v3
x VCO_DFF_C_0.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=46402 y=-596 pfet_03v3
x a_6505_4677# VSS DN_OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=7763 y=3937 nfet_03v3
x Q21 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=718 y=39387 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=7955 y=33276 nfet_03v3
x G2_1 VSS G2_1 VSS s=17600,576 d=10400,304 l=100 w=200 x=-1859 y=10388 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_26072_n13533# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=26376 y=-13092 pfet_03v3
x a_73246_n15817# VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=74414 y=-15816 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A a_32269_n11964# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=33005 y=-12447 pfet_03v3
x a_7098_49879# VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=7142 y=49879 nfet_03v3
x Q07 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=7146 y=-24986 nfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=94722 y=2513 pfet_03v3
x a_309_59889# 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=816 y=59889 nfet_03v3
x Q27 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13445 y=61351 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VDD a_23636_n11964# VDD s=19712,624 d=11648,328 l=112 w=224 x=23724 y=-12931 pfet_03v3
x a_58591_6073# VDD_TEST a_58489_5253# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=61381 y=8367 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=67548 y=-12699 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=6584 y=7878 nfet_03v3
x a_50528_5246# VSS OUTB VSS s=29120,664 d=29120,664 l=100 w=560 x=54610 y=6066 nfet_03v3
x Q07 VDD a_7772_n20493# VDD s=11648,328 d=11648,328 l=112 w=224 x=8076 y=-20492 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=21508 y=-15455 nfet_03v3
x VCO_DFF_C_0.OUT VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VDD s=8800,376 d=5200,204 l=100 w=100 x=46198 y=-360 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=90472 y=337 nfet_03v3
x DN VDD a_32467_10269# VDD s=6304,328 d=6304,328 l=112 w=56 x=32355 y=11241 pfet_03v3
x VDD VDD VDD VDD d=19712,624 l=112 w=224 x=82446 y=-7713 pfet_03v3
x LD0 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=6852 y=-7503 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A a_4838_52887# a_4331_53639# VSS s=11648,328 d=19712,624 l=112 w=224 x=4838 y=53423 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B a_1158_37312# a_1158_38089# VSS s=11648,328 d=11648,328 l=112 w=224 x=1158 y=37977 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=25923 y=2605 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B a_7743_44669# a_7259_44125# VDD s=19712,624 d=11648,328 l=112 w=224 x=8711 y=44125 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD a_11267_n20977# VDD s=11648,328 d=11648,328 l=112 w=224 x=11571 y=-20976 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q a_11416_n15837# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=12152 y=-16276 pfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=27170 y=769 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55533 y=40837 cap_mim_2f0_m4m5_noshield
x a_4518_37799# a_4935_38147# a_5448_37306# VSS s=11648,328 d=11648,328 l=112 w=224 x=5448 y=37626 nfet_03v3
x D3 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=9427 y=-18425 nfet_03v3
x VCTRL_OBV VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=35053 y=284 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A a_n886_45233# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-818 y=46313 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=32207 y=-19439 pfet_03v3
x a_10727_n7287# a_11746_n7733# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=12282 y=-7732 nfet_03v3
x a_35743_n8400# VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD s=19712,624 d=11648,328 l=112 w=224 x=36523 y=-7952 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=23181 y=-19446 pfet_03v3
x 7b_divider_magic_2.CLK VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=34343 y=-10560 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_0.7b_counter_0.DFF_magic_0.D a_81384_n6825# VSS s=11648,328 d=11648,328 l=112 w=224 x=81688 y=-6824 nfet_03v3
x S6 PFD_T2_0.FDIV DIV_OUT2 VSS s=14784,512 d=8736,272 l=100 w=168 x=18897 y=8069 nfet_03v3
x a_29489_n15150# VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=29489 y=-15082 pfet_03v3
x D13 a_66336_n8296# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=66440 y=-8295 nfet_03v3
x A1 VSS 7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=85628 y=-18198 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B a_17510_n13416# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=17942 y=-13371 nfet_03v3
x LD1 VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=61762 y=-15435 nfet_03v3
x a_5525_53639# VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=6032 y=53855 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=35437 y=-15895 pfet_03v3
x a_18618_n15150# VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=18618 y=-15082 pfet_03v3
x DN Tappered_Buffer_8.IN VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=12480 y=7626 nfet_03v3
x a_14677_50238# 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=15648 y=50238 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD a_77222_n8296# a_77422_n8296# VSS s=19712,624 d=11648,328 l=112 w=224 x=77310 y=-8295 nfet_03v3
x a_n281_56558# VSS a_232_56327# VSS s=11648,328 d=11648,328 l=112 w=224 x=232 y=56215 nfet_03v3
x a_7259_44125# 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=7303 y=44125 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=4779 y=33492 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD a_73246_n13513# VDD s=19712,624 d=11648,328 l=112 w=224 x=73334 y=-13072 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.QB a_4838_34064# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=4838 y=34168 nfet_03v3
x a_18550_11273# PFD_T2_0.FIN F_IN VDD s=8736,272 d=8736,272 l=100 w=168 x=18754 y=11401 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A a_81566_n8999# a_81366_n8999# VSS s=11648,328 d=19712,624 l=112 w=224 x=82102 y=-8998 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=2295 y=33146 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A a_74786_n6727# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=74874 y=-6726 pfet_03v3
x a_69768_n13557# 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=69984 y=-13072 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=55810 y=693 nfet_03v3
x a_78762_n13352# VSS Q13 VSS s=19712,624 d=19712,624 l=112 w=224 x=79498 y=-13351 nfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=57786 y=-15875 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.QB VSS a_3119_45777# VSS s=11648,328 d=11648,328 l=112 w=224 x=3119 y=46097 nfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D a_35743_n8400# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=35847 y=-8399 nfet_03v3
x LD2 VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=3538 y=48339 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=16440 y=44640 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=74064 y=-18204 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_5448_56327# 7b_divider_magic_1.7b_counter_0.MDFF_0.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=5448 y=56431 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A VDD a_17422_n6747# VDD s=11648,328 d=19712,624 l=112 w=224 x=18158 y=-6746 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=84581 y=-17740 pfet_03v3
x A_MUX_6.IN1 VSS s=1478400,16480 l=6000 w=6000 x=67910 y=528 cap_mim_2f0_m4m5_noshield
x D14 a_62435_n18402# 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=62955 y=-18401 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=21830 y=-17767 pfet_03v3
x A1 VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=73848 y=-22241 pfet_03v3
x D6 a_7640_n8317# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=7744 y=-8316 nfet_03v3
x a_73246_n12319# 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=74414 y=-11878 pfet_03v3
x a_58489_5253# VSS A1 VSS s=29120,664 d=29120,664 l=100 w=560 x=62979 y=6073 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT a_15290_n18869# VSS s=11648,328 d=11648,328 l=112 w=224 x=15178 y=-18868 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4779 y=52099 pfet_03v3
x Q24 a_3007_37649# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3007 y=38169 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D a_n90_29614# VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=899 y=30938 nfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=-437 y=52099 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D a_n90_29614# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=-23 y=30506 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=90642 y=2513 pfet_03v3
x S2 UP UP_INPUT VSS s=14784,512 d=14784,512 l=100 w=168 x=30502 y=10702 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C a_81366_n8999# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=81886 y=-7711 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B a_23636_n6747# a_23636_n8155# VDD s=11648,328 d=19712,624 l=112 w=224 x=23940 y=-7230 pfet_03v3
x 7b_divider_magic_1.P2 a_4473_31077# a_4473_31277# VDD s=19712,624 d=11648,328 l=112 w=224 x=4473 y=31165 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VSS VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VSS s=8800,376 d=5200,204 l=100 w=100 x=32585 y=-223 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.QB 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=65878 y=-9989 nfet_03v3
x 7b_divider_magic_1.OR_magic_2.A a_4473_31077# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=5441 y=31813 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B a_12956_n10996# a_12956_n9588# VDD s=11648,328 d=19712,624 l=112 w=224 x=13260 y=-10511 pfet_03v3
x VCO_DFF_C_0.OUTB VSS a_50630_6066# VSS s=49280,1296 d=29120,664 l=100 w=560 x=50530 y=6066 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.QB a_8292_49879# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8776 y=49447 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VDD 7b_divider_magic_0.p3_gen_magic_0.P3 VDD s=19712,624 d=11648,328 l=112 w=224 x=79062 y=-22234 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=71524 y=-11899 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=38847 y=-59 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=43509 y=1661 pfet_03v3
x a_6505_4677# DN_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=10007 y=3937 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VSS 7b_divider_magic_1.p3_gen_magic_0.P3 VSS s=19712,624 d=11648,328 l=112 w=224 x=15211 y=40153 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=-398 y=24094 nfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=41797 y=-14270 pfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT VSS 7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=7991 y=28971 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A a_69768_n7146# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=70848 y=-6661 pfet_03v3
x Q27 VDD a_12992_59901# VDD s=11648,328 d=19712,624 l=112 w=224 x=12992 y=60637 pfet_03v3
x Q25 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=13445 y=54153 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8755 y=48123 pfet_03v3
x a_50708_569# VSS OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=52750 y=693 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT VDD a_73567_n20520# VDD s=19712,624 d=11648,328 l=112 w=224 x=73655 y=-20959 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.VCO_C_0.INV_2_5.IN a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=29399 y=769 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VCO_DFF_C_0.VCO_C_0.OUT VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=31554 y=484 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB a_41879_n196# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=42491 y=270 pfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52808 y=7546 pfet_03v3
x a_71937_n20520# VSS 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=73105 y=-20519 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=43509 y=-604 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_2.IN a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=34819 y=3430 nfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=8800,376 l=168 w=100 x=38408 y=2926 nfet_03v3
x G_source_dn G_source_dn G_source_up VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=1390 y=16064 pfet_03v3
x G_sink_up G_source_dn SD01 VSS s=10560,416 d=6240,224 l=100 w=120 x=-1542 y=15357 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=16614 y=-12719 nfet_03v3
x S2 A_MUX_3.Tr_Gate_1.CLK VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=29318 y=10792 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A VDD a_83419_n11944# VDD s=11648,328 d=19712,624 l=112 w=224 x=84155 y=-11943 pfet_03v3
x a_42928_11562# a_42928_12082# a_42628_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=42928 y=11562 ppolyf_u
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B a_60130_n6728# a_60130_n8136# VDD s=11648,328 d=19712,624 l=112 w=224 x=60434 y=-7695 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C VDD a_10179_48177# VDD s=11648,328 d=11648,328 l=112 w=224 x=10707 y=48393 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VSS VCO_DFF_C_0.VCO_C_0.OUTB VSS s=8800,376 d=5200,204 l=100 w=100 x=31389 y=-265 nfet_03v3
x a_46828_11562# a_46528_12082# a_46828_11254# VDD s=22440,644 d=33880,528 l=520 w=220 x=46828 y=11562 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69161 y=90117 cap_mim_2f0_m4m5_noshield
x LD1 a_62566_n9407# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=62870 y=-9846 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT a_20987_n20540# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=21091 y=-20539 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62347 y=40837 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_1.mux_magic_0.IN2 VSS a_11853_29026# VSS s=11648,328 d=11648,328 l=112 w=224 x=11853 y=29346 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=14761 y=43632 pfet_03v3
x D2 VSS a_26272_n13533# VSS s=11648,328 d=11648,328 l=112 w=224 x=26592 y=-13532 nfet_03v3
x a_8137_6071# a_6505_4677# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8749 y=6231 pfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=60565 y=6857 pfet_03v3
x F_IN VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=11489 y=44424 nfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=6958 y=9358 pfet_03v3
x a_29489_n16344# VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=29489 y=-16276 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=73899 y=-23461 nfet_03v3
x OUT11 a_90846_3167# VSS VSS s=29120,664 d=49280,1296 l=100 w=560 x=94756 y=1033 nfet_03v3
x S7 a_16980_n2227# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=17592 y=-1760 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B a_7259_58781# a_7743_59325# VDD s=19712,624 d=11648,328 l=112 w=224 x=7743 y=59213 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B a_4463_44237# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=5871 y=44557 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55533 y=59317 cap_mim_2f0_m4m5_noshield
x a_18618_n16344# VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=18618 y=-16276 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=54406 y=5370 nfet_03v3
x Tappered_Buffer_8.IN a_8137_6071# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=11605 y=6231 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C a_81782_n8999# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=81886 y=-8638 nfet_03v3
x Q26 a_3076_59889# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3560 y=60537 pfet_03v3
x 7b_divider_magic_1.LD a_7098_55913# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=7582 y=56993 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A a_28293_n16212# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=29029 y=-15727 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=27020 y=-22721 nfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=6636 y=-10679 pfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=2 y=48123 nfet_03v3
x S1 VDD A_MUX_1.Tr_Gate_1.CLK VDD s=5200,204 d=5200,204 l=100 w=100 x=20196 y=11877 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK VSS a_25538_n15227# VSS s=11648,328 d=11648,328 l=112 w=224 x=25426 y=-15226 nfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=38202 y=-15489 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B a_23636_n11964# a_23636_n13372# VDD s=11648,328 d=19712,624 l=112 w=224 x=23940 y=-12447 pfet_03v3
x a_2290_41559# VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.QB VDD s=11648,328 d=11648,328 l=112 w=224 x=2955 y=41902 pfet_03v3
x DN Tappered_Buffer_8.IN VDD_TEST VDD_TEST s=5200,204 d=8800,376 l=100 w=100 x=12480 y=8184 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A a_77222_n12319# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=77526 y=-11878 pfet_03v3
x LD1 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=61978 y=-16235 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD s=8800,376 d=5200,204 l=100 w=100 x=43305 y=1897 pfet_03v3
x a_6958_10708# VDD_TEST a_5326_9314# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8998 y=10868 pfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=40375 y=-15956 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=86371 y=-12259 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14762 y=42153 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_81440_n11999# a_81640_n11999# VDD s=19712,624 d=11648,328 l=112 w=224 x=81528 y=-11998 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT a_69555_n25455# 7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A VDD s=11648,328 d=11648,328 l=112 w=224 x=70075 y=-25454 pfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=86042 y=-23929 pfet_03v3
x a_78762_n8135# VDD Q11 VDD s=19712,624 d=19712,624 l=112 w=224 x=79498 y=-7694 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.DFF_magic_0.D VSS s=19712,624 d=11648,328 l=112 w=224 x=10719 y=35909 nfet_03v3
x A1 a_73446_n13513# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=73550 y=-13512 nfet_03v3
x G_source_up G_source_up VDD_TEST VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=-37 y=16064 pfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=26560 y=-22262 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A a_78762_n13352# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=78850 y=-13351 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_15443_n16157# a_15643_n16157# VDD s=11648,328 d=11648,328 l=112 w=224 x=15963 y=-16156 pfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=7229 y=25592 nfet_03v3
x G_sink_dn VSS SD01 VSS s=6240,224 d=6240,224 l=100 w=120 x=-1134 y=15357 nfet_03v3
x a_50708_569# VSS OUT VSS s=29120,664 d=29120,664 l=100 w=560 x=54790 y=1389 nfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=-636 y=27084 pfet_03v3
x 7b_divider_magic_1.LD a_1926_56457# a_1882_55913# VSS s=11648,328 d=19712,624 l=112 w=224 x=1926 y=56993 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B a_4463_50251# a_4463_50883# VDD s=11648,328 d=19712,624 l=112 w=224 x=5431 y=50555 pfet_03v3
x D13 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=67877 y=-17948 pfet_03v3
x Q22 a_4331_45233# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=45881 pfet_03v3
x a_90846_3167# a_89214_1773# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=92274 y=3327 pfet_03v3
x D11 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17943 y=48887 pfet_03v3
x A1 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=73196 y=-18204 nfet_03v3
x Q25 a_12992_52919# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=12992 y=53439 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B a_17510_n10555# a_17422_n10995# VDD s=19712,624 d=11648,328 l=112 w=224 x=17942 y=-10510 pfet_03v3
x a_86893_n8380# 7b_divider_magic_0.7b_counter_0.MDFF_5.LD VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=87889 y=-8379 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=43917 y=1031 pfet_03v3
x LD2 a_308_41257# a_815_41801# VSS s=19712,624 d=11648,328 l=112 w=224 x=815 y=41689 nfet_03v3
x Q11 a_70312_n7102# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=70416 y=-7101 nfet_03v3
x a_5326_9314# UP_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=6788 y=8574 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=77278 y=-22242 pfet_03v3
x D12 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=75544 y=-25423 pfet_03v3
x a_45328_9906# a_45328_10426# a_45028_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=45328 y=9906 ppolyf_u
x 7b_divider_magic_0.7b_counter_0.MDFF_5.LD a_69768_n8340# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=70848 y=-7855 pfet_03v3
x a_7507_41559# VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.QB VDD s=11648,328 d=11648,328 l=112 w=224 x=8172 y=41902 pfet_03v3
x a_n841_25530# PRE_SCALAR VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=621 y=24790 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=33667 y=-11017 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.A VDD a_14785_38090# VDD s=11648,328 d=19712,624 l=112 w=224 x=14785 y=38826 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VSS VCO_DFF_C_0.OUT VSS s=5200,204 d=5200,204 l=100 w=100 x=46606 y=481 nfet_03v3
x Q02 VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=10443 y=-22923 nfet_03v3
x 7b_divider_magic_0.mux_magic_0.IN2 VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=89083 y=-23929 pfet_03v3
x D5 VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=16175 y=-20488 nfet_03v3
x F_IN 7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10261 y=33803 pfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=94106 y=-15928 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT VSS a_73767_n20520# VSS s=11648,328 d=11648,328 l=112 w=224 x=74087 y=-20519 nfet_03v3
x D12 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=75760 y=-24966 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B a_58922_n24971# 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=59442 y=-24970 pfet_03v3
x a_89214_1773# OUT1 VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=90676 y=1033 nfet_03v3
x S7 a_16980_n2227# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=17184 y=-1760 pfet_03v3
x Q21 a_n886_49663# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=-818 y=49447 pfet_03v3
x a_309_59889# VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=376 y=59889 pfet_03v3
x Q03 VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=6948 y=-22923 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=75223 y=-23920 pfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=6769 y=31214 pfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9610 y=10054 pfet_03v3
x a_46828_9078# a_46828_9598# a_46528_8976# VDD s=33880,528 d=22440,644 l=520 w=220 x=46828 y=9078 ppolyf_u
x F_IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=1839 y=31667 pfet_03v3
x a_8292_45233# 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=8336 y=45233 nfet_03v3
x D14 VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=64072 y=-22446 pfet_03v3
x a_20787_n20540# VDD 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=21739 y=-20979 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.D VSS s=11648,328 d=11648,328 l=112 w=224 x=34508 y=-9797 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q a_4331_53639# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=53423 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_25383_n10940# a_25122_n10010# VDD s=11648,328 d=11648,328 l=112 w=224 x=25919 y=-10939 pfet_03v3
x D4 a_18405_n24991# 7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A VDD s=11648,328 d=11648,328 l=112 w=224 x=18925 y=-24990 pfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=15221 y=41045 nfet_03v3
x UP VSS Tappered_Buffer_7.IN VSS s=5200,204 d=5200,204 l=100 w=100 x=11831 y=12964 nfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10585 y=5417 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=46810 y=803 pfet_03v3
x a_58489_5253# VSS A1 VSS s=29120,664 d=29120,664 l=100 w=560 x=62571 y=6073 nfet_03v3
x a_8137_6071# a_6505_4677# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=11197 y=6231 pfet_03v3
x a_43528_9078# a_43228_9598# a_43528_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=43528 y=9078 ppolyf_u
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A a_64596_n11944# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=65332 y=-12911 pfet_03v3
x Q03 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=7164 y=-18425 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=86501 y=-9775 nfet_03v3
x LD2 a_1881_45233# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=2365 y=46313 pfet_03v3
x a_27480_10186# UP1 UP VDD s=14784,512 d=8736,272 l=100 w=168 x=27480 y=10314 pfet_03v3
x Q25 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT a_17043_52919# VSS s=11648,328 d=19712,624 l=112 w=224 x=17043 y=53655 nfet_03v3
x D5 VSS a_15186_n13533# VSS s=11648,328 d=11648,328 l=112 w=224 x=15506 y=-13532 nfet_03v3
x LD1 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=58002 y=-7043 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT a_13476_49268# 7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A VDD s=19712,624 d=11648,328 l=112 w=224 x=13476 y=49356 pfet_03v3
x a_n90_33487# 7b_divider_magic_1.LD VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=452 y=33487 pfet_03v3
x Q15 a_70312_n12319# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=70416 y=-12318 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD a_22296_n14643# a_22096_n14643# VSS s=11648,328 d=19712,624 l=112 w=224 x=22832 y=-14642 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21463 y=65477 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_1.7b_counter_0.MDFF_0.QB a_4838_60433# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=4838 y=60537 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VDD a_64106_n10976# VDD s=19712,624 d=11648,328 l=112 w=224 x=64194 y=-10007 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62347 y=59317 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A a_4331_34816# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=34168 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VDD a_60130_n11944# VDD s=19712,624 d=11648,328 l=112 w=224 x=60218 y=-12427 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=26195 y=2195 pfet_03v3
x a_22967_8787# VSS a_22881_9554# VSS s=5200,204 d=8800,376 l=100 w=100 x=23581 y=9554 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A a_n754_44037# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=-269 y=44773 pfet_03v3
x Q01 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=14248 y=-22466 pfet_03v3
x a_n841_25530# PRE_SCALAR VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=-228 y=27084 pfet_03v3
x G_source_dn A0 ITAIL_SRC VDD_TEST s=6240,224 d=10560,416 l=100 w=120 x=3763 y=16306 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=86774 y=-11005 pfet_03v3
x VCTRL_OBV VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=29321 y=3287 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT a_12545_56406# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=12545 y=56494 nfet_03v3
x a_22967_8787# VDD PFD_T2_0.INV_mag_1.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=23785 y=8866 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT a_17523_n19011# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=18043 y=-17723 pfet_03v3
x Q16 a_78885_n10972# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=78973 y=-10487 pfet_03v3
x Q23 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14966 y=61333 pfet_03v3
x a_n886_41257# 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=-818 y=41473 pfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52400 y=7546 pfet_03v3
x LD0 VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=7068 y=-12719 nfet_03v3
x a_50708_569# OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=54178 y=1389 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8755 y=47205 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C a_81782_n8999# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=82447 y=-8638 nfet_03v3
x a_791_26924# VDD_TEST a_n841_25530# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=1199 y=27084 pfet_03v3
x LD0 VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=7068 y=-10239 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B a_17422_n6747# a_17510_n8199# VDD s=19712,624 d=11648,328 l=112 w=224 x=17510 y=-6746 pfet_03v3
x a_42928_10734# a_42628_11254# a_42928_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=42928 y=10734 ppolyf_u
x a_4935_56558# 7b_divider_magic_1.7b_counter_0.MDFF_0.QB VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=5002 y=56774 pfet_03v3
x a_50630_6066# VDD_TEST a_50528_5246# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53012 y=8360 pfet_03v3
x D10 VDD a_5525_34816# VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=34384 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=35221 y=-15455 nfet_03v3
x 7b_divider_magic_1.LD a_6032_60433# a_5525_59889# VSS s=11648,328 d=19712,624 l=112 w=224 x=6032 y=60969 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=27842 y=769 nfet_03v3
x a_n841_25530# PRE_SCALAR VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=213 y=24790 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B VSS a_78762_n8135# VSS s=11648,328 d=19712,624 l=112 w=224 x=79066 y=-8134 nfet_03v3
x D0 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=9409 y=-20945 pfet_03v3
x a_46828_10734# a_46828_11254# a_46528_10632# VDD s=33880,528 d=22440,644 l=520 w=220 x=46828 y=10734 ppolyf_u
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B a_68572_n10975# a_68660_n10535# VDD s=19712,624 d=11648,328 l=112 w=224 x=68660 y=-10974 pfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52988 y=2869 pfet_03v3
x a_6505_4677# VDD_TEST DN_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=10993 y=4721 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14762 y=37345 pfet_03v3
x a_50528_5246# OUTB VDD_TEST VDD_TEST s=29120,664 d=49280,1296 l=100 w=560 x=56072 y=7546 pfet_03v3
x D11 VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=13445 y=48239 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN VDD 7b_divider_magic_1.mux_magic_0.IN2 VDD s=11648,328 d=11648,328 l=112 w=224 x=14755 y=30831 pfet_03v3
x Q15 a_65904_n24524# 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=65992 y=-24523 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=36830 y=-9796 nfet_03v3
x a_5326_9314# UP_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=9202 y=10054 pfet_03v3
x a_22966_11778# PFD_T2_0.INV_mag_0.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23988 y=11635 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69161 y=83957 cap_mim_2f0_m4m5_noshield
x a_58590_n10601# 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=59758 y=-11040 pfet_03v3
x a_8137_6071# a_6505_4677# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=8341 y=6231 pfet_03v3
x a_49016_n7441# DIV_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52928 y=-9507 pfet_03v3
x a_49016_n7441# DIV_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=49630 y=-8027 nfet_03v3
x a_5326_9314# VDD_TEST UP_OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=6550 y=9358 pfet_03v3
x UP VSS Tappered_Buffer_7.IN VSS s=8800,376 d=5200,204 l=100 w=100 x=11423 y=12964 nfet_03v3
x D15 a_84615_n13557# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=85263 y=-13072 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D VSS a_88821_n8380# VSS s=19712,624 d=11648,328 l=112 w=224 x=88709 y=-8379 nfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=89784 y=-15928 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_2.DFF_magic_0.D VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=32569 y=-8232 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A a_7743_55349# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8227 y=55453 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B a_13534_n13416# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=13966 y=-13371 nfet_03v3
x Q06 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10857 y=-20945 pfet_03v3
x a_68673_n23489# VDD 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=69409 y=-22201 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.QB 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=4518 y=56342 pfet_03v3
x a_6958_10708# VDD_TEST a_5326_9314# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=6958 y=10868 pfet_03v3
x Q05 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=14128 y=-20945 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=7226 y=28179 nfet_03v3
x D17G 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=63838 y=-25423 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=11939 y=37398 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=91458 y=1817 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=21508 y=-11038 pfet_03v3
x Q13 VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=58098 y=-18405 nfet_03v3
x 7b_divider_magic_1.LD a_7098_59889# a_7142_60433# VSS s=19712,624 d=11648,328 l=112 w=224 x=7142 y=60321 nfet_03v3
x D15 a_58940_n18402# 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=59460 y=-18401 pfet_03v3
x D16G VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=67109 y=-25423 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VSS s=14784,512 d=14784,512 l=100 w=168 x=45343 y=-820 nfet_03v3
x a_77222_n8296# VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=78390 y=-8295 nfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=60769 y=7553 pfet_03v3
x LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=2 y=47205 nfet_03v3
x D2 a_26072_n13533# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=26808 y=-13092 pfet_03v3
x a_89214_1773# VDD_TEST OUT1 VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=89214 y=1817 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q VDD 7b_divider_magic_2.DFF_magic_0.D VDD s=19712,624 d=11648,328 l=112 w=224 x=32137 y=-7775 pfet_03v3
x a_27612_n8155# VSS Q01 VSS s=19712,624 d=19712,624 l=112 w=224 x=28348 y=-8154 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A a_60130_n6728# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=60218 y=-6727 pfet_03v3
x F_IN VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=1838 y=36181 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT a_59338_n24524# VSS s=11648,328 d=11648,328 l=112 w=224 x=59226 y=-24523 nfet_03v3
x G_source_up A0 VDD_TEST VDD_TEST s=6240,224 d=6240,224 l=100 w=120 x=3355 y=16306 pfet_03v3
x 7b_divider_magic_2.mux_magic_0.AND2_magic_0.A VDD a_38847_n18160# VDD s=19712,624 d=11648,328 l=112 w=224 x=38935 y=-17719 pfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=55844 y=2173 pfet_03v3
x a_58489_5253# VDD_TEST A1 VDD_TEST s=49280,1296 d=29120,664 l=100 w=560 x=58525 y=7553 pfet_03v3
x D6 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT a_11267_n20493# VDD s=11648,328 d=19712,624 l=112 w=224 x=12003 y=-20492 pfet_03v3
x a_18618_n13577# 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=18618 y=-13532 nfet_03v3
x D8 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10925 y=52202 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.p3_gen_magic_0.P3 VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=79494 y=-22691 nfet_03v3
x D16G VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=67325 y=-24966 nfet_03v3
x D0 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT a_7772_n20493# VDD s=11648,328 d=19712,624 l=112 w=224 x=8508 y=-20492 pfet_03v3
x LD0 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=6852 y=-16255 pfet_03v3
x D7 7b_divider_magic_1.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=10600 y=30022 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D a_25122_n10010# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=25210 y=-10009 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=11939 y=33076 pfet_03v3
x a_49016_n7441# DIV_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=52894 y=-8723 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT 7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A a_18821_n24544# VSS s=11648,328 d=11648,328 l=112 w=224 x=18709 y=-24543 nfet_03v3
x a_22096_n7122# VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=23048 y=-6681 pfet_03v3
x 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=11480 y=33752 nfet_03v3
x PFD_T2_0.INV_mag_0.IN PFD_T2_0.Buffer_V_2_1.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23988 y=11275 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=67332 y=-11899 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B a_60130_n11944# a_60130_n13352# VDD s=11648,328 d=11648,328 l=112 w=224 x=60650 y=-11943 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=33560 y=-22262 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=31385 y=2595 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A a_22296_n15837# a_22096_n15837# VSS s=11648,328 d=19712,624 l=112 w=224 x=22832 y=-15836 nfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=62809 y=8367 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT VDD d=19712,624 l=112 w=224 x=82446 y=-8195 pfet_03v3
x S5 CP_1_0.VCTRL LF_OFFCHIP VSS s=14784,512 d=8736,272 l=100 w=168 x=37074 y=11719 nfet_03v3
x a_27423_7180# DN1 DN VDD s=8736,272 d=8736,272 l=100 w=168 x=27831 y=7308 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=85679 y=-18960 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=20158 y=-16255 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=5219 y=52315 nfet_03v3
x a_5326_9314# UP_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=6380 y=8574 nfet_03v3
x a_50810_1389# VDD_TEST a_50708_569# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53600 y=3683 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B a_64684_n8179# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=65116 y=-8134 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B a_78762_n6727# a_78762_n8135# VDD s=11648,328 d=19712,624 l=112 w=224 x=79066 y=-7210 pfet_03v3
x a_10152_28482# 7b_divider_magic_1.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10219 y=28698 pfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D VDD a_88821_n8380# VDD s=11648,328 d=19712,624 l=112 w=224 x=89141 y=-7932 pfet_03v3
x a_49016_n7441# DIV_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=49222 y=-8027 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VCO_DFF_C_0.VCO_C_0.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=31962 y=1042 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7117 y=5417 pfet_03v3
x a_73246_n10600# 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=74414 y=-11039 pfet_03v3
x P02 a_36596_n11974# a_36596_n13382# VDD s=11648,328 d=19712,624 l=112 w=224 x=36900 y=-12941 pfet_03v3
x a_791_26924# a_n841_25530# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=3885 y=24790 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=33197 y=-781 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB a_25706_n567# VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VSS s=5200,204 d=5200,204 l=168 w=100 x=29127 y=769 nfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=22046 y=-22718 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A a_70734_n18991# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=70822 y=-17703 pfet_03v3
x a_68673_n23489# VSS 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=69409 y=-23128 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.P3 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=28395 y=-23491 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VDD a_78762_n6727# VDD s=19712,624 d=11648,328 l=112 w=224 x=78850 y=-7694 pfet_03v3
x VCO_DFF_C_0.OUT VCO_DFF_C_0.OUTB VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=46402 y=1905 pfet_03v3
x Q06 a_7640_n10621# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=7744 y=-10620 nfet_03v3
x D0 VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=9193 y=-20488 nfet_03v3
x 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN VSS 7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=85610 y=-23472 nfet_03v3
x a_3076_59889# 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=3120 y=59889 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B a_83507_n13396# a_83419_n11944# VDD s=19712,624 d=11648,328 l=112 w=224 x=83939 y=-12911 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS a_69555_n24524# VSS s=11648,328 d=19712,624 l=112 w=224 x=70291 y=-24523 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28277 y=53157 cap_mim_2f0_m4m5_noshield
x D26G VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=13445 y=52322 pfet_03v3
x a_64106_n14784# VDD Q15 VDD s=19712,624 d=19712,624 l=112 w=224 x=64842 y=-15223 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=31315 y=-18980 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.QB VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q VSS s=11648,328 d=19712,624 l=112 w=224 x=63648 y=-12928 nfet_03v3
x F_IN VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=11946 y=44208 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=35437 y=-16255 pfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=51764 y=2173 pfet_03v3
x D7 VDD a_308_41257# VDD s=11648,328 d=11648,328 l=112 w=224 x=375 y=41689 pfet_03v3
x F_IN VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=16440 y=40994 pfet_03v3
x a_22096_n10620# VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=23264 y=-10619 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK a_41879_1284# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=42083 y=990 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=36419 y=762 pfet_03v3
x 7b_divider_magic_2.CLK VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=27071 y=-23483 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=2295 y=35097 nfet_03v3
x G1_1 G1_2 G1_1 VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=792 y=13570 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT a_69089_n18991# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=69754 y=-18990 nfet_03v3
x Q01 VDD a_29222_n11081# VDD s=19712,624 d=11648,328 l=112 w=224 x=29110 y=-9628 pfet_03v3
x a_49016_n7441# DIV_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=52486 y=-8723 nfet_03v3
x a_27612_n8155# VDD Q01 VDD s=19712,624 d=19712,624 l=112 w=224 x=28348 y=-7230 pfet_03v3
x S4 VCTRL_IN VCTRL_OBV VSS s=8736,272 d=14784,512 l=100 w=168 x=43356 y=5033 nfet_03v3
x A1 VSS 7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=83357 y=-18962 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD a_69768_n15130# VDD s=11648,328 d=11648,328 l=112 w=224 x=70632 y=-15062 pfet_03v3
x LD0 a_11416_n14643# a_11616_n14643# VSS s=19712,624 d=11648,328 l=112 w=224 x=11504 y=-14642 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=35408 y=-10568 nfet_03v3
x D12 a_73446_n9406# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=73550 y=-9405 nfet_03v3
x Q02 a_22096_n12339# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=22832 y=-11898 pfet_03v3
x a_6505_4677# DN_OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=7525 y=4721 pfet_03v3
x 7b_divider_magic_1.OR_magic_1.VOUT VSS 7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=7227 y=26700 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.QB a_73446_n10600# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=73550 y=-10599 nfet_03v3
x a_2042_44125# 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=3010 y=44125 pfet_03v3
x LD1 VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=57786 y=-16235 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_2.7b_counter_0.DFF_magic_0.D VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=30538 y=-6289 pfet_03v3
x D8 a_1881_49879# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=2365 y=49447 pfet_03v3
x a_7259_54805# Q25 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=8227 y=54805 pfet_03v3
x a_14785_38290# 7b_divider_magic_1.OR_magic_2.VOUT VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=15269 y=38178 pfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=4463 y=25574 pfet_03v3
x 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=32316 y=-9338 pfet_03v3
x a_12956_n14804# VSS Q05 VSS s=19712,624 d=19712,624 l=112 w=224 x=13692 y=-14803 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=16398 y=-7062 pfet_03v3
x P12 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=79761 y=-19434 pfet_03v3
x a_89214_1773# VSS OUT1 VSS s=29120,664 d=29120,664 l=100 w=560 x=94144 y=337 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=24289 y=-23940 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.DFF_magic_0.D 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=32156 y=-18219 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_62032_n7713# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=62568 y=-7712 nfet_03v3
x a_50708_569# OUT VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=52580 y=2869 pfet_03v3
x A_MUX_6.Tr_Gate_1.CLK CP_1_0.VCTRL A_MUX_6.IN1 VSS s=14784,512 d=14784,512 l=100 w=168 x=39707 y=11413 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=16440 y=42534 pfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=8800,376 l=168 w=100 x=27442 y=441 nfet_03v3
x S3 A_MUX_4.Tr_Gate_1.CLK VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=29261 y=7786 pfet_03v3
x a_791_26924# a_n841_25530# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=3477 y=24790 nfet_03v3
x a_8137_6071# a_6505_4677# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=11639 y=3937 nfet_03v3
x a_50810_1389# VDD_TEST a_50708_569# VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=53192 y=3683 pfet_03v3
x F_IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15983 y=41426 nfet_03v3
x G_sink_up G_source_dn SD01 VSS s=6240,224 d=6240,224 l=100 w=120 x=-726 y=15357 nfet_03v3
x 7b_divider_magic_2.OR_magic_2.VOUT VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=35882 y=-22263 pfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT VDD a_71937_n25018# VDD s=11648,328 d=11648,328 l=112 w=224 x=72457 y=-25457 pfet_03v3
x a_22096_n8316# VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=23048 y=-7875 pfet_03v3
x a_50708_569# VDD_TEST OUT VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=56048 y=2869 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B a_10179_48177# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10223 y=48609 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=33056 y=-19447 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B a_64684_n8179# a_64596_n6727# VDD s=19712,624 d=11648,328 l=112 w=224 x=65116 y=-7210 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=35005 y=-12719 nfet_03v3
x Q14 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=69145 y=-25423 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=71524 y=-12259 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A a_74786_n13352# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=74874 y=-13351 nfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A a_20987_n20540# a_20787_n20540# VSS s=11648,328 d=19712,624 l=112 w=224 x=21523 y=-20539 nfet_03v3
x Q05 a_19162_n12339# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=19266 y=-12338 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_0.QB a_4331_59889# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4398 y=60537 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.QB VSS a_7640_n12339# VSS s=11648,328 d=11648,328 l=112 w=224 x=7960 y=-12338 nfet_03v3
x Q27 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17943 y=61351 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD VCO_DFF_C_0.VCO_C_0.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=31758 y=806 pfet_03v3
x D26G VDD a_7098_49879# VDD s=11648,328 d=11648,328 l=112 w=224 x=7582 y=49231 pfet_03v3
x 7b_divider_magic_1.mux_magic_0.OR_magic_0.B a_10284_27286# a_10284_27486# VDD s=19712,624 d=11648,328 l=112 w=224 x=10284 y=27374 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B a_32357_n13416# a_32269_n11964# VDD s=11648,328 d=11648,328 l=112 w=224 x=32573 y=-11963 pfet_03v3
x PFD_T2_0.INV_mag_0.IN a_23836_10693# VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=24332 y=10693 nfet_03v3
x G1_1 G1_1 G1_2 VDD_TEST s=17600,576 d=10400,304 l=100 w=200 x=-1859 y=13045 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A a_58590_n10601# a_58790_n10601# VSS s=19712,624 d=11648,328 l=112 w=224 x=58678 y=-10600 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.LD a_22296_n9426# a_22096_n9426# VSS s=11648,328 d=19712,624 l=112 w=224 x=22832 y=-9425 nfet_03v3
x D11 VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=17486 y=48455 nfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=90460 y=-15928 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=63387 y=5377 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=4419 y=43229 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=91084 y=337 nfet_03v3
x 7b_divider_magic_1.LD VDD a_5525_59889# VDD s=11648,328 d=11648,328 l=112 w=224 x=5592 y=60753 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=91050 y=1817 pfet_03v3
x 7b_divider_magic_0.OR_magic_2.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=84545 y=-23921 pfet_03v3
x 7b_divider_magic_1.OR_magic_2.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16441 y=35318 pfet_03v3
x G1_2 G1_2 VDD_TEST VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=384 y=13570 pfet_03v3
x S6 A_MUX_2.Tr_Gate_1.CLK VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=20358 y=8587 pfet_03v3
x a_49118_n8724# a_49016_n7441# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=50854 y=-8723 nfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=60361 y=7553 pfet_03v3
x a_49016_n7441# DIV_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=52078 y=-8723 nfet_03v3
x 7b_divider_magic_1.DFF_magic_0.D VDD a_n90_31542# VDD s=11648,328 d=11648,328 l=112 w=224 x=-23 y=32650 pfet_03v3
x a_68660_n13396# 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=68660 y=-12427 pfet_03v3
x a_44716_1837# VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD s=8736,272 d=14784,512 l=100 w=168 x=45397 y=1451 pfet_03v3
x 7b_divider_magic_0.mux_magic_0.IN2 a_90197_n19334# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=90301 y=-19333 nfet_03v3
x D27G 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=12988 y=55809 nfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=-24 y=26270 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=87599 y=-10997 pfet_03v3
x Q07 VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=7146 y=-20945 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VDD a_8980_n11964# VDD s=11648,328 d=11648,328 l=112 w=224 x=9284 y=-11963 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VDD a_64106_n10976# VDD s=11648,328 d=11648,328 l=112 w=224 x=64410 y=-10975 pfet_03v3
x a_58590_n9407# VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=59542 y=-9846 pfet_03v3
x F_IN VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=14761 y=45583 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=84766 y=-9318 pfet_03v3
x a_58489_5253# A1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=59953 y=6857 pfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK VSS 7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=15219 y=35829 nfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=40807 y=-15956 pfet_03v3
x Q21 VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=15423 y=54249 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_5.QB 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=14728 y=-10009 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89603 y=28517 cap_mim_2f0_m4m5_noshield
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=2831 y=25574 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A a_65792_n12363# a_66336_n12319# VSS s=19712,624 d=11648,328 l=112 w=224 x=66224 y=-12318 nfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=4055 y=25574 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B VSS a_4463_36036# VSS s=11648,328 d=19712,624 l=112 w=224 x=5871 y=35708 nfet_03v3
x D3 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=9643 y=-17968 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=72658 y=-15875 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A a_66336_n7102# a_65792_n7146# VSS s=11648,328 d=19712,624 l=112 w=224 x=66872 y=-7101 nfet_03v3
x a_58591_6073# a_58489_5253# VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=62401 y=8367 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=7604 y=7878 nfet_03v3
x a_73567_n25018# 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=74735 y=-25457 pfet_03v3
x a_45028_9078# a_45028_9598# a_44728_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=45028 y=9078 ppolyf_u
x a_n841_25530# PRE_SCALAR VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=1845 y=24790 nfet_03v3
x a_791_26924# a_n841_25530# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=3069 y=24790 nfet_03v3
x G_sink_dn VSS SD01 VSS s=6240,224 d=6240,224 l=100 w=120 x=-318 y=15357 nfet_03v3
x 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=89949 y=-14249 pfet_03v3
x a_89214_1773# OUT1 VDD_TEST VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=89418 y=2513 pfet_03v3
x A1 VSS a_85159_n14623# VSS s=11648,328 d=11648,328 l=112 w=224 x=85479 y=-14622 nfet_03v3
x 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=39046 y=-9331 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q VSS a_77422_n7102# VSS s=11648,328 d=11648,328 l=112 w=224 x=77742 y=-7101 nfet_03v3
x 7b_divider_magic_1.P2 VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=11954 y=39886 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD a_69768_n16324# VDD s=11648,328 d=11648,328 l=112 w=224 x=70632 y=-16256 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A a_11416_n15837# a_11616_n15837# VSS s=19712,624 d=11648,328 l=112 w=224 x=11504 y=-15836 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK VSS a_76688_n9990# VSS s=11648,328 d=11648,328 l=112 w=224 x=76576 y=-9989 nfet_03v3
x LD0 VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=6636 y=-11039 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B a_68660_n15752# a_68572_n16192# VDD s=11648,328 d=11648,328 l=112 w=224 x=68876 y=-16191 pfet_03v3
x A1 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=86952 y=-18200 nfet_03v3
x a_n841_25530# VSS PRE_SCALAR VSS s=29120,664 d=29120,664 l=100 w=560 x=4497 y=24094 nfet_03v3
x Q22 a_1160_39067# a_1160_39283# VDD s=11648,328 d=11648,328 l=112 w=224 x=3096 y=39171 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=34460 y=-23949 pfet_03v3
x F_IN VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=3517 y=34154 pfet_03v3
x a_4331_45233# 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=4838 y=45233 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT a_69089_n18991# a_68873_n18991# VSS s=11648,328 d=11648,328 l=112 w=224 x=69193 y=-18990 nfet_03v3
x 7b_divider_magic_2.mux_magic_0.IN1 VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=43848 y=-15956 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B VSS a_60130_n13352# VSS s=11648,328 d=19712,624 l=112 w=224 x=60434 y=-13351 nfet_03v3
x 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B a_15648_47944# a_15648_48721# VSS s=11648,328 d=11648,328 l=112 w=224 x=16008 y=48609 nfet_03v3
x 7b_divider_magic_1.mux_magic_0.IN1 VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=8456 y=24865 pfet_03v3
x Q16 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=61575 y=-25423 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A a_27612_n8155# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=27700 y=-8154 nfet_03v3
x VCTRL_OBV VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=8800,376 d=8800,376 l=168 w=100 x=28961 y=2343 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_7.QB 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=29918 y=-12018 pfet_03v3
x Q26 VDD a_17490_56406# VDD s=11648,328 d=19712,624 l=112 w=224 x=17490 y=57142 pfet_03v3
x Q03 a_29438_n11081# 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C VDD s=11648,328 d=19712,624 l=112 w=224 x=29542 y=-10112 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.LD VSS 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=31245 y=-15455 nfet_03v3
x a_43828_12390# A_MUX_6.IN1 A_MUX_6.IN1 VDD s=22440,644 l=520 w=220 x=43828 y=12390 ppolyf_u
x 7b_divider_magic_0.OR_magic_2.A VDD a_87746_n11954# VDD s=19712,624 d=11648,328 l=112 w=224 x=87834 y=-12437 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D VSS a_15443_n16157# VSS s=11648,328 d=19712,624 l=112 w=224 x=16672 y=-15226 nfet_03v3
x a_14642_n7166# VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=14642 y=-6681 pfet_03v3
x F_IN 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=15220 y=44475 nfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=74280 y=-17747 pfet_03v3
x Q16 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=61791 y=-24966 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.QB a_58790_n12319# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=58894 y=-12318 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=1831 y=30099 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A a_22096_n7122# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=22400 y=-6681 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_5525_45233# a_6032_45777# VSS s=19712,624 d=11648,328 l=112 w=224 x=6032 y=45665 nfet_03v3
x 7b_divider_magic_0.DFF_magic_0.D VSS a_86893_n8380# VSS s=11648,328 d=19712,624 l=112 w=224 x=87213 y=-8379 nfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=16441 y=32780 pfet_03v3
x D16 VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=70760 y=-20925 pfet_03v3
x D10 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT a_10921_59883# VDD s=11648,328 d=11648,328 l=112 w=224 x=10921 y=60187 pfet_03v3
x Q15 VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=65062 y=-24966 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_4.LD a_6032_34064# a_5525_34816# VSS s=11648,328 d=19712,624 l=112 w=224 x=6032 y=34600 nfet_03v3
x 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK VSS 7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=15984 y=31672 nfet_03v3
x Q25 VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=17943 y=54153 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28277 y=46997 cap_mim_2f0_m4m5_noshield
x D0 7b_divider_magic_2.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=38259 y=-17740 pfet_03v3
x a_49118_n8724# a_49016_n7441# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=50446 y=-8723 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=7559 y=3241 nfet_03v3
x 7b_divider_magic_0.OR_magic_1.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=90676 y=-15471 nfet_03v3
x 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=42524 y=-15948 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=36691 y=-57 pfet_03v3
x a_50708_569# OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=53362 y=693 nfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=26898 y=769 nfet_03v3
x 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=23641 y=-23940 pfet_03v3
x S1 a_18550_11273# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=18754 y=10979 pfet_03v3
x ITAIL_SINK ITAIL_SINK VDD VDD s=6304,328 d=6304,328 l=112 w=56 x=33751 y=10593 pfet_03v3
x 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q a_11416_n10621# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=12152 y=-11060 pfet_03v3
x S6 VDD A_MUX_2.Tr_Gate_1.CLK VDD s=5200,204 d=5200,204 l=100 w=100 x=20154 y=8351 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=53098 y=-8027 nfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=51874 y=-8027 nfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_3.QB a_58790_n7103# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=58894 y=-7102 nfet_03v3
x LD1 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=58002 y=-15875 pfet_03v3
x 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=36609 y=-23941 pfet_03v3
x a_6505_4677# DN_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=10415 y=3241 nfet_03v3
x a_50528_5246# OUTB VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=51958 y=5370 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD a_62417_n25455# VDD s=11648,328 d=11648,328 l=112 w=224 x=62721 y=-25454 pfet_03v3
x D2 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=12490 y=-22466 pfet_03v3
x a_n841_25530# VDD_TEST PRE_SCALAR VDD_TEST s=29120,664 d=29120,664 l=100 w=560 x=2423 y=25574 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT a_65904_n20957# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=65992 y=-20956 pfet_03v3
x D3 VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=8995 y=-22466 pfet_03v3
x Q22 VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=15423 y=57838 nfet_03v3
x S7 VDD A_MUX_5.Tr_Gate_1.CLK VDD s=5200,204 d=5200,204 l=100 w=100 x=18626 y=-2590 pfet_03v3
x A1 a_69768_n13557# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=70416 y=-13072 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_61877_n11999# a_61616_n12929# VDD s=11648,328 d=19712,624 l=112 w=224 x=62413 y=-12482 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS a_62435_n18849# VSS s=11648,328 d=19712,624 l=112 w=224 x=63171 y=-18848 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_0.IN a_25706_n567# VSS s=8800,376 d=5200,204 l=168 w=100 x=28855 y=769 nfet_03v3
x D8 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT a_15419_52799# VDD s=11648,328 d=11648,328 l=112 w=224 x=15419 y=53103 pfet_03v3
x D26G VSS a_6032_52887# VSS s=11648,328 d=11648,328 l=112 w=224 x=6032 y=53207 nfet_03v3
x 7b_divider_magic_0.mux_magic_0.OR_magic_0.A VDD a_91537_n17765# VDD s=11648,328 d=11648,328 l=112 w=224 x=91841 y=-17764 pfet_03v3
x a_n841_25530# PRE_SCALAR VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=1437 y=24790 nfet_03v3
x 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=60559 y=-25423 pfet_03v3
x 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT VDD a_68673_n18991# VDD s=11648,328 d=11648,328 l=112 w=224 x=68977 y=-18187 pfet_03v3
x D4 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19826 y=-25443 pfet_03v3
x 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN VDD 7b_divider_magic_1.mux_magic_0.IN1 VDD s=19712,624 d=11648,328 l=112 w=224 x=6762 y=24484 pfet_03v3
x 7b_divider_magic_2.DFF_magic_0.D a_35743_n8400# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=35847 y=-7952 pfet_03v3
x G2_1 VSS G2_1 VSS s=10400,304 d=10400,304 l=100 w=200 x=-1451 y=10836 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A a_2526_44669# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=3494 y=44557 pfet_03v3
x G1_2 G1_2 VDD_TEST VDD_TEST s=10400,304 d=10400,304 l=100 w=200 x=-431 y=13570 pfet_03v3
x 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A a_19584_n19011# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=19672 y=-17723 pfet_03v3
x a_6505_4677# DN_OUT VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=8375 y=3937 nfet_03v3
x PFD_T2_0.INV_mag_1.IN a_23837_9553# PFD_T2_0.Buffer_V_2_0.IN VSS s=5200,204 d=5200,204 l=100 w=100 x=24333 y=9553 nfet_03v3
x a_80733_n23674# VDD 7b_divider_magic_0.OR_magic_2.VOUT VDD s=19712,624 d=19712,624 l=112 w=224 x=81469 y=-22749 pfet_03v3
x 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B a_74786_n8135# a_74786_n6727# VDD s=11648,328 d=19712,624 l=112 w=224 x=75522 y=-6726 pfet_03v3
x a_35743_n8400# 7b_divider_magic_2.7b_counter_0.MDFF_5.LD VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=36739 y=-7476 pfet_03v3
x 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=11487 y=42534 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B a_2043_58781# a_2527_59325# VDD s=19712,624 d=11648,328 l=112 w=224 x=3011 y=59213 pfet_03v3
x a_n841_25530# VSS PRE_SCALAR VSS s=29120,664 d=29120,664 l=100 w=560 x=2865 y=24094 nfet_03v3
x a_n841_25530# VSS PRE_SCALAR VSS s=29120,664 d=29120,664 l=100 w=560 x=4089 y=24094 nfet_03v3
x a_46528_8250# a_46528_8770# a_46228_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=46528 y=8250 ppolyf_u
x 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B a_n754_54227# a_n754_54859# VDD s=11648,328 d=11648,328 l=112 w=224 x=-753 y=54747 pfet_03v3
x 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=1838 y=33146 pfet_03v3
x 7b_divider_magic_2.OR_magic_1.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=42013 y=-14270 pfet_03v3
x VSS VSS VSS VSS d=29120,664 l=100 w=560 x=7196 y=7878 nfet_03v3
x 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A a_1158_38089# a_187_37545# VSS s=11648,328 d=19712,624 l=112 w=224 x=1518 y=38193 nfet_03v3
x VCTRL_OBV VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=34693 y=12 pfet_03v3
x a_8137_6071# a_6505_4677# VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=11231 y=3937 nfet_03v3
x a_50528_5246# OUTB VSS VSS s=29120,664 d=29120,664 l=100 w=560 x=55222 y=6066 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55533 y=34677 cap_mim_2f0_m4m5_noshield
x 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A VDD a_17422_n11964# VDD s=11648,328 d=19712,624 l=112 w=224 x=18158 y=-11963 pfet_03v3
C VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK 2.2
C VDD VCO_DFF_C_0.VCO_C_0.OUTB 5.9
C VDD_TEST DIV_OUT 15.0
C VDD A1 40.7
C VDD Q15 20.7
C VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT 2.2
C Q03 D3 2.9
C VDD D6 5.8
C VDD a_88821_n8380# 2.8
C VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 4.2
C Q26 D7 2.2
C VDD Q17 8.5
C VDD_TEST VCO_DFF_C_0.OUTB 4.3
C VDD a_86893_n8380# 2.8
C D8 D26G 3.3
C VDD LD2 21.1
C G_sink_up G_sink_dn 2.3
C VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN 2.8
C VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 21.1
C Q13 D15 2.9
C VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK 4.2
C VDD 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C 2.5
C VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT 2.9
C VDD S6 2.9
C VDD a_84948_n8380# 2.8
C VDD 7b_divider_magic_0.OR_magic_1.VOUT 7.8
C VDD_TEST a_49118_n8724# 6.0
C VDD D3 10.2
C VDD Q22 9.5
C VDD_TEST DN 2.2
C VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 31.0
C VDD Q24 13.0
C VDD P12 4.8
C VDD_TEST OUTB 14.8
C VDD Q03 9.3
C VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK 2.2
C VDD_TEST a_8137_6071# 6.0
C VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN 12.6
C VDD_TEST a_6505_4677# 14.2
C VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK 2.2
C Q24 Q25 5.1
C D16G 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT 2.3
C VDD D5 6.6
C VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN 2.0
C Q12 D17G 2.1
C VDD_TEST a_49016_n7441# 14.4
C VDD_TEST a_58489_5253# 14.3
C Q14 Q15 5.1
C D27G Q22 2.1
C Q02 D6 2.1
C F_IN D11 2.2
C D3 7b_divider_magic_2.CLK 3.4
C VDD A_MUX_6.IN1 22.6
C VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 2.0
C VDD_TEST a_58591_6073# 6.1
C VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK 2.2
C VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.QB 7.1
C VDD_TEST A1 18.4
C DN_OUT a_6505_4677# 4.1
C UP DN 2.9
C Q02 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 3.8
C VDD Q25 20.7
C VDD_TEST a_50528_5246# 14.5
C VDD 7b_divider_magic_1.p3_gen_magic_0.P3 2.6
C VDD S2 4.3
C VDD D7 9.0
C VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.QB 6.0
C S5 LF_OFFCHIP 5.4
C Q07 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 2.4
C VDD PFD_T2_0.INV_mag_1.IN 5.1
C VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK 2.4
C VDD_TEST a_50630_6066# 6.1
C VDD a_n90_33487# 2.8
C VDD D27G 5.8
C VDD 7b_divider_magic_1.mux_magic_0.IN1 6.5
C VDD 7b_divider_magic_1.DFF_magic_0.D 8.7
C Q05 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 2.5
C G1_2 G1_1 4.4
C Q02 Q03 2.4
C VDD 7b_divider_magic_0.p3_gen_magic_0.P3 2.6
C VDD VCO_DFF_C_0.VCO_C_0.INV_2_4.IN 2.2
C ITAIL_SINK UP 3.7
C VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT 6.8
C VDD 7b_divider_magic_2.CLK 41.7
C VDD_TEST UP_OUT 15.2
C Q22 7b_divider_magic_1.7b_counter_0.MDFF_3.QB 2.6
C VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.QB 3.0
C VDD 7b_divider_magic_2.p3_gen_magic_0.P3 2.6
C VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.QB 3.0
C VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT 6.8
C VDD VCO_DFF_C_0.OUT 4.6
C VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN 2.7
C VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 4.3
C VDD 7b_divider_magic_1.OR_magic_2.A 5.4
C VDD Q14 13.0
C VDD Q02 9.5
C D0 Q06 2.2
C VDD Q05 20.7
C UP A1 2.4
C VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK 2.4
C D0 D2 6.9
C VDD 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT 2.6
C VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN 2.0
C VDD Q07 8.5
C D26G 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT 2.3
C VDD D13 4.6
C VDD 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C 2.5
C VDD OUT01 2.2
C A1 D16 2.5
C VDD_TEST G1_2 13.9
C VDD_TEST G_source_dn 4.0
C VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK 4.2
C VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK 4.2
C VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.QB 5.3
C VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.QB 5.3
C VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 4.2
C VDD 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C 2.5
C VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK 2.4
C VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK 2.4
C VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK 4.2
C VDD 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C 2.5
C VCTRL2 a_34443_2598# 6.4
C VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 2.0
C VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK 4.2
C VDD Q12 9.5
C VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 4.2
C VDD S5 3.8
C Q17 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 2.4
C VCTRL_OBV VCO_DFF_C_0.VCO_C_0.INV_2_3.IN 3.2
C VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK 4.2
C VDD 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C 2.5
C VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 2.0
C VDD D14 6.3
C D1 D5 6.2
C UP_OUT a_5326_9314# 4.1
C VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.QB 3.0
C VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_2.IN 10.3
C a_89214_1773# a_90846_3167# 2.1
C VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.QB 3.7
C VDD CP_1_0.VCTRL 3.8
C VDD VCTRL_OBV 13.0
C VDD_TEST Tappered_Buffer_7.IN 3.2
C VDD D1 4.7
C VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK 4.2
C OUT01 7b_divider_magic_2.CLK 4.2
C VDD_TEST G1_1 9.9
C CP_1_0.VCTRL A_MUX_6.IN1 2.2
C VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.QB 3.8
C VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN 14.9
C VDD PFD_T2_0.INV_mag_0.IN 4.7
C Q17 Q16 6.6
C D4 D2 3.5
C VDD UP 3.4
C VDD_TEST a_90846_3167# 6.1
C VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 4.3
C VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK 4.2
C VDD D16 5.3
C VDD_TEST a_89214_1773# 14.3
C Q02 7b_divider_magic_2.7b_counter_0.MDFF_3.QB 2.6
C Q24 D26G 3.2
C F_IN A1 17.0
C VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK 2.2
C VDD S4 2.9
C VDD_TEST a_50708_569# 14.5
C VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK 2.2
C VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 21.1
C Q04 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 3.3
C a_50810_1389# a_50708_569# 2.1
C VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q 6.5
C D11 D9 3.5
C VDD_TEST a_50810_1389# 6.1
C VDD_TEST a_791_26924# 6.2
C VDD P02 4.8
C VDD 7b_divider_magic_0.mux_magic_0.IN2 2.0
C VDD D26G 6.5
C VDD_TEST a_n841_25530# 15.2
C 7b_divider_magic_1.LD Q22 11.2
C VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q 6.5
C VDD a_22966_11778# 2.8
C VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.IN 10.4
C Q04 D5 3.2
C VDD Q16 9.4
C VDD Q01 6.5
C VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK 2.3
C a_n841_25530# a_791_26924# 2.1
C VDD 7b_divider_magic_2.mux_magic_0.IN2 2.0
C VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 4.3
C VDD Q04 13.0
C VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B 6.5
C VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.QB 3.7
C VDD_TEST DN_OUT 14.6
C VDD Q13 9.3
C VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK 2.2
C VDD LD0 20.0
C VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B 6.5
C VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 2.0
C D5 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT 2.3
C VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK 2.2
C VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN 2.8
C VDD_TEST UP 2.6
C VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.QB 3.7
C VDD F_IN 39.8
C 7b_divider_magic_1.LD VDD 20.0
C VDD 7b_divider_magic_2.mux_magic_0.IN1 6.5
C VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.QB 3.8
C D13 D16 3.0
C VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 3.5
C VDD_TEST a_6958_10708# 6.1
C OUT1 a_89214_1773# 4.2
C VDD Q11 6.5
C VDD 7b_divider_magic_1.OR_magic_2.VOUT 7.5
C VDD 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 2.0
C Q24 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 3.3
C VDD_TEST a_5326_9314# 14.8
C VCTRL_OBV CP_1_0.VCTRL 2.1
C VDD a_n90_31542# 2.8
C G1_1 SD2_1 2.5
C VDD 7b_divider_magic_2.DFF_magic_0.D 8.7
C ITAIL_SRC ITAIL_SINK 4.4
C VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK 2.2
C VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.QB 6.0
C VDD 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 2.0
C Q27 Q26 6.6
C VDD S1 2.8
C VDD_TEST OUT1 14.6
C VDD 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 2.2
C VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT 2.9
C VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 3.5
C VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT 2.9
C ITAIL_SRC LF_OFFCHIP 2.8
C G_source_up G_source_dn 2.3
C VDD D12 9.3
C VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.QB 5.3
C ITAIL G2_1 5.6
C D16 D14 3.5
C VDD 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 2.2
C Q04 Q05 5.1
C VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT 2.9
C Q12 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 3.8
C VDD 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C 2.5
C VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 3.5
C VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN 2.0
C VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 31.0
C ITAIL_SRC A1 9.0
C VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT 2.8
C VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.QB 2.9
C LD0 Q02 11.2
C VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT 2.8
C VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN 2.8
C VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.QB 2.9
C VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT 2.8
C VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT 2.6
C VDD 7b_divider_magic_0.mux_magic_0.IN1 6.5
C VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.QB 3.8
C Q27 LD2 2.4
C D0 D5 3.2
C D2 D3 7.6
C VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN 12.5
C VDD 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 2.2
C VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN 2.5
C VDD D0 9.3
C Q25 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 2.5
C VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK 2.4
C VDD_TEST PRE_SCALAR 15.7
C a_5326_9314# a_6958_10708# 2.1
C VDD D15 7.6
C OUT a_50708_569# 4.1
C Q15 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 2.5
C Q23 D10 2.9
C Q12 Q13 2.4
C VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN 2.5
C VDD S7 3.4
C VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK 2.2
C VDD LD1 20.0
C DIV_OUT a_49016_n7441# 4.1
C VDD_TEST OUT 14.7
C VDD 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT 2.6
C VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK 4.2
C VDD D8 4.5
C VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN 2.0
C PRE_SCALAR a_n841_25530# 4.1
C VDD a_22967_8787# 2.9
C VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.QB 6.0
C VDD Q06 9.4
C VDD D2 6.3
C VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.QB 2.9
C VDD D11 4.7
C VDD D16G 6.5
C VDD Q27 8.5
C D0 7b_divider_magic_2.CLK 2.1
C a_49016_n7441# a_49118_n8724# 2.1
C D13 D12 2.3
C VDD_TEST G_source_up 8.6
C VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q 6.5
C VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.QB 7.1
C a_6505_4677# a_8137_6071# 2.1
C VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT 2.3
C VDD a_37671_n8400# 2.8
C VDD D4 4.7
C VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK 2.2
C VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT 2.3
C VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B 6.5
C VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 31.0
C Q12 7b_divider_magic_0.7b_counter_0.MDFF_3.QB 2.6
C VDD a_35743_n8400# 2.8
C VDD 7b_divider_magic_0.DFF_magic_0.D 8.7
C OUTB a_50528_5246# 4.1
C VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN 2.0
C VDD 7b_divider_magic_2.OR_magic_2.A 5.4
C VDD 7b_divider_magic_0.OR_magic_2.VOUT 7.5
C VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK 2.2
C VDD a_33798_n8400# 2.8
C D12 D14 8.4
C VDD D9 5.9
C VDD 7b_divider_magic_1.mux_magic_0.IN2 2.0
C VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK 3.8
C VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN 2.0
C VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 2.0
C VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN 2.5
C VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN 2.0
C VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK 2.2
C ITAIL_SINK A1 6.2
C VDD D10 7.6
C VDD a_32731_10265# 5.2
C VDD 7b_divider_magic_2.OR_magic_2.VOUT 7.5
C a_58591_6073# a_58489_5253# 2.1
C VDD a_n90_29614# 2.8
C Q14 D16G 3.2
C A1 a_58489_5253# 4.1
C Q07 Q06 6.6
C VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN 2.0
C VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 2.0
C VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN 2.0
C D4 7b_divider_magic_2.CLK 2.0
C VDD 7b_divider_magic_1.P2 4.8
C VDD 7b_divider_magic_1.OR_magic_1.VOUT 7.8
C VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.QB 7.1
C LD1 Q12 11.2
C D13 D16G 3.5
C VCTRL_OBV VCO_DFF_C_0.VCO_C_0.INV_2_5.IN 3.3
C D7 D9 2.4
C D14 D15 4.7
C VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT 6.8
C VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN 2.0
C Q23 Q22 2.4
C Q14 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 3.3
C VDD DN 5.4
C VDD 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 2.0
C VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK 2.2
C VDD 7b_divider_magic_0.OR_magic_2.A 5.4
C VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT 2.2
C a_50630_6066# a_50528_5246# 2.1
C VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK 2.4
C VDD D17G 6.3
C VDD 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT 2.6
C VDD Q21 6.5
C VCTRL2 a_25706_n567# 5.7
C VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN 2.0
C VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.IN 14.8
C VDD 7b_divider_magic_2.OR_magic_1.VOUT 7.8
C VDD A_MUX_6.Tr_Gate_1.CLK 2.1
C VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN 2.0
C VDD_TEST OUT21 5.0
C D12 Q16 2.2
C VDD ITAIL_SINK 6.2
C VDD Q26 9.4
C VDD Q23 9.3
C Q22 LD2 3.8
C VDD S3 3.8
C D150 19.7
R D15 1114
= D15 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.B
= D15 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.IN2
= D15 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.B
= D15 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.IN2
= D15 7b_divider_magic_0.7b_counter_0.MDFF_7.DATA
= D15 7b_divider_magic_0.7b_counter_0.D2_4
= D15 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN
= D15 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.B
= D15 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN
= D15 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.B
= D15 7b_divider_magic_0.D2_4
C D140 16.9
R D14 1109
= D14 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.B
= D14 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.IN2
= D14 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.B
= D14 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.IN2
= D14 7b_divider_magic_0.7b_counter_0.MDFF_1.DATA
= D14 7b_divider_magic_0.7b_counter_0.D2_3
= D14 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN
= D14 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.B
= D14 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN
= D14 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.B
= D14 7b_divider_magic_0.D2_3
C P120 6.2
R P12 532
= P12 7b_divider_magic_0.OR_magic_1.B
= P12 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VOUT
= P12 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VIN
= P12 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.Q
= P12 7b_divider_magic_0.p2_gen_magic_0.P2
= P12 7b_divider_magic_0.P2
C D16G0 16.1
R D16G 1114
= D16G 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.B
= D16G 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.IN2
= D16G 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.B
= D16G 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.IN2
= D16G 7b_divider_magic_0.7b_counter_0.MDFF_4.DATA
= D16G 7b_divider_magic_0.7b_counter_0.D2_6
= D16G 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN
= D16G 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.B
= D16G 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN
= D16G 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.B
= D16G 7b_divider_magic_0.D2_6
C D160 38.1
R D16 1095
= D16 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.B
= D16 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.IN2
= D16 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.B
= D16 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.IN2
= D16 7b_divider_magic_0.7b_counter_0.MDFF_0.DATA
= D16 7b_divider_magic_0.7b_counter_0.D2_5
= D16 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN
= D16 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.B
= D16 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN
= D16 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.B
= D16 7b_divider_magic_0.D2_5
C D30 23.4
R D3 1113
= D3 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.B
= D3 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.IN2
= D3 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.B
= D3 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.IN2
= D3 7b_divider_magic_2.7b_counter_0.MDFF_7.DATA
= D3 7b_divider_magic_2.7b_counter_0.D2_4
= D3 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN
= D3 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.B
= D3 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN
= D3 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.B
= D3 7b_divider_magic_2.D2_4
C D20 16.6
R D2 1112
= D2 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.B
= D2 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.IN2
= D2 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.B
= D2 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.IN2
= D2 7b_divider_magic_2.7b_counter_0.MDFF_1.DATA
= D2 7b_divider_magic_2.7b_counter_0.D2_3
= D2 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN
= D2 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.B
= D2 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN
= D2 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.B
= D2 7b_divider_magic_2.D2_3
C P020 6.2
R P02 532
= P02 7b_divider_magic_2.OR_magic_1.B
= P02 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VOUT
= P02 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VIN
= P02 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.Q
= P02 7b_divider_magic_2.p2_gen_magic_0.P2
= P02 7b_divider_magic_2.P2
C D50 17.4
R D5 1111
= D5 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.B
= D5 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.IN2
= D5 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.B
= D5 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.IN2
= D5 7b_divider_magic_2.7b_counter_0.MDFF_4.DATA
= D5 7b_divider_magic_2.7b_counter_0.D2_6
= D5 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN
= D5 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.B
= D5 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN
= D5 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.B
= D5 7b_divider_magic_2.D2_6
C D40 17.9
R D4 1102
= D4 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.B
= D4 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.IN2
= D4 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.B
= D4 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.IN2
= D4 7b_divider_magic_2.7b_counter_0.MDFF_0.DATA
= D4 7b_divider_magic_2.7b_counter_0.D2_5
= D4 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN
= D4 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.B
= D4 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN
= D4 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.B
= D4 7b_divider_magic_2.D2_5
C Q150 26.9
R Q15 1250
= Q15 7b_divider_magic_0.7b_counter_0.NOR_gate_1.B
= Q15 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.B
= Q15 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.IN1
= Q15 7b_divider_magic_0.7b_counter_0.MDFF_4.CLK
= Q15 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VOUT
= Q15 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.VOUT
= Q15 7b_divider_magic_0.7b_counter_0.MDFF_0.Q
= Q15 7b_divider_magic_0.7b_counter_0.Q5
= Q15 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN
= Q15 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.A
= Q15 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN
= Q15 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.A
= Q15 7b_divider_magic_0.Q5
C Q140 20.5
R Q14 1266
= Q14 7b_divider_magic_0.7b_counter_0.NOR_gate_1.A
= Q14 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VOUT
= Q14 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.VOUT
= Q14 7b_divider_magic_0.7b_counter_0.MDFF_7.Q
= Q14 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.B
= Q14 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.IN1
= Q14 7b_divider_magic_0.7b_counter_0.MDFF_0.CLK
= Q14 7b_divider_magic_0.7b_counter_0.Q4
= Q14 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN
= Q14 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.A
= Q14 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN
= Q14 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.A
= Q14 7b_divider_magic_0.Q4
C Q160 16.8
R Q16 1251
= Q16 7b_divider_magic_0.7b_counter_0.NOR_gate_0.A
= Q16 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.B
= Q16 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.IN1
= Q16 7b_divider_magic_0.7b_counter_0.MDFF_3.CLK
= Q16 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VOUT
= Q16 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.VOUT
= Q16 7b_divider_magic_0.7b_counter_0.MDFF_4.Q
= Q16 7b_divider_magic_0.7b_counter_0.Q6
= Q16 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN
= Q16 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.A
= Q16 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN
= Q16 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.A
= Q16 7b_divider_magic_0.Q6
C Q170 17.2
R Q17 1068
= Q17 7b_divider_magic_0.7b_counter_0.NOR_gate_0.B
= Q17 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VOUT
= Q17 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.VOUT
= Q17 7b_divider_magic_0.7b_counter_0.MDFF_3.Q
= Q17 7b_divider_magic_0.7b_counter_0.Q7
= Q17 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN
= Q17 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.A
= Q17 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN
= Q17 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.A
= Q17 7b_divider_magic_0.Q7
C Q050 26.0
R Q05 1250
= Q05 7b_divider_magic_2.7b_counter_0.NOR_gate_1.B
= Q05 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.B
= Q05 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.IN1
= Q05 7b_divider_magic_2.7b_counter_0.MDFF_4.CLK
= Q05 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VOUT
= Q05 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.VOUT
= Q05 7b_divider_magic_2.7b_counter_0.MDFF_0.Q
= Q05 7b_divider_magic_2.7b_counter_0.Q5
= Q05 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN
= Q05 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.A
= Q05 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN
= Q05 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.A
= Q05 7b_divider_magic_2.Q5
C Q040 20.5
R Q04 1266
= Q04 7b_divider_magic_2.7b_counter_0.NOR_gate_1.A
= Q04 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VOUT
= Q04 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.VOUT
= Q04 7b_divider_magic_2.7b_counter_0.MDFF_7.Q
= Q04 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.B
= Q04 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.IN1
= Q04 7b_divider_magic_2.7b_counter_0.MDFF_0.CLK
= Q04 7b_divider_magic_2.7b_counter_0.Q4
= Q04 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN
= Q04 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.A
= Q04 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN
= Q04 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.A
= Q04 7b_divider_magic_2.Q4
C Q060 16.8
R Q06 1251
= Q06 7b_divider_magic_2.7b_counter_0.NOR_gate_0.A
= Q06 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.B
= Q06 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.IN1
= Q06 7b_divider_magic_2.7b_counter_0.MDFF_3.CLK
= Q06 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VOUT
= Q06 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.VOUT
= Q06 7b_divider_magic_2.7b_counter_0.MDFF_4.Q
= Q06 7b_divider_magic_2.7b_counter_0.Q6
= Q06 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN
= Q06 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.A
= Q06 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN
= Q06 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.A
= Q06 7b_divider_magic_2.Q6
C Q070 17.2
R Q07 1068
= Q07 7b_divider_magic_2.7b_counter_0.NOR_gate_0.B
= Q07 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VOUT
= Q07 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.VOUT
= Q07 7b_divider_magic_2.7b_counter_0.MDFF_3.Q
= Q07 7b_divider_magic_2.7b_counter_0.Q7
= Q07 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN
= Q07 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.A
= Q07 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN
= Q07 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.A
= Q07 7b_divider_magic_2.Q7
C Q130 13.8
R Q13 1263
= Q13 7b_divider_magic_0.7b_counter_0.3_inp_NOR_0.C
= Q13 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.B
= Q13 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.IN1
= Q13 7b_divider_magic_0.7b_counter_0.MDFF_7.CLK
= Q13 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VOUT
= Q13 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.VOUT
= Q13 7b_divider_magic_0.7b_counter_0.MDFF_1.Q
= Q13 7b_divider_magic_0.7b_counter_0.Q3
= Q13 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN
= Q13 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.A
= Q13 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN
= Q13 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.A
= Q13 7b_divider_magic_0.Q3
C D120 35.5
R D12 1617
= D12 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.B
= D12 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.IN2
= D12 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.B
= D12 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.IN2
= D12 7b_divider_magic_0.7b_counter_0.MDFF_6.DATA
= D12 7b_divider_magic_0.7b_counter_0.D2_1
= D12 7b_divider_magic_0.mux_magic_0.AND2_magic_1.A
= D12 7b_divider_magic_0.mux_magic_0.SEL
= D12 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN
= D12 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.B
= D12 7b_divider_magic_0.p3_gen_magic_0.inverter_magic_0.VIN
= D12 7b_divider_magic_0.D2_1
C D130 20.8
R D13 1092
= D13 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.B
= D13 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.IN2
= D13 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.B
= D13 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.IN2
= D13 7b_divider_magic_0.7b_counter_0.MDFF_5.DATA
= D13 7b_divider_magic_0.7b_counter_0.D2_2
= D13 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN
= D13 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.B
= D13 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN
= D13 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.B
= D13 7b_divider_magic_0.D2_2
C D17G0 17.7
R D17G 1118
= D17G 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.B
= D17G 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.IN2
= D17G 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.B
= D17G 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.IN2
= D17G 7b_divider_magic_0.7b_counter_0.MDFF_3.DATA
= D17G 7b_divider_magic_0.7b_counter_0.D2_7
= D17G 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN
= D17G 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.B
= D17G 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN
= D17G 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.B
= D17G 7b_divider_magic_0.D2_7
C DIV_OUT0 18.7
R DIV_OUT 2489
= DIV_OUT Tappered_Buffer_5.OUT
C Q030 13.8
R Q03 1263
= Q03 7b_divider_magic_2.7b_counter_0.3_inp_NOR_0.C
= Q03 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.B
= Q03 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.IN1
= Q03 7b_divider_magic_2.7b_counter_0.MDFF_7.CLK
= Q03 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VOUT
= Q03 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.VOUT
= Q03 7b_divider_magic_2.7b_counter_0.MDFF_1.Q
= Q03 7b_divider_magic_2.7b_counter_0.Q3
= Q03 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN
= Q03 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.A
= Q03 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN
= Q03 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.A
= Q03 7b_divider_magic_2.Q3
C Q120 20.0
R Q12 1301
= Q12 7b_divider_magic_0.7b_counter_0.3_inp_NOR_0.B
= Q12 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VOUT
= Q12 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.VOUT
= Q12 7b_divider_magic_0.7b_counter_0.MDFF_5.Q
= Q12 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.B
= Q12 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.IN1
= Q12 7b_divider_magic_0.7b_counter_0.MDFF_1.CLK
= Q12 7b_divider_magic_0.7b_counter_0.Q2
= Q12 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN
= Q12 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.A
= Q12 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN
= Q12 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.A
= Q12 7b_divider_magic_0.Q2
C Q110 20.1
R Q11 1240
= Q11 7b_divider_magic_0.7b_counter_0.3_inp_NOR_0.A
= Q11 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VOUT
= Q11 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.VOUT
= Q11 7b_divider_magic_0.7b_counter_0.MDFF_6.Q
= Q11 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.B
= Q11 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.IN1
= Q11 7b_divider_magic_0.7b_counter_0.MDFF_5.CLK
= Q11 7b_divider_magic_0.7b_counter_0.Q1
= Q11 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN
= Q11 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.A
= Q11 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN
= Q11 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.A
= Q11 7b_divider_magic_0.Q1
C D00 35.8
R D0 1619
= D0 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.B
= D0 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.IN2
= D0 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.B
= D0 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.IN2
= D0 7b_divider_magic_2.7b_counter_0.MDFF_6.DATA
= D0 7b_divider_magic_2.7b_counter_0.D2_1
= D0 7b_divider_magic_2.mux_magic_0.AND2_magic_1.A
= D0 7b_divider_magic_2.mux_magic_0.SEL
= D0 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN
= D0 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.B
= D0 7b_divider_magic_2.p3_gen_magic_0.inverter_magic_0.VIN
= D0 7b_divider_magic_2.D2_1
C LD10 33.0
R LD1 3527
= LD1 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.A
= LD1 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.SEL
= LD1 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.A
= LD1 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.SEL
= LD1 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.A
= LD1 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.SEL
= LD1 7b_divider_magic_0.7b_counter_0.MDFF_3.LD
= LD1 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.A
= LD1 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.SEL
= LD1 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.A
= LD1 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.SEL
= LD1 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.A
= LD1 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.SEL
= LD1 7b_divider_magic_0.7b_counter_0.MDFF_0.LD
= LD1 7b_divider_magic_0.LD
C D10 15.2
R D1 1093
= D1 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.B
= D1 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.IN2
= D1 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.B
= D1 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.IN2
= D1 7b_divider_magic_2.7b_counter_0.MDFF_5.DATA
= D1 7b_divider_magic_2.7b_counter_0.D2_2
= D1 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN
= D1 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.B
= D1 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN
= D1 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.B
= D1 7b_divider_magic_2.D2_2
C D60 18.1
R D6 1117
= D6 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.B
= D6 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.IN2
= D6 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.B
= D6 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.IN2
= D6 7b_divider_magic_2.7b_counter_0.MDFF_3.DATA
= D6 7b_divider_magic_2.7b_counter_0.D2_7
= D6 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN
= D6 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.B
= D6 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN
= D6 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.B
= D6 7b_divider_magic_2.D2_7
C Q020 19.9
R Q02 1301
= Q02 7b_divider_magic_2.7b_counter_0.3_inp_NOR_0.B
= Q02 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VOUT
= Q02 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.VOUT
= Q02 7b_divider_magic_2.7b_counter_0.MDFF_5.Q
= Q02 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.B
= Q02 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.IN1
= Q02 7b_divider_magic_2.7b_counter_0.MDFF_1.CLK
= Q02 7b_divider_magic_2.7b_counter_0.Q2
= Q02 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN
= Q02 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.A
= Q02 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN
= Q02 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.A
= Q02 7b_divider_magic_2.Q2
C Q010 20.1
R Q01 1240
= Q01 7b_divider_magic_2.7b_counter_0.3_inp_NOR_0.A
= Q01 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VOUT
= Q01 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.VOUT
= Q01 7b_divider_magic_2.7b_counter_0.MDFF_6.Q
= Q01 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.B
= Q01 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.IN1
= Q01 7b_divider_magic_2.7b_counter_0.MDFF_5.CLK
= Q01 7b_divider_magic_2.7b_counter_0.Q1
= Q01 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN
= Q01 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.A
= Q01 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN
= Q01 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.A
= Q01 7b_divider_magic_2.Q1
C LD00 33.8
R LD0 3527
= LD0 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.A
= LD0 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.SEL
= LD0 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.A
= LD0 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.SEL
= LD0 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.A
= LD0 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.SEL
= LD0 7b_divider_magic_2.7b_counter_0.MDFF_3.LD
= LD0 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.A
= LD0 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.SEL
= LD0 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.A
= LD0 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.SEL
= LD0 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.A
= LD0 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.SEL
= LD0 7b_divider_magic_2.7b_counter_0.MDFF_0.LD
= LD0 7b_divider_magic_2.LD
C OUT10 16.9
R OUT1 2508
= OUT1 Tappered_Buffer_4.OUT
C S70 10.7
R S7 719
= S7 A_MUX_5.INV_2_0.IN
= S7 A_MUX_5.Tr_Gate_0.CLK
= S7 A_MUX_5.SEL
C OUT110 19.2
R OUT11 496
= OUT11 Tappered_Buffer_4.IN
= OUT11 7b_divider_magic_0.mux_magic_0.OR_magic_0.VOUT
= OUT11 7b_divider_magic_0.mux_magic_0.VOUT
= OUT11 7b_divider_magic_0.OUT1
C OUT0 10.7
R OUT 2509
= OUT Tappered_Buffer_0.OUT
C VCTRL20 44.3
R VCTRL2 1361
= VCTRL2 VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.VCTRL2
= VCTRL2 VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VCTRL2
= VCTRL2 VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.VCTRL2
= VCTRL2 VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VCTRL2
= VCTRL2 VCO_DFF_C_0.VCO_C_0.VCTRL2
= VCTRL2 VCO_DFF_C_0.VCTRL2
C VCTRL_OBV0 16.7
R VCTRL_OBV 962
= VCTRL_OBV A_MUX_0.Tr_Gate_0.OUT
= VCTRL_OBV A_MUX_0.Tr_Gate_1.OUT
= VCTRL_OBV A_MUX_0.OUT
= VCTRL_OBV VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VCTRL_mag_0.VCTRL
= VCTRL_OBV VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VCTRL
= VCTRL_OBV VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VCTRL_mag_0.VCTRL
= VCTRL_OBV VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VCTRL
= VCTRL_OBV VCO_DFF_C_0.VCO_C_0.VCTRL
= VCTRL_OBV VCO_DFF_C_0.VCTRL
C VCTRL_IN0 2.1
R VCTRL_IN 153
= VCTRL_IN A_MUX_0.Tr_Gate_0.IN
= VCTRL_IN A_MUX_0.IN2
C S40 4.6
R S4 712
= S4 A_MUX_0.INV_2_0.IN
= S4 A_MUX_0.Tr_Gate_0.CLK
= S4 A_MUX_0.SEL
C DN_OUT0 11.0
R DN_OUT 2508
= DN_OUT Tappered_Buffer_8.OUT
C A10 185.9
R A1 8078
= A1 7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_5.VIN
= A1 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN
= A1 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.CLK
= A1 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN
= A1 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.CLK
= A1 7b_divider_magic_0.7b_counter_0.DFF_magic_0.CLK
= A1 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.B
= A1 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.B
= A1 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.IN2
= A1 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.IN1
= A1 7b_divider_magic_0.7b_counter_0.MDFF_6.CLK
= A1 7b_divider_magic_0.7b_counter_0.MDFF_6.G-CLK
= A1 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.B
= A1 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.IN2
= A1 7b_divider_magic_0.7b_counter_0.MDFF_5.G-CLK
= A1 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.B
= A1 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.IN2
= A1 7b_divider_magic_0.7b_counter_0.MDFF_3.G-CLK
= A1 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.B
= A1 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.IN2
= A1 7b_divider_magic_0.7b_counter_0.MDFF_7.G-CLK
= A1 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.B
= A1 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.IN2
= A1 7b_divider_magic_0.7b_counter_0.MDFF_1.G-CLK
= A1 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.B
= A1 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.IN2
= A1 7b_divider_magic_0.7b_counter_0.MDFF_4.G-CLK
= A1 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.B
= A1 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.IN2
= A1 7b_divider_magic_0.7b_counter_0.MDFF_0.G-CLK
= A1 7b_divider_magic_0.7b_counter_0.G-CLK
= A1 7b_divider_magic_0.DFF_magic_0.inverter_magic_5.VIN
= A1 7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN
= A1 7b_divider_magic_0.DFF_magic_0.tg_magic_0.CLK
= A1 7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN
= A1 7b_divider_magic_0.DFF_magic_0.tg_magic_1.CLK
= A1 7b_divider_magic_0.DFF_magic_0.CLK
= A1 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VIN
= A1 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN
= A1 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.CLK
= A1 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN
= A1 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.CLK
= A1 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.CLK
= A1 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VIN
= A1 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VIN
= A1 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.CLK
= A1 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VIN
= A1 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.CLK
= A1 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.CLK
= A1 7b_divider_magic_0.CLK
= A1 Tappered_Buffer_2.OUT
= A1 A_MUX_5.Tr_Gate_1.IN
= A1 A_MUX_5.IN1
C OUTB0 10.6
R OUTB 2509
= OUTB Tappered_Buffer_1.OUT
C DN_INPUT0 5.8
R DN_INPUT 158
= DN_INPUT A_MUX_4.Tr_Gate_0.IN
= DN_INPUT A_MUX_4.IN2
C S30 10.5
R S3 719
= S3 A_MUX_4.INV_2_0.IN
= S3 A_MUX_4.Tr_Gate_0.CLK
= S3 A_MUX_4.SEL
C OUT010 42.9
R OUT01 681
= OUT01 Tappered_Buffer_5.IN
= OUT01 A_MUX_2.Tr_Gate_1.IN
= OUT01 A_MUX_2.IN1
= OUT01 7b_divider_magic_2.mux_magic_0.OR_magic_0.VOUT
= OUT01 7b_divider_magic_2.mux_magic_0.VOUT
= OUT01 7b_divider_magic_2.OUT1
C DIV_OUT20 2.1
R DIV_OUT2 153
= DIV_OUT2 A_MUX_2.Tr_Gate_0.IN
= DIV_OUT2 A_MUX_2.IN2
C DN10 2.9
R DN1 208
= DN1 A_MUX_4.Tr_Gate_1.IN
= DN1 A_MUX_4.IN1
= DN1 PFD_T2_0.Buffer_V_2_0.out
= DN1 PFD_T2_0.DOWN
C S60 6.1
R S6 713
= S6 A_MUX_2.INV_2_0.IN
= S6 A_MUX_2.Tr_Gate_0.CLK
= S6 A_MUX_2.SEL
C UP_INPUT0 4.7
R UP_INPUT 158
= UP_INPUT A_MUX_3.Tr_Gate_0.IN
= UP_INPUT A_MUX_3.IN2
C DN0 18.8
R DN 809
= DN CP_1_0.UP
= DN A_MUX_4.Tr_Gate_0.OUT
= DN A_MUX_4.Tr_Gate_1.OUT
= DN A_MUX_4.OUT
= DN INV_2_0.IN
C S20 6.9
R S2 717
= S2 A_MUX_3.INV_2_0.IN
= S2 A_MUX_3.Tr_Gate_0.CLK
= S2 A_MUX_3.SEL
C LF_OFFCHIP0 4.9
R LF_OFFCHIP 159
= LF_OFFCHIP A_MUX_6.Tr_Gate_0.IN
= LF_OFFCHIP A_MUX_6.IN2
C UP10 2.7
R UP1 207
= UP1 A_MUX_3.Tr_Gate_1.IN
= UP1 A_MUX_3.IN1
= UP1 PFD_T2_0.Buffer_V_2_1.out
= UP1 PFD_T2_0.UP
C UP_OUT0 11.4
R UP_OUT 2508
= UP_OUT Tappered_Buffer_7.OUT
C S50 9.3
R S5 720
= S5 A_MUX_6.INV_2_0.IN
= S5 A_MUX_6.Tr_Gate_0.CLK
= S5 A_MUX_6.SEL
C S10 5.2
R S1 713
= S1 A_MUX_1.INV_2_0.IN
= S1 A_MUX_1.Tr_Gate_0.CLK
= S1 A_MUX_1.SEL
C SD2_10 3.0
R SD2_1 572
= SD2_1 Current_Mirror_Top_0.SD2_1
C G2_10 14.9
R G2_1 2780
= G2_1 Current_Mirror_Top_0.G2_1
C ITAIL0 20.2
R ITAIL 3524
= ITAIL Current_Mirror_Top_0.ITAIL
C UP0 14.7
R UP 752
= UP CP_1_0.down
= UP A_MUX_3.Tr_Gate_0.OUT
= UP A_MUX_3.Tr_Gate_1.OUT
= UP A_MUX_3.OUT
= UP INV_2_1.IN
R SD0_1 281
= SD0_1 Current_Mirror_Top_0.SD1_1
C G1_10 5.0
R G1_1 2129
= G1_1 Current_Mirror_Top_0.G1_1
C G1_20 3.7
R G1_2 2920
= G1_2 Current_Mirror_Top_0.G1_2
R A3 198
= A3 Current_Mirror_Top_0.A2
C ITAIL_SINK0 10.8
R ITAIL_SINK 871
= ITAIL_SINK CP_1_0.ITAIL
= ITAIL_SINK Current_Mirror_Top_0.ITAIL_SINK
R SD01 198
= SD01 Current_Mirror_Top_0.SD0_1
C G_sink_dn0 6.9
R G_sink_dn 1348
= G_sink_dn Current_Mirror_Top_0.G_sink_dn
C G_sink_up0 13.1
R G_sink_up 2189
= G_sink_up Current_Mirror_Top_0.G_sink_up
C ITAIL_SRC0 11.8
R ITAIL_SRC 407
= ITAIL_SRC CP_1_0.ITAIL1
= ITAIL_SRC Current_Mirror_Top_0.ITAIL_SRC
R A0 220
= A0 Current_Mirror_Top_0.A1
C G_source_dn0 4.1
R G_source_dn 1172
= G_source_dn Current_Mirror_Top_0.G_source_dn
R G_source_up 1309
= G_source_up Current_Mirror_Top_0.G_source_up
C PRE_SCALAR0 12.6
R PRE_SCALAR 2506
= PRE_SCALAR Tappered_Buffer_6.OUT
C OUT210 34.2
R OUT21 679
= OUT21 7b_divider_magic_1.mux_magic_0.OR_magic_0.VOUT
= OUT21 7b_divider_magic_1.mux_magic_0.VOUT
= OUT21 7b_divider_magic_1.OUT1
= OUT21 Tappered_Buffer_6.IN
= OUT21 A_MUX_1.Tr_Gate_1.IN
= OUT21 A_MUX_1.IN1
C D26G0 15.9
R D26G 1112
= D26G 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.B
= D26G 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.IN2
= D26G 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.B
= D26G 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.IN2
= D26G 7b_divider_magic_1.7b_counter_0.MDFF_4.DATA
= D26G 7b_divider_magic_1.7b_counter_0.D2_6
= D26G 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN
= D26G 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.B
= D26G 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN
= D26G 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.B
= D26G 7b_divider_magic_1.D2_6
C LD20 23.5
R LD2 3508
= LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.A
= LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.SEL
= LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.A
= LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.SEL
= LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.A
= LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.SEL
= LD2 7b_divider_magic_1.7b_counter_0.MDFF_6.LD
= LD2 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.A
= LD2 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.SEL
= LD2 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.A
= LD2 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.SEL
= LD2 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.A
= LD2 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.SEL
= LD2 7b_divider_magic_1.7b_counter_0.MDFF_5.LD
C D80 13.1
R D8 1090
= D8 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.B
= D8 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.IN2
= D8 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.B
= D8 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.IN2
= D8 7b_divider_magic_1.7b_counter_0.MDFF_5.DATA
= D8 7b_divider_magic_1.7b_counter_0.D2_2
= D8 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN
= D8 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.B
= D8 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN
= D8 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.B
= D8 7b_divider_magic_1.D2_2
C Q210 20.1
R Q21 1240
= Q21 7b_divider_magic_1.7b_counter_0.3_inp_NOR_0.A
= Q21 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VOUT
= Q21 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.VOUT
= Q21 7b_divider_magic_1.7b_counter_0.MDFF_6.Q
= Q21 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.B
= Q21 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.IN1
= Q21 7b_divider_magic_1.7b_counter_0.MDFF_5.CLK
= Q21 7b_divider_magic_1.7b_counter_0.Q1
= Q21 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN
= Q21 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.A
= Q21 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN
= Q21 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.A
= Q21 7b_divider_magic_1.Q1
C Q250 27.5
R Q25 1250
= Q25 7b_divider_magic_1.7b_counter_0.NOR_gate_1.B
= Q25 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.B
= Q25 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.IN1
= Q25 7b_divider_magic_1.7b_counter_0.MDFF_4.CLK
= Q25 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VOUT
= Q25 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.VOUT
= Q25 7b_divider_magic_1.7b_counter_0.MDFF_0.Q
= Q25 7b_divider_magic_1.7b_counter_0.Q5
= Q25 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN
= Q25 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.A
= Q25 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN
= Q25 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.A
= Q25 7b_divider_magic_1.Q5
C D90 13.6
R D9 1110
= D9 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.B
= D9 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.IN2
= D9 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.B
= D9 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.IN2
= D9 7b_divider_magic_1.7b_counter_0.MDFF_1.DATA
= D9 7b_divider_magic_1.7b_counter_0.D2_3
= D9 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN
= D9 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.B
= D9 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN
= D9 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.B
= D9 7b_divider_magic_1.D2_3
C Q220 19.9
R Q22 1300
= Q22 7b_divider_magic_1.7b_counter_0.3_inp_NOR_0.B
= Q22 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VOUT
= Q22 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.VOUT
= Q22 7b_divider_magic_1.7b_counter_0.MDFF_5.Q
= Q22 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.B
= Q22 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.IN1
= Q22 7b_divider_magic_1.7b_counter_0.MDFF_1.CLK
= Q22 7b_divider_magic_1.7b_counter_0.Q2
= Q22 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN
= Q22 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.A
= Q22 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN
= Q22 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.A
= Q22 7b_divider_magic_1.Q2
C D70 33.7
R D7 1605
= D7 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.B
= D7 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.IN2
= D7 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.B
= D7 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.IN2
= D7 7b_divider_magic_1.7b_counter_0.MDFF_6.DATA
= D7 7b_divider_magic_1.7b_counter_0.D2_1
= D7 7b_divider_magic_1.mux_magic_0.AND2_magic_1.A
= D7 7b_divider_magic_1.mux_magic_0.SEL
= D7 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN
= D7 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.B
= D7 7b_divider_magic_1.p3_gen_magic_0.inverter_magic_0.VIN
= D7 7b_divider_magic_1.D2_1
C D100 16.1
R D10 1114
= D10 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.B
= D10 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.IN2
= D10 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.B
= D10 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.IN2
= D10 7b_divider_magic_1.7b_counter_0.MDFF_7.DATA
= D10 7b_divider_magic_1.7b_counter_0.D2_4
= D10 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN
= D10 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.B
= D10 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN
= D10 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.B
= D10 7b_divider_magic_1.D2_4
C Q240 20.5
R Q24 1266
= Q24 7b_divider_magic_1.7b_counter_0.NOR_gate_1.A
= Q24 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VOUT
= Q24 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.VOUT
= Q24 7b_divider_magic_1.7b_counter_0.MDFF_7.Q
= Q24 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.B
= Q24 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.IN1
= Q24 7b_divider_magic_1.7b_counter_0.MDFF_0.CLK
= Q24 7b_divider_magic_1.7b_counter_0.Q4
= Q24 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN
= Q24 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.A
= Q24 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN
= Q24 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.A
= Q24 7b_divider_magic_1.Q4
C D110 16.9
R D11 1100
= D11 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.B
= D11 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.IN2
= D11 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.B
= D11 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.IN2
= D11 7b_divider_magic_1.7b_counter_0.MDFF_0.DATA
= D11 7b_divider_magic_1.7b_counter_0.D2_5
= D11 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN
= D11 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.B
= D11 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN
= D11 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.B
= D11 7b_divider_magic_1.D2_5
C Q260 16.9
R Q26 1251
= Q26 7b_divider_magic_1.7b_counter_0.NOR_gate_0.A
= Q26 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.B
= Q26 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.IN1
= Q26 7b_divider_magic_1.7b_counter_0.MDFF_3.CLK
= Q26 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VOUT
= Q26 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.VOUT
= Q26 7b_divider_magic_1.7b_counter_0.MDFF_4.Q
= Q26 7b_divider_magic_1.7b_counter_0.Q6
= Q26 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN
= Q26 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.A
= Q26 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN
= Q26 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.A
= Q26 7b_divider_magic_1.Q6
C F_IN0 89.2
R F_IN 5836
= F_IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_5.VIN
= F_IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN
= F_IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.CLK
= F_IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN
= F_IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.CLK
= F_IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.CLK
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.B
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.B
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.IN2
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.IN1
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_6.CLK
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_6.G-CLK
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.B
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.IN2
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_5.G-CLK
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.B
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.IN2
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_3.G-CLK
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.B
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.IN2
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_7.G-CLK
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.B
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.IN2
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_1.G-CLK
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.B
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.IN2
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_4.G-CLK
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.B
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.IN2
= F_IN 7b_divider_magic_1.7b_counter_0.MDFF_0.G-CLK
= F_IN 7b_divider_magic_1.7b_counter_0.G-CLK
= F_IN 7b_divider_magic_1.DFF_magic_0.inverter_magic_5.VIN
= F_IN 7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN
= F_IN 7b_divider_magic_1.DFF_magic_0.tg_magic_0.CLK
= F_IN 7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN
= F_IN 7b_divider_magic_1.DFF_magic_0.tg_magic_1.CLK
= F_IN 7b_divider_magic_1.DFF_magic_0.CLK
= F_IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VIN
= F_IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN
= F_IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.CLK
= F_IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN
= F_IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.CLK
= F_IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.CLK
= F_IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VIN
= F_IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VIN
= F_IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.CLK
= F_IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VIN
= F_IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.CLK
= F_IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.CLK
= F_IN 7b_divider_magic_1.CLK
= F_IN A_MUX_1.Tr_Gate_0.IN
= F_IN A_MUX_1.IN2
= F_IN A_MUX_5.Tr_Gate_0.IN
= F_IN A_MUX_5.IN2
C D27G0 17.3
R D27G 1117
= D27G 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.B
= D27G 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.IN2
= D27G 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.B
= D27G 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.IN2
= D27G 7b_divider_magic_1.7b_counter_0.MDFF_3.DATA
= D27G 7b_divider_magic_1.7b_counter_0.D2_7
= D27G 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN
= D27G 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.B
= D27G 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN
= D27G 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.B
= D27G 7b_divider_magic_1.D2_7
C Q270 17.2
R Q27 1068
= Q27 7b_divider_magic_1.7b_counter_0.NOR_gate_0.B
= Q27 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VOUT
= Q27 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.VOUT
= Q27 7b_divider_magic_1.7b_counter_0.MDFF_3.Q
= Q27 7b_divider_magic_1.7b_counter_0.Q7
= Q27 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN
= Q27 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.A
= Q27 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN
= Q27 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.A
= Q27 7b_divider_magic_1.Q7
C Q230 13.8
R Q23 1263
= Q23 7b_divider_magic_1.7b_counter_0.3_inp_NOR_0.C
= Q23 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.B
= Q23 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.IN1
= Q23 7b_divider_magic_1.7b_counter_0.MDFF_7.CLK
= Q23 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VOUT
= Q23 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.VOUT
= Q23 7b_divider_magic_1.7b_counter_0.MDFF_1.Q
= Q23 7b_divider_magic_1.7b_counter_0.Q3
= Q23 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN
= Q23 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.A
= Q23 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN
= Q23 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.A
= Q23 7b_divider_magic_1.Q3
C VDD_TEST0 498.1
R VDD_TEST 79371
= VDD_TEST Tappered_Buffer_4.VDD
= VDD_TEST Tappered_Buffer_0.VDD
= VDD_TEST Tappered_Buffer_1.VDD
= VDD_TEST Tappered_Buffer_2.VDD
= VDD_TEST Tappered_Buffer_5.VDD
= VDD_TEST Tappered_Buffer_6.VDD
= VDD_TEST INV_2_0.VDD
= VDD_TEST INV_2_1.VDD
= VDD_TEST Current_Mirror_Top_0.VDD
= VDD_TEST Tappered_Buffer_7.VDD
= VDD_TEST Tappered_Buffer_8.VDD
C VDD0 2915.2
R VDD 1865295
= VDD 7b_divider_magic_0.7b_counter_0.NAND_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_2.VDD
= VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_3.VDD
= VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_4.VDD
= VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_5.VDD
= VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_6.VDD
= VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.VDD
= VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.VDD
= VDD 7b_divider_magic_0.7b_counter_0.DFF_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.buffer_magic_2.VDD
= VDD 7b_divider_magic_0.7b_counter_0.buffer_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.buffer_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.NOR_gate_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.NOR_gate_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.3_inp_NOR_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_6.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_5.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_3.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_7.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_4.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.MDFF_0.VDD
= VDD 7b_divider_magic_0.7b_counter_0.VDD
= VDD 7b_divider_magic_0.DFF_magic_0.inverter_magic_2.VDD
= VDD 7b_divider_magic_0.DFF_magic_0.inverter_magic_3.VDD
= VDD 7b_divider_magic_0.DFF_magic_0.inverter_magic_4.VDD
= VDD 7b_divider_magic_0.DFF_magic_0.inverter_magic_5.VDD
= VDD 7b_divider_magic_0.DFF_magic_0.inverter_magic_6.VDD
= VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_0.VDD
= VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_1.VDD
= VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_2.VDD
= VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.DFF_magic_0.tg_magic_3.VDD
= VDD 7b_divider_magic_0.DFF_magic_0.VDD
= VDD 7b_divider_magic_0.divide_by_2_0.inverter_magic_2.VDD
= VDD 7b_divider_magic_0.divide_by_2_0.inverter_magic_3.VDD
= VDD 7b_divider_magic_0.divide_by_2_0.inverter_magic_4.VDD
= VDD 7b_divider_magic_0.divide_by_2_0.inverter_magic_5.VDD
= VDD 7b_divider_magic_0.divide_by_2_0.inverter_magic_6.VDD
= VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_0.VDD
= VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_1.VDD
= VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_2.VDD
= VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.divide_by_2_0.tg_magic_3.VDD
= VDD 7b_divider_magic_0.divide_by_2_0.VDD
= VDD 7b_divider_magic_0.divide_by_2_1.inverter_magic_2.VDD
= VDD 7b_divider_magic_0.divide_by_2_1.inverter_magic_3.VDD
= VDD 7b_divider_magic_0.divide_by_2_1.inverter_magic_4.VDD
= VDD 7b_divider_magic_0.divide_by_2_1.inverter_magic_5.VDD
= VDD 7b_divider_magic_0.divide_by_2_1.inverter_magic_6.VDD
= VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_0.VDD
= VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_1.VDD
= VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_2.VDD
= VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.divide_by_2_1.tg_magic_3.VDD
= VDD 7b_divider_magic_0.divide_by_2_1.VDD
= VDD 7b_divider_magic_0.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_0.mux_magic_0.VDD
= VDD 7b_divider_magic_0.OR_magic_1.VDD
= VDD 7b_divider_magic_0.OR_magic_2.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_1.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.VDD
= VDD 7b_divider_magic_0.p2_gen_magic_0.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_1.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.VDD
= VDD 7b_divider_magic_0.p3_gen_magic_0.VDD
= VDD 7b_divider_magic_0.VDD
= VDD A_MUX_0.INV_2_0.VDD
= VDD A_MUX_0.Tr_Gate_0.VDD
= VDD A_MUX_0.Tr_Gate_1.VDD
= VDD A_MUX_0.VDD
= VDD RES_74k_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.NAND_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_2.VDD
= VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_3.VDD
= VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_4.VDD
= VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_5.VDD
= VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_6.VDD
= VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.VDD
= VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.VDD
= VDD 7b_divider_magic_1.7b_counter_0.DFF_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.buffer_magic_2.VDD
= VDD 7b_divider_magic_1.7b_counter_0.buffer_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.buffer_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.NOR_gate_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.NOR_gate_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.3_inp_NOR_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_6.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_5.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_3.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_7.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_4.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.MDFF_0.VDD
= VDD 7b_divider_magic_1.7b_counter_0.VDD
= VDD 7b_divider_magic_1.DFF_magic_0.inverter_magic_2.VDD
= VDD 7b_divider_magic_1.DFF_magic_0.inverter_magic_3.VDD
= VDD 7b_divider_magic_1.DFF_magic_0.inverter_magic_4.VDD
= VDD 7b_divider_magic_1.DFF_magic_0.inverter_magic_5.VDD
= VDD 7b_divider_magic_1.DFF_magic_0.inverter_magic_6.VDD
= VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_0.VDD
= VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_1.VDD
= VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_2.VDD
= VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.DFF_magic_0.tg_magic_3.VDD
= VDD 7b_divider_magic_1.DFF_magic_0.VDD
= VDD 7b_divider_magic_1.divide_by_2_0.inverter_magic_2.VDD
= VDD 7b_divider_magic_1.divide_by_2_0.inverter_magic_3.VDD
= VDD 7b_divider_magic_1.divide_by_2_0.inverter_magic_4.VDD
= VDD 7b_divider_magic_1.divide_by_2_0.inverter_magic_5.VDD
= VDD 7b_divider_magic_1.divide_by_2_0.inverter_magic_6.VDD
= VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_0.VDD
= VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_1.VDD
= VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_2.VDD
= VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.divide_by_2_0.tg_magic_3.VDD
= VDD 7b_divider_magic_1.divide_by_2_0.VDD
= VDD 7b_divider_magic_1.divide_by_2_1.inverter_magic_2.VDD
= VDD 7b_divider_magic_1.divide_by_2_1.inverter_magic_3.VDD
= VDD 7b_divider_magic_1.divide_by_2_1.inverter_magic_4.VDD
= VDD 7b_divider_magic_1.divide_by_2_1.inverter_magic_5.VDD
= VDD 7b_divider_magic_1.divide_by_2_1.inverter_magic_6.VDD
= VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_0.VDD
= VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_1.VDD
= VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_2.VDD
= VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.divide_by_2_1.tg_magic_3.VDD
= VDD 7b_divider_magic_1.divide_by_2_1.VDD
= VDD 7b_divider_magic_1.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_1.mux_magic_0.VDD
= VDD 7b_divider_magic_1.OR_magic_1.VDD
= VDD 7b_divider_magic_1.OR_magic_2.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_1.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.VDD
= VDD 7b_divider_magic_1.p2_gen_magic_0.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_1.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.VDD
= VDD 7b_divider_magic_1.p3_gen_magic_0.VDD
= VDD 7b_divider_magic_1.VDD
= VDD A_MUX_6.INV_2_0.VDD
= VDD A_MUX_6.Tr_Gate_0.VDD
= VDD A_MUX_6.Tr_Gate_1.VDD
= VDD A_MUX_6.VDD
= VDD CP_1_0.VDD
= VDD A_MUX_1.INV_2_0.VDD
= VDD A_MUX_1.Tr_Gate_0.VDD
= VDD A_MUX_1.Tr_Gate_1.VDD
= VDD A_MUX_1.VDD
= VDD A_MUX_2.INV_2_0.VDD
= VDD A_MUX_2.Tr_Gate_0.VDD
= VDD A_MUX_2.Tr_Gate_1.VDD
= VDD A_MUX_2.VDD
= VDD A_MUX_3.INV_2_0.VDD
= VDD A_MUX_3.Tr_Gate_0.VDD
= VDD A_MUX_3.Tr_Gate_1.VDD
= VDD A_MUX_3.VDD
= VDD A_MUX_4.INV_2_0.VDD
= VDD A_MUX_4.Tr_Gate_0.VDD
= VDD A_MUX_4.Tr_Gate_1.VDD
= VDD A_MUX_4.VDD
= VDD PFD_T2_0.Buffer_V_2_0.VDD
= VDD PFD_T2_0.Buffer_V_2_1.VDD
= VDD PFD_T2_0.INV_mag_0.VDD
= VDD PFD_T2_0.INV_mag_1.VDD
= VDD PFD_T2_0.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_2.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_1.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_2.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_0.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_4.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_3.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_3.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.VDD
= VDD VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VDD
= VDD VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VDD
= VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.VDD
= VDD VCO_DFF_C_0.VCO_C_0.INV_2_1.VDD
= VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.VDD
= VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.VDD
= VDD VCO_DFF_C_0.VCO_C_0.INV_2_4.VDD
= VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.VDD
= VDD VCO_DFF_C_0.VCO_C_0.VDD
= VDD VCO_DFF_C_0.VDD
= VDD A_MUX_5.INV_2_0.VDD
= VDD A_MUX_5.Tr_Gate_0.VDD
= VDD A_MUX_5.Tr_Gate_1.VDD
= VDD A_MUX_5.VDD
= VDD 7b_divider_magic_2.7b_counter_0.NAND_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_2.VDD
= VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_3.VDD
= VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_4.VDD
= VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_5.VDD
= VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_6.VDD
= VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.VDD
= VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.VDD
= VDD 7b_divider_magic_2.7b_counter_0.DFF_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.buffer_magic_2.VDD
= VDD 7b_divider_magic_2.7b_counter_0.buffer_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.buffer_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.NOR_gate_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.NOR_gate_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.3_inp_NOR_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_6.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_5.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_3.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_7.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_4.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.MDFF_0.VDD
= VDD 7b_divider_magic_2.7b_counter_0.VDD
= VDD 7b_divider_magic_2.DFF_magic_0.inverter_magic_2.VDD
= VDD 7b_divider_magic_2.DFF_magic_0.inverter_magic_3.VDD
= VDD 7b_divider_magic_2.DFF_magic_0.inverter_magic_4.VDD
= VDD 7b_divider_magic_2.DFF_magic_0.inverter_magic_5.VDD
= VDD 7b_divider_magic_2.DFF_magic_0.inverter_magic_6.VDD
= VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_0.VDD
= VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_1.VDD
= VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_2.VDD
= VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.DFF_magic_0.tg_magic_3.VDD
= VDD 7b_divider_magic_2.DFF_magic_0.VDD
= VDD 7b_divider_magic_2.divide_by_2_0.inverter_magic_2.VDD
= VDD 7b_divider_magic_2.divide_by_2_0.inverter_magic_3.VDD
= VDD 7b_divider_magic_2.divide_by_2_0.inverter_magic_4.VDD
= VDD 7b_divider_magic_2.divide_by_2_0.inverter_magic_5.VDD
= VDD 7b_divider_magic_2.divide_by_2_0.inverter_magic_6.VDD
= VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_0.VDD
= VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_1.VDD
= VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_2.VDD
= VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.divide_by_2_0.tg_magic_3.VDD
= VDD 7b_divider_magic_2.divide_by_2_0.VDD
= VDD 7b_divider_magic_2.divide_by_2_1.inverter_magic_2.VDD
= VDD 7b_divider_magic_2.divide_by_2_1.inverter_magic_3.VDD
= VDD 7b_divider_magic_2.divide_by_2_1.inverter_magic_4.VDD
= VDD 7b_divider_magic_2.divide_by_2_1.inverter_magic_5.VDD
= VDD 7b_divider_magic_2.divide_by_2_1.inverter_magic_6.VDD
= VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_0.VDD
= VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_1.VDD
= VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_2.VDD
= VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.divide_by_2_1.tg_magic_3.VDD
= VDD 7b_divider_magic_2.divide_by_2_1.VDD
= VDD 7b_divider_magic_2.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.mux_magic_0.OR_magic_0.VDD
= VDD 7b_divider_magic_2.mux_magic_0.VDD
= VDD 7b_divider_magic_2.OR_magic_1.VDD
= VDD 7b_divider_magic_2.OR_magic_2.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_1.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.VDD
= VDD 7b_divider_magic_2.p2_gen_magic_0.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.AND2_magic_0.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_1.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.VDD
= VDD 7b_divider_magic_2.p3_gen_magic_0.VDD
= VDD 7b_divider_magic_2.VDD
R VSS 150118
= VSS cap_240p_0.M
= VSS Tappered_Buffer_4.VSS
= VSS 7b_divider_magic_0.7b_counter_0.NAND_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_2.VSS
= VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_3.VSS
= VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_4.VSS
= VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_5.VSS
= VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_6.VSS
= VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.VSS
= VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.VSS
= VSS 7b_divider_magic_0.7b_counter_0.DFF_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.buffer_magic_2.VSS
= VSS 7b_divider_magic_0.7b_counter_0.buffer_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.buffer_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.NOR_gate_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.NOR_gate_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.3_inp_NOR_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_6.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_5.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_3.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_7.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_4.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.MDFF_0.VSS
= VSS 7b_divider_magic_0.7b_counter_0.VSS
= VSS 7b_divider_magic_0.DFF_magic_0.inverter_magic_2.VSS
= VSS 7b_divider_magic_0.DFF_magic_0.inverter_magic_3.VSS
= VSS 7b_divider_magic_0.DFF_magic_0.inverter_magic_4.VSS
= VSS 7b_divider_magic_0.DFF_magic_0.inverter_magic_5.VSS
= VSS 7b_divider_magic_0.DFF_magic_0.inverter_magic_6.VSS
= VSS 7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.DFF_magic_0.tg_magic_0.VSS
= VSS 7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.DFF_magic_0.tg_magic_1.VSS
= VSS 7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.DFF_magic_0.tg_magic_2.VSS
= VSS 7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.DFF_magic_0.tg_magic_3.VSS
= VSS 7b_divider_magic_0.DFF_magic_0.VSS
= VSS 7b_divider_magic_0.divide_by_2_0.inverter_magic_2.VSS
= VSS 7b_divider_magic_0.divide_by_2_0.inverter_magic_3.VSS
= VSS 7b_divider_magic_0.divide_by_2_0.inverter_magic_4.VSS
= VSS 7b_divider_magic_0.divide_by_2_0.inverter_magic_5.VSS
= VSS 7b_divider_magic_0.divide_by_2_0.inverter_magic_6.VSS
= VSS 7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.divide_by_2_0.tg_magic_0.VSS
= VSS 7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.divide_by_2_0.tg_magic_1.VSS
= VSS 7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.divide_by_2_0.tg_magic_2.VSS
= VSS 7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.divide_by_2_0.tg_magic_3.VSS
= VSS 7b_divider_magic_0.divide_by_2_0.VSS
= VSS 7b_divider_magic_0.divide_by_2_1.inverter_magic_2.VSS
= VSS 7b_divider_magic_0.divide_by_2_1.inverter_magic_3.VSS
= VSS 7b_divider_magic_0.divide_by_2_1.inverter_magic_4.VSS
= VSS 7b_divider_magic_0.divide_by_2_1.inverter_magic_5.VSS
= VSS 7b_divider_magic_0.divide_by_2_1.inverter_magic_6.VSS
= VSS 7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.divide_by_2_1.tg_magic_0.VSS
= VSS 7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.divide_by_2_1.tg_magic_1.VSS
= VSS 7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.divide_by_2_1.tg_magic_2.VSS
= VSS 7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.divide_by_2_1.tg_magic_3.VSS
= VSS 7b_divider_magic_0.divide_by_2_1.VSS
= VSS 7b_divider_magic_0.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_0.mux_magic_0.VSS
= VSS 7b_divider_magic_0.OR_magic_1.VSS
= VSS 7b_divider_magic_0.OR_magic_2.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_1.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.VSS
= VSS 7b_divider_magic_0.p2_gen_magic_0.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_1.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.VSS
= VSS 7b_divider_magic_0.p3_gen_magic_0.VSS
= VSS 7b_divider_magic_0.VSS
= VSS A_MUX_0.INV_2_0.VSS
= VSS A_MUX_0.Tr_Gate_0.VSS
= VSS A_MUX_0.Tr_Gate_1.VSS
= VSS A_MUX_0.VSS
= VSS cap_11p_0.M
= VSS Tappered_Buffer_0.VSS
= VSS Tappered_Buffer_1.VSS
= VSS Tappered_Buffer_2.VSS
= VSS Tappered_Buffer_5.VSS
= VSS 7b_divider_magic_1.7b_counter_0.NAND_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_2.VSS
= VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_3.VSS
= VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_4.VSS
= VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_5.VSS
= VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_6.VSS
= VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.VSS
= VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.VSS
= VSS 7b_divider_magic_1.7b_counter_0.DFF_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.buffer_magic_2.VSS
= VSS 7b_divider_magic_1.7b_counter_0.buffer_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.buffer_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.NOR_gate_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.NOR_gate_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.3_inp_NOR_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_6.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_5.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_3.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_7.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_4.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.MDFF_0.VSS
= VSS 7b_divider_magic_1.7b_counter_0.VSS
= VSS 7b_divider_magic_1.DFF_magic_0.inverter_magic_2.VSS
= VSS 7b_divider_magic_1.DFF_magic_0.inverter_magic_3.VSS
= VSS 7b_divider_magic_1.DFF_magic_0.inverter_magic_4.VSS
= VSS 7b_divider_magic_1.DFF_magic_0.inverter_magic_5.VSS
= VSS 7b_divider_magic_1.DFF_magic_0.inverter_magic_6.VSS
= VSS 7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.DFF_magic_0.tg_magic_0.VSS
= VSS 7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.DFF_magic_0.tg_magic_1.VSS
= VSS 7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.DFF_magic_0.tg_magic_2.VSS
= VSS 7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.DFF_magic_0.tg_magic_3.VSS
= VSS 7b_divider_magic_1.DFF_magic_0.VSS
= VSS 7b_divider_magic_1.divide_by_2_0.inverter_magic_2.VSS
= VSS 7b_divider_magic_1.divide_by_2_0.inverter_magic_3.VSS
= VSS 7b_divider_magic_1.divide_by_2_0.inverter_magic_4.VSS
= VSS 7b_divider_magic_1.divide_by_2_0.inverter_magic_5.VSS
= VSS 7b_divider_magic_1.divide_by_2_0.inverter_magic_6.VSS
= VSS 7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.divide_by_2_0.tg_magic_0.VSS
= VSS 7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.divide_by_2_0.tg_magic_1.VSS
= VSS 7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.divide_by_2_0.tg_magic_2.VSS
= VSS 7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.divide_by_2_0.tg_magic_3.VSS
= VSS 7b_divider_magic_1.divide_by_2_0.VSS
= VSS 7b_divider_magic_1.divide_by_2_1.inverter_magic_2.VSS
= VSS 7b_divider_magic_1.divide_by_2_1.inverter_magic_3.VSS
= VSS 7b_divider_magic_1.divide_by_2_1.inverter_magic_4.VSS
= VSS 7b_divider_magic_1.divide_by_2_1.inverter_magic_5.VSS
= VSS 7b_divider_magic_1.divide_by_2_1.inverter_magic_6.VSS
= VSS 7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.divide_by_2_1.tg_magic_0.VSS
= VSS 7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.divide_by_2_1.tg_magic_1.VSS
= VSS 7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.divide_by_2_1.tg_magic_2.VSS
= VSS 7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.divide_by_2_1.tg_magic_3.VSS
= VSS 7b_divider_magic_1.divide_by_2_1.VSS
= VSS 7b_divider_magic_1.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_1.mux_magic_0.VSS
= VSS 7b_divider_magic_1.OR_magic_1.VSS
= VSS 7b_divider_magic_1.OR_magic_2.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_1.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.VSS
= VSS 7b_divider_magic_1.p2_gen_magic_0.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_1.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.VSS
= VSS 7b_divider_magic_1.p3_gen_magic_0.VSS
= VSS 7b_divider_magic_1.VSS
= VSS Tappered_Buffer_6.VSS
= VSS A_MUX_6.INV_2_0.VSS
= VSS A_MUX_6.Tr_Gate_0.VSS
= VSS A_MUX_6.Tr_Gate_1.VSS
= VSS A_MUX_6.VSS
= VSS CP_1_0.VSS
= VSS A_MUX_1.INV_2_0.VSS
= VSS A_MUX_1.Tr_Gate_0.VSS
= VSS A_MUX_1.Tr_Gate_1.VSS
= VSS A_MUX_1.VSS
= VSS A_MUX_2.INV_2_0.VSS
= VSS A_MUX_2.Tr_Gate_0.VSS
= VSS A_MUX_2.Tr_Gate_1.VSS
= VSS A_MUX_2.VSS
= VSS A_MUX_3.INV_2_0.VSS
= VSS A_MUX_3.Tr_Gate_0.VSS
= VSS A_MUX_3.Tr_Gate_1.VSS
= VSS A_MUX_3.VSS
= VSS A_MUX_4.INV_2_0.VSS
= VSS A_MUX_4.Tr_Gate_0.VSS
= VSS A_MUX_4.Tr_Gate_1.VSS
= VSS A_MUX_4.VSS
= VSS PFD_T2_0.Buffer_V_2_0.VSS
= VSS PFD_T2_0.Buffer_V_2_1.VSS
= VSS PFD_T2_0.INV_mag_0.VSS
= VSS PFD_T2_0.INV_mag_1.VSS
= VSS PFD_T2_0.VSS
= VSS INV_2_0.VSS
= VSS INV_2_1.VSS
= VSS Current_Mirror_Top_0.VSS
= VSS Tappered_Buffer_7.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.INV_2_2.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_1.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_2.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.INV_2_0.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.INV_2_4.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.INV_2_3.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_3.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.VSS
= VSS VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.VSS
= VSS VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VSS
= VSS VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.VSS
= VSS VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VSS
= VSS VCO_DFF_C_0.VCO_C_0.INV_2_0.VSS
= VSS VCO_DFF_C_0.VCO_C_0.INV_2_1.VSS
= VSS VCO_DFF_C_0.VCO_C_0.INV_2_2.VSS
= VSS VCO_DFF_C_0.VCO_C_0.INV_2_3.VSS
= VSS VCO_DFF_C_0.VCO_C_0.INV_2_4.VSS
= VSS VCO_DFF_C_0.VCO_C_0.INV_2_5.VSS
= VSS VCO_DFF_C_0.VCO_C_0.VSS
= VSS VCO_DFF_C_0.VSS
= VSS Tappered_Buffer_8.VSS
= VSS A_MUX_5.INV_2_0.VSS
= VSS A_MUX_5.Tr_Gate_0.VSS
= VSS A_MUX_5.Tr_Gate_1.VSS
= VSS A_MUX_5.VSS
= VSS 7b_divider_magic_2.7b_counter_0.NAND_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_2.VSS
= VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_3.VSS
= VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_4.VSS
= VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_5.VSS
= VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_6.VSS
= VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.VSS
= VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.VSS
= VSS 7b_divider_magic_2.7b_counter_0.DFF_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.buffer_magic_2.VSS
= VSS 7b_divider_magic_2.7b_counter_0.buffer_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.buffer_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.NOR_gate_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.NOR_gate_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.3_inp_NOR_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_6.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_5.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_3.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_7.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_4.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.MDFF_0.VSS
= VSS 7b_divider_magic_2.7b_counter_0.VSS
= VSS 7b_divider_magic_2.DFF_magic_0.inverter_magic_2.VSS
= VSS 7b_divider_magic_2.DFF_magic_0.inverter_magic_3.VSS
= VSS 7b_divider_magic_2.DFF_magic_0.inverter_magic_4.VSS
= VSS 7b_divider_magic_2.DFF_magic_0.inverter_magic_5.VSS
= VSS 7b_divider_magic_2.DFF_magic_0.inverter_magic_6.VSS
= VSS 7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.DFF_magic_0.tg_magic_0.VSS
= VSS 7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.DFF_magic_0.tg_magic_1.VSS
= VSS 7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.DFF_magic_0.tg_magic_2.VSS
= VSS 7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.DFF_magic_0.tg_magic_3.VSS
= VSS 7b_divider_magic_2.DFF_magic_0.VSS
= VSS 7b_divider_magic_2.divide_by_2_0.inverter_magic_2.VSS
= VSS 7b_divider_magic_2.divide_by_2_0.inverter_magic_3.VSS
= VSS 7b_divider_magic_2.divide_by_2_0.inverter_magic_4.VSS
= VSS 7b_divider_magic_2.divide_by_2_0.inverter_magic_5.VSS
= VSS 7b_divider_magic_2.divide_by_2_0.inverter_magic_6.VSS
= VSS 7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.divide_by_2_0.tg_magic_0.VSS
= VSS 7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.divide_by_2_0.tg_magic_1.VSS
= VSS 7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.divide_by_2_0.tg_magic_2.VSS
= VSS 7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.divide_by_2_0.tg_magic_3.VSS
= VSS 7b_divider_magic_2.divide_by_2_0.VSS
= VSS 7b_divider_magic_2.divide_by_2_1.inverter_magic_2.VSS
= VSS 7b_divider_magic_2.divide_by_2_1.inverter_magic_3.VSS
= VSS 7b_divider_magic_2.divide_by_2_1.inverter_magic_4.VSS
= VSS 7b_divider_magic_2.divide_by_2_1.inverter_magic_5.VSS
= VSS 7b_divider_magic_2.divide_by_2_1.inverter_magic_6.VSS
= VSS 7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.divide_by_2_1.tg_magic_0.VSS
= VSS 7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.divide_by_2_1.tg_magic_1.VSS
= VSS 7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.divide_by_2_1.tg_magic_2.VSS
= VSS 7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.divide_by_2_1.tg_magic_3.VSS
= VSS 7b_divider_magic_2.divide_by_2_1.VSS
= VSS 7b_divider_magic_2.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.mux_magic_0.OR_magic_0.VSS
= VSS 7b_divider_magic_2.mux_magic_0.VSS
= VSS 7b_divider_magic_2.OR_magic_1.VSS
= VSS 7b_divider_magic_2.OR_magic_2.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_1.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.VSS
= VSS 7b_divider_magic_2.p2_gen_magic_0.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.AND2_magic_0.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_1.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.VSS
= VSS 7b_divider_magic_2.p3_gen_magic_0.VSS
= VSS 7b_divider_magic_2.VSS
C m1_53133_19897#0 3.7
R a_69555_n25455# 90
R a_65904_n25455# 90
R a_62417_n25455# 90
R a_58922_n25455# 90
R a_73767_n25018# 46
R a_72137_n25018# 46
R a_73567_n25018# 227
R a_71937_n25018# 227
R a_69555_n24971# 90
R a_65904_n24971# 90
R a_62417_n24971# 90
R a_69971_n24524# 14
R 7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A 299
= 7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.OUT
R a_58922_n24971# 90
C a_69555_n24524#0 2.6
R a_69555_n24524# 54
R a_66320_n24524# 14
C 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT0 3.6
R 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT 230
= 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT 7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.B
R a_65904_n24524# 54
R a_62833_n24524# 14
C 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT0 4.1
R 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT 314
= 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT 7b_divider_magic_0.p3_gen_magic_0.AND2_magic_0.A
R a_62417_n24524# 54
R a_59338_n24524# 14
C 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT0 4.9
R 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT 242
= 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT 7b_divider_magic_0.p3_gen_magic_0.AND2_magic_0.B
R a_58922_n24524# 54
R 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT 185
R 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT 218
R 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT 185
R 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT 218
R 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT 185
R 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT 218
C 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B0 8.2
R 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B 464
= 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B 7b_divider_magic_0.p3_gen_magic_0.inverter_magic_0.VOUT
= 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN
R 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT 185
R 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT 218
R 7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT 175
R 7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN 204
= 7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN 7b_divider_magic_0.divide_by_2_0.inverter_magic_3.VOUT
R 7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT 175
R 7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN 204
= 7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN 7b_divider_magic_0.divide_by_2_0.inverter_magic_4.VOUT
R 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 175
R 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN 204
= 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VOUT
R 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 175
R 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN 204
= 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VOUT
R a_71150_n23489# 110
R a_70934_n23489# 77
R a_69089_n23489# 110
R a_68873_n23489# 77
R a_66440_n23347# 14
R a_66024_n23347# 54
R 7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT 175
C 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN0 3.1
R 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN 450
= 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_0.divide_by_2_0.inverter_magic_4.VIN
= 7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_0.divide_by_2_0.inverter_magic_6.VOUT
C 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN0 4.3
R 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN 626
= 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_0.inverter_magic_2.VIN
= 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_1.OUT
= 7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_0.tg_magic_2.OUT
R a_80733_n23674# 225
R a_62851_n23347# 14
R a_62435_n23347# 54
R a_66024_n22900# 90
R a_59356_n23347# 14
R a_58940_n23347# 54
R a_62435_n22900# 90
R a_58940_n22900# 90
R a_80733_n22266# 157
C 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT0 2.7
R 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT 485
= 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_0.inverter_magic_6.VIN
= 7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_0.tg_magic_0.OUT
R 7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT 175
C 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK0 7.0
R 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK 834
= 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_0.inverter_magic_5.VOUT
= 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VIN
= 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_0.tg_magic_2.CLK
= 7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VIN
C 7b_divider_magic_0.OR_magic_2.VOUT0 8.9
R 7b_divider_magic_0.OR_magic_2.VOUT 1105
= 7b_divider_magic_0.OR_magic_2.VOUT 7b_divider_magic_0.divide_by_2_0.inverter_magic_5.VIN
= 7b_divider_magic_0.OR_magic_2.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VIN
= 7b_divider_magic_0.OR_magic_2.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_0.CLK
= 7b_divider_magic_0.OR_magic_2.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VIN
= 7b_divider_magic_0.OR_magic_2.VOUT 7b_divider_magic_0.divide_by_2_0.tg_magic_1.CLK
= 7b_divider_magic_0.OR_magic_2.VOUT 7b_divider_magic_0.divide_by_2_0.CLK
C 7b_divider_magic_0.p3_gen_magic_0.P30 2.8
R 7b_divider_magic_0.p3_gen_magic_0.P3 512
= 7b_divider_magic_0.p3_gen_magic_0.P3 7b_divider_magic_0.OR_magic_2.B
= 7b_divider_magic_0.p3_gen_magic_0.P3 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VOUT
= 7b_divider_magic_0.p3_gen_magic_0.P3 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VIN
= 7b_divider_magic_0.p3_gen_magic_0.P3 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.Q
C 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT0 3.0
R 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 484
= 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VIN
= 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.OUT
R 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 175
C 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN0 3.4
R 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 450
= 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VIN
= 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VOUT
C 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK0 6.6
R 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 834
= 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VOUT
= 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VIN
= 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.CLK
= 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VIN
C 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT0 2.5
R 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 485
= 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VIN
= 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.OUT
R 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 175
R 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 307
= 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.IN
= 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.D
R a_70734_n23489# 289
C 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C0 6.1
R 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C 203
= 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C 7b_divider_magic_0.p3_gen_magic_0.AND2_magic_0.OUT
C 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B0 3.3
R 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B 196
= 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B 7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.OUT
C 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A0 2.2
R 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A 396
= 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_1.VOUT
R a_66024_n22416# 90
R 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT 218
R 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT 185
R a_62435_n22416# 90
R 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT 218
R 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT 185
R a_58940_n22416# 90
R 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT 218
R 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT 185
R a_68673_n23489# 289
C 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT0 3.1
R 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT 240
= 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_1.C
C 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT0 2.5
R 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT 235
= 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_1.B
C 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT0 2.9
R 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT 283
= 7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT 7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_1.A
R a_69555_n20957# 90
R a_65904_n20957# 90
R a_62417_n20957# 90
R a_58922_n20957# 90
R a_73767_n20520# 46
R a_72137_n20520# 46
R a_73567_n20520# 227
R a_71937_n20520# 227
R a_69555_n20473# 90
R a_65904_n20473# 90
R a_62417_n20473# 90
R a_69971_n20026# 14
R 7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A 299
= 7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.OUT
R a_58922_n20473# 90
C a_69555_n20026#0 2.6
R a_69555_n20026# 54
R a_66320_n20026# 14
C 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT0 3.6
R 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT 230
= 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT 7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.B
R a_65904_n20026# 54
R a_62833_n20026# 14
C 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT0 2.6
R 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT 314
= 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT 7b_divider_magic_0.p2_gen_magic_0.AND2_magic_0.A
R a_62417_n20026# 54
R a_59338_n20026# 14
C 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT0 4.8
R 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT 244
= 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT 7b_divider_magic_0.p2_gen_magic_0.AND2_magic_0.B
R a_58922_n20026# 54
R 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT 185
R 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT 218
R 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT 185
R 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT 218
R 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT 185
R 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT 218
R 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT 185
R 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT 218
R a_90197_n19334# 46
R 7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 175
R 7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN 204
= 7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_0.DFF_magic_0.inverter_magic_3.VOUT
R a_89997_n19334# 227
C 7b_divider_magic_0.mux_magic_0.IN20 4.6
R 7b_divider_magic_0.mux_magic_0.IN2 482
= 7b_divider_magic_0.mux_magic_0.IN2 7b_divider_magic_0.divide_by_2_0.inverter_magic_2.VOUT
= 7b_divider_magic_0.mux_magic_0.IN2 7b_divider_magic_0.divide_by_2_0.inverter_magic_3.VIN
= 7b_divider_magic_0.mux_magic_0.IN2 7b_divider_magic_0.divide_by_2_0.Q
= 7b_divider_magic_0.mux_magic_0.IN2 7b_divider_magic_0.mux_magic_0.AND2_magic_1.B
R 7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 175
R 7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN 204
= 7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_0.DFF_magic_0.inverter_magic_4.VOUT
R 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 175
R 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN 204
= 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VOUT
R 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 175
R 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN 204
= 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VOUT
R a_71150_n18991# 110
R a_70934_n18991# 77
R a_69089_n18991# 110
R a_68873_n18991# 77
R a_66440_n18849# 14
R a_66024_n18849# 54
R a_90197_n18140# 46
R a_91537_n19173# 225
R a_91537_n17765# 157
R 7b_divider_magic_0.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_0.mux_magic_0.OR_magic_0.B 7b_divider_magic_0.mux_magic_0.AND2_magic_1.OUT
R 7b_divider_magic_0.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_0.mux_magic_0.OR_magic_0.A 7b_divider_magic_0.mux_magic_0.AND2_magic_0.OUT
R a_62851_n18849# 14
R a_62435_n18849# 54
R a_66024_n18402# 90
R a_59356_n18849# 14
R a_58940_n18849# 54
R a_62435_n18402# 90
R a_58940_n18402# 90
R a_89997_n18140# 227
R 7b_divider_magic_0.mux_magic_0.AND2_magic_0.A 395
C 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT0 2.6
R 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT 484
= 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.DFF_magic_0.inverter_magic_2.VIN
= 7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.DFF_magic_0.tg_magic_1.OUT
R 7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 175
C 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN0 3.1
R 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN 450
= 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.DFF_magic_0.inverter_magic_4.VIN
= 7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.DFF_magic_0.inverter_magic_6.VOUT
C 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT0 2.6
R 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT 485
= 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.DFF_magic_0.inverter_magic_6.VIN
= 7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.DFF_magic_0.tg_magic_0.OUT
R 7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 175
C 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK0 6.1
R 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK 834
= 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.DFF_magic_0.inverter_magic_5.VOUT
= 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN
= 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.DFF_magic_0.tg_magic_2.CLK
= 7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN
C 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT0 2.8
R 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 484
= 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VIN
= 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.OUT
R 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 175
C 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN0 3.2
R 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 450
= 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VIN
= 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VOUT
C 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT0 2.4
R 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 485
= 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VIN
= 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.OUT
R 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 175
C 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK0 6.7
R 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 834
= 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VOUT
= 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN
= 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.CLK
= 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN
R 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 307
= 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.IN
= 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.D
R a_70734_n18991# 289
C 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C0 5.3
R 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C 203
= 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C 7b_divider_magic_0.p2_gen_magic_0.AND2_magic_0.OUT
C 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B0 3.3
R 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B 196
= 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B 7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.OUT
C 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A0 2.2
R 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A 396
= 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_1.VOUT
R a_66024_n17918# 90
R 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT 218
R 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT 185
R a_62435_n17918# 90
R 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT 218
R 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT 185
R a_58940_n17918# 90
R 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT 218
R 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT 185
R a_68673_n18991# 289
C 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT0 3.1
R 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT 240
= 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_1.C
C 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT0 2.6
R 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT 235
= 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_1.B
C 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT0 2.8
R 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT 283
= 7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT 7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_1.A
R 7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT 175
R 7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN 204
= 7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN 7b_divider_magic_0.divide_by_2_1.inverter_magic_3.VOUT
R 7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT 175
R a_85159_n15817# 46
R 7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN 204
= 7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN 7b_divider_magic_0.divide_by_2_1.inverter_magic_4.VOUT
R a_84615_n16324# 227
R a_81183_n15817# 46
R 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A 395
R a_80639_n16324# 227
R a_83419_n16192# 157
R 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A 395
R a_76533_n16137# 119
R a_73446_n15817# 46
R a_73246_n15817# 227
R a_79443_n16192# 157
R a_70312_n15817# 46
R a_69768_n16324# 227
R a_85159_n14623# 46
R a_77552_n15207# 47
R a_76688_n15207# 47
R a_74786_n16192# 157
R 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A 395
R 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A 395
R a_66793_n16137# 119
R a_62766_n15817# 46
R a_62566_n15817# 227
C 7b_divider_magic_0.7b_counter_0.MDFF_1.QB0 2.1
R 7b_divider_magic_0.7b_counter_0.MDFF_1.QB 344
= 7b_divider_magic_0.7b_counter_0.MDFF_1.QB 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.B
= 7b_divider_magic_0.7b_counter_0.MDFF_1.QB 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.IN1
= 7b_divider_magic_0.7b_counter_0.MDFF_1.QB 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.QB
= 7b_divider_magic_0.7b_counter_0.MDFF_1.QB 7b_divider_magic_0.7b_counter_0.MDFF_1.D1
R 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A 192
= 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.OUT
R a_83507_n15752# 225
R 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B 214
= 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.OUT
C 7b_divider_magic_0.mux_magic_0.IN10 4.9
R 7b_divider_magic_0.mux_magic_0.IN1 491
= 7b_divider_magic_0.mux_magic_0.IN1 7b_divider_magic_0.divide_by_2_1.inverter_magic_2.VOUT
= 7b_divider_magic_0.mux_magic_0.IN1 7b_divider_magic_0.divide_by_2_1.inverter_magic_3.VIN
= 7b_divider_magic_0.mux_magic_0.IN1 7b_divider_magic_0.divide_by_2_1.Q
= 7b_divider_magic_0.mux_magic_0.IN1 7b_divider_magic_0.mux_magic_0.AND2_magic_0.B
R a_84615_n15130# 227
R a_81183_n14623# 46
R a_76533_n15653# 261
R a_76272_n15207# 186
R a_68572_n16192# 157
R a_58790_n15817# 46
R a_58590_n15817# 227
R 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D 328
= 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VOUT
= 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.VOUT
R a_67070_n15207# 47
R a_66206_n15207# 47
R a_64106_n16192# 157
R 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A 395
R a_66593_n16137# 186
R 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A 192
= 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.OUT
R a_79531_n15752# 225
R a_74786_n14784# 225
R 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.OUT
R 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B 214
= 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.OUT
R 7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT 175
C 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN0 3.1
R 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN 450
= 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_0.divide_by_2_1.inverter_magic_4.VIN
= 7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_0.divide_by_2_1.inverter_magic_6.VOUT
C 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN0 4.7
R 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN 626
= 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_1.inverter_magic_2.VIN
= 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_1.OUT
= 7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_0.divide_by_2_1.tg_magic_2.OUT
R a_80639_n15130# 227
R 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.OUT
R a_73446_n14623# 46
R a_70312_n14623# 46
R 7b_divider_magic_0.7b_counter_0.MDFF_4.QB 343
= 7b_divider_magic_0.7b_counter_0.MDFF_4.QB 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.B
= 7b_divider_magic_0.7b_counter_0.MDFF_4.QB 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.IN1
= 7b_divider_magic_0.7b_counter_0.MDFF_4.QB 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.QB
= 7b_divider_magic_0.7b_counter_0.MDFF_4.QB 7b_divider_magic_0.7b_counter_0.MDFF_4.D1
R a_66094_n15251# 261
R a_60130_n16192# 157
R 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A 395
R 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D 328
= 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VOUT
= 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.VOUT
R 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.OUT
R a_68660_n15752# 225
R a_64106_n14784# 225
R 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A 192
= 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.OUT
R 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.OUT
R a_73246_n14623# 227
R a_69768_n15130# 227
R 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B 214
= 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.OUT
R a_62766_n14623# 46
R a_60130_n14784# 225
R 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A 192
= 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.OUT
R a_62566_n14623# 227
R 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B 214
= 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.OUT
R a_58790_n14623# 46
R a_58590_n14623# 227
C 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT0 2.7
R 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT 485
= 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_1.inverter_magic_6.VIN
= 7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_0.divide_by_2_1.tg_magic_0.OUT
R 7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT 175
C 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK0 7.0
R 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK 834
= 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_1.inverter_magic_5.VOUT
= 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VIN
= 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_1.tg_magic_2.CLK
= 7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VIN
R a_85159_n13513# 46
R a_77422_n13513# 46
R a_84615_n13557# 227
R a_81917_n12929# 47
R a_81053_n12929# 47
R a_73446_n13513# 46
R a_70312_n13513# 46
C 7b_divider_magic_0.OR_magic_1.VOUT0 8.8
R 7b_divider_magic_0.OR_magic_1.VOUT 1106
= 7b_divider_magic_0.OR_magic_1.VOUT 7b_divider_magic_0.divide_by_2_1.inverter_magic_5.VIN
= 7b_divider_magic_0.OR_magic_1.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VIN
= 7b_divider_magic_0.OR_magic_1.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_0.CLK
= 7b_divider_magic_0.OR_magic_1.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VIN
= 7b_divider_magic_0.OR_magic_1.VOUT 7b_divider_magic_0.divide_by_2_1.tg_magic_1.CLK
= 7b_divider_magic_0.OR_magic_1.VOUT 7b_divider_magic_0.divide_by_2_1.CLK
R a_66336_n13513# 46
R a_77222_n13513# 227
R a_85159_n12319# 46
R a_73246_n13513# 227
R a_69768_n13557# 227
R a_87746_n13362# 225
R a_87746_n11954# 157
C 7b_divider_magic_0.OR_magic_2.A0 8.6
R 7b_divider_magic_0.OR_magic_2.A 695
= 7b_divider_magic_0.OR_magic_2.A 7b_divider_magic_0.DFF_magic_0.inverter_magic_2.VOUT
= 7b_divider_magic_0.OR_magic_2.A 7b_divider_magic_0.DFF_magic_0.inverter_magic_3.VIN
= 7b_divider_magic_0.OR_magic_2.A 7b_divider_magic_0.DFF_magic_0.Q
= 7b_divider_magic_0.OR_magic_2.A 7b_divider_magic_0.OR_magic_1.A
R a_80941_n13148# 261
R a_58790_n13513# 46
R a_65792_n13557# 227
R a_83507_n13396# 225
R a_81640_n11999# 119
R a_81440_n11999# 186
R a_77422_n12319# 46
C 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q0 2.3
R 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q 227
= 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.B
= 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.IN1
R a_83419_n11944# 157
R 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A 395
R 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.OUT
R 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.OUT
R 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D 328
= 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VOUT
= 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.VOUT
C 7b_divider_magic_0.7b_counter_0.MDFF_7.QB0 2.2
R 7b_divider_magic_0.7b_counter_0.MDFF_7.QB 345
= 7b_divider_magic_0.7b_counter_0.MDFF_7.QB 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.B
= 7b_divider_magic_0.7b_counter_0.MDFF_7.QB 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.IN1
= 7b_divider_magic_0.7b_counter_0.MDFF_7.QB 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.QB
= 7b_divider_magic_0.7b_counter_0.MDFF_7.QB 7b_divider_magic_0.7b_counter_0.MDFF_7.D1
C 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK0 3.6
R 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK 604
= 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VOUT
= 7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.VOUT
R a_78762_n13352# 225
C 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK0 3.7
R 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK 604
= 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VOUT
= 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.VOUT
R a_73446_n12319# 46
R a_62896_n12929# 47
R a_62032_n12929# 47
R a_78762_n11944# 157
R 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B 214
= 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.OUT
R 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A 192
= 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.OUT
R a_74786_n13352# 225
R a_70312_n12319# 46
R a_58590_n13513# 227
C 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK0 3.4
R 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK 604
= 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VOUT
= 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.VOUT
R a_74786_n11944# 157
R a_84615_n12363# 227
R a_77222_n12319# 227
C 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q0 2.5
R 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q 227
= 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.B
= 7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.IN1
R 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B 214
= 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.OUT
R 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A 192
= 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.OUT
R a_66336_n12319# 46
R a_61877_n12483# 261
R 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A 395
R a_73246_n12319# 227
R a_68660_n13396# 225
R a_68572_n11944# 157
R 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A 395
R 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A 395
R 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A 192
= 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.OUT
R 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B 214
= 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.OUT
R a_64684_n13396# 225
C 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q0 2.7
R 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q 227
= 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.B
= 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.IN1
R a_61616_n12929# 186
R a_61877_n11999# 119
R a_58790_n12319# 46
R a_64596_n11944# 157
R a_69768_n12363# 227
R 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A 395
C 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q0 2.5
R 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q 227
= 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.B
= 7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.IN1
R 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A 192
= 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.OUT
R 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B 214
= 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.OUT
C 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK0 3.6
R 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK 604
= 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VOUT
= 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.VOUT
R 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D 328
= 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VOUT
= 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.VOUT
R a_60130_n13352# 225
R a_60130_n11944# 157
R 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.OUT
R 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.OUT
R a_65792_n12363# 227
R a_58590_n12319# 227
C 7b_divider_magic_0.7b_counter_0.MDFF_0.QB0 2.2
R 7b_divider_magic_0.7b_counter_0.MDFF_0.QB 342
= 7b_divider_magic_0.7b_counter_0.MDFF_0.QB 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.B
= 7b_divider_magic_0.7b_counter_0.MDFF_0.QB 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.IN1
= 7b_divider_magic_0.7b_counter_0.MDFF_0.QB 7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.QB
= 7b_divider_magic_0.7b_counter_0.MDFF_0.QB 7b_divider_magic_0.7b_counter_0.MDFF_0.D1
R 7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A 395
R a_18405_n25475# 90
R a_14754_n25475# 90
R a_11267_n25475# 90
R a_7772_n25475# 90
R a_22617_n25038# 46
R a_20987_n25038# 46
R a_22417_n25038# 227
R a_20787_n25038# 227
R a_18405_n24991# 90
R a_14754_n24991# 90
R a_11267_n24991# 90
R a_18821_n24544# 14
R 7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A 299
= 7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.OUT
R a_7772_n24991# 90
C a_18405_n24544#0 2.6
R a_18405_n24544# 54
R a_15170_n24544# 14
C 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT0 3.6
R 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT 230
= 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT 7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.B
R a_14754_n24544# 54
R a_11683_n24544# 14
C 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT0 4.1
R 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT 314
= 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT 7b_divider_magic_2.p3_gen_magic_0.AND2_magic_0.A
R a_11267_n24544# 54
R a_8188_n24544# 14
C 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT0 4.9
R 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT 242
= 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT 7b_divider_magic_2.p3_gen_magic_0.AND2_magic_0.B
R a_7772_n24544# 54
R 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT 185
R 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT 218
R 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT 185
R 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT 218
R 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT 185
R 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT 218
C 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B0 8.4
R 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B 464
= 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B 7b_divider_magic_2.p3_gen_magic_0.inverter_magic_0.VOUT
= 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN
R 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT 185
R 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT 218
R 7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT 175
R 7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN 204
= 7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN 7b_divider_magic_2.divide_by_2_0.inverter_magic_3.VOUT
R 7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT 175
R 7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN 204
= 7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN 7b_divider_magic_2.divide_by_2_0.inverter_magic_4.VOUT
R 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 175
R 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN 204
= 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VOUT
R 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 175
R 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN 204
= 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VOUT
R a_20000_n23509# 110
R a_19784_n23509# 77
R a_17939_n23509# 110
R a_17723_n23509# 77
R a_15290_n23367# 14
R a_14874_n23367# 54
R 7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT 175
C 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN0 3.1
R 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN 450
= 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_2.divide_by_2_0.inverter_magic_4.VIN
= 7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_2.divide_by_2_0.inverter_magic_6.VOUT
C 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN0 4.3
R 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN 626
= 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_0.inverter_magic_2.VIN
= 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_1.OUT
= 7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_0.tg_magic_2.OUT
R a_29583_n23694# 225
R a_11701_n23367# 14
R a_11285_n23367# 54
R a_14874_n22920# 90
R a_8206_n23367# 14
R a_7790_n23367# 54
R a_11285_n22920# 90
R a_7790_n22920# 90
R a_29583_n22286# 157
C 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT0 2.7
R 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT 485
= 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_0.inverter_magic_6.VIN
= 7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_0.tg_magic_0.OUT
R 7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT 175
C 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK0 7.0
R 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK 834
= 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_0.inverter_magic_5.VOUT
= 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VIN
= 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_0.tg_magic_2.CLK
= 7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VIN
C 7b_divider_magic_2.OR_magic_2.VOUT0 8.9
R 7b_divider_magic_2.OR_magic_2.VOUT 1105
= 7b_divider_magic_2.OR_magic_2.VOUT 7b_divider_magic_2.divide_by_2_0.inverter_magic_5.VIN
= 7b_divider_magic_2.OR_magic_2.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VIN
= 7b_divider_magic_2.OR_magic_2.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_0.CLK
= 7b_divider_magic_2.OR_magic_2.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VIN
= 7b_divider_magic_2.OR_magic_2.VOUT 7b_divider_magic_2.divide_by_2_0.tg_magic_1.CLK
= 7b_divider_magic_2.OR_magic_2.VOUT 7b_divider_magic_2.divide_by_2_0.CLK
C 7b_divider_magic_2.p3_gen_magic_0.P30 2.8
R 7b_divider_magic_2.p3_gen_magic_0.P3 512
= 7b_divider_magic_2.p3_gen_magic_0.P3 7b_divider_magic_2.OR_magic_2.B
= 7b_divider_magic_2.p3_gen_magic_0.P3 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VOUT
= 7b_divider_magic_2.p3_gen_magic_0.P3 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VIN
= 7b_divider_magic_2.p3_gen_magic_0.P3 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.Q
C 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT0 3.0
R 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 484
= 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VIN
= 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.OUT
R 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 175
C 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN0 3.4
R 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 450
= 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VIN
= 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VOUT
C 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK0 6.6
R 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 834
= 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VOUT
= 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VIN
= 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.CLK
= 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VIN
C 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT0 2.5
R 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 485
= 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VIN
= 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.OUT
R 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 175
R 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 307
= 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.IN
= 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.D
R a_19584_n23509# 289
C 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C0 6.1
R 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C 203
= 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C 7b_divider_magic_2.p3_gen_magic_0.AND2_magic_0.OUT
C 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B0 3.3
R 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B 196
= 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B 7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.OUT
C 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A0 2.2
R 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A 396
= 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_1.VOUT
R a_14874_n22436# 90
R 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT 218
R 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT 185
R a_11285_n22436# 90
R 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT 218
R 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT 185
R a_7790_n22436# 90
R 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT 218
R 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT 185
R a_17523_n23509# 289
C 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT0 3.1
R 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT 240
= 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_1.C
C 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT0 2.5
R 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT 235
= 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_1.B
C 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT0 2.9
R 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT 283
= 7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT 7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_1.A
R a_18405_n20977# 90
R a_14754_n20977# 90
R a_11267_n20977# 90
R a_7772_n20977# 90
R a_22617_n20540# 46
R a_20987_n20540# 46
R a_22417_n20540# 227
R a_20787_n20540# 227
R a_18405_n20493# 90
R a_14754_n20493# 90
R a_11267_n20493# 90
R a_18821_n20046# 14
R 7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A 299
= 7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.OUT
R a_7772_n20493# 90
C a_18405_n20046#0 2.6
R a_18405_n20046# 54
R a_15170_n20046# 14
C 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT0 3.6
R 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT 230
= 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT 7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.B
R a_14754_n20046# 54
R a_11683_n20046# 14
C 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT0 2.6
R 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT 314
= 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT 7b_divider_magic_2.p2_gen_magic_0.AND2_magic_0.A
R a_11267_n20046# 54
R a_8188_n20046# 14
C 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT0 4.8
R 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT 244
= 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT 7b_divider_magic_2.p2_gen_magic_0.AND2_magic_0.B
R a_7772_n20046# 54
R 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT 185
R 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT 218
R 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT 185
R 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT 218
R 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT 185
R 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT 218
R 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT 185
R 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT 218
R a_39047_n19354# 46
R 7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 175
R 7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN 204
= 7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_2.DFF_magic_0.inverter_magic_3.VOUT
R a_38847_n19354# 227
C 7b_divider_magic_2.mux_magic_0.IN20 4.6
R 7b_divider_magic_2.mux_magic_0.IN2 482
= 7b_divider_magic_2.mux_magic_0.IN2 7b_divider_magic_2.divide_by_2_0.inverter_magic_2.VOUT
= 7b_divider_magic_2.mux_magic_0.IN2 7b_divider_magic_2.divide_by_2_0.inverter_magic_3.VIN
= 7b_divider_magic_2.mux_magic_0.IN2 7b_divider_magic_2.divide_by_2_0.Q
= 7b_divider_magic_2.mux_magic_0.IN2 7b_divider_magic_2.mux_magic_0.AND2_magic_1.B
R 7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 175
R 7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN 204
= 7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_2.DFF_magic_0.inverter_magic_4.VOUT
R 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 175
R 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN 204
= 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VOUT
R 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 175
R 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN 204
= 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VOUT
R a_20000_n19011# 110
R a_19784_n19011# 77
R a_17939_n19011# 110
R a_17723_n19011# 77
R a_15290_n18869# 14
R a_14874_n18869# 54
R a_39047_n18160# 46
R a_40387_n19193# 225
R a_40387_n17785# 157
R 7b_divider_magic_2.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_2.mux_magic_0.OR_magic_0.B 7b_divider_magic_2.mux_magic_0.AND2_magic_1.OUT
R 7b_divider_magic_2.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_2.mux_magic_0.OR_magic_0.A 7b_divider_magic_2.mux_magic_0.AND2_magic_0.OUT
R a_11701_n18869# 14
R a_11285_n18869# 54
R a_14874_n18422# 90
R a_8206_n18869# 14
R a_7790_n18869# 54
R a_11285_n18422# 90
R a_7790_n18422# 90
R a_38847_n18160# 227
R 7b_divider_magic_2.mux_magic_0.AND2_magic_0.A 395
C 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT0 2.6
R 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT 484
= 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.DFF_magic_0.inverter_magic_2.VIN
= 7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.DFF_magic_0.tg_magic_1.OUT
R 7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 175
C 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN0 3.1
R 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN 450
= 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.DFF_magic_0.inverter_magic_4.VIN
= 7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.DFF_magic_0.inverter_magic_6.VOUT
C 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT0 2.6
R 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT 485
= 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.DFF_magic_0.inverter_magic_6.VIN
= 7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.DFF_magic_0.tg_magic_0.OUT
R 7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 175
C 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK0 6.1
R 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK 834
= 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.DFF_magic_0.inverter_magic_5.VOUT
= 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN
= 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_2.CLK
= 7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN
C 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT0 2.8
R 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 484
= 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VIN
= 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.OUT
R 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 175
C 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN0 3.2
R 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 450
= 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VIN
= 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VOUT
C 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT0 2.4
R 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 485
= 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VIN
= 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.OUT
R 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 175
C 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK0 6.7
R 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 834
= 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VOUT
= 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN
= 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.CLK
= 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN
R 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 307
= 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.IN
= 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.D
R a_19584_n19011# 289
C 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C0 5.3
R 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C 203
= 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C 7b_divider_magic_2.p2_gen_magic_0.AND2_magic_0.OUT
C 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B0 3.3
R 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B 196
= 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B 7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.OUT
C 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A0 2.2
R 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A 396
= 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_1.VOUT
R a_14874_n17938# 90
R 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT 218
R 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT 185
R a_11285_n17938# 90
R 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT 218
R 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT 185
R a_7790_n17938# 90
R 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT 218
R 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT 185
R a_17523_n19011# 289
C 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT0 3.1
R 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT 240
= 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_1.C
C 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT0 2.6
R 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT 235
= 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_1.B
C 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT0 2.8
R 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT 283
= 7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT 7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_1.A
R 7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT 175
R 7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN 204
= 7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN 7b_divider_magic_2.divide_by_2_1.inverter_magic_3.VOUT
R 7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT 175
R a_34009_n15837# 46
R 7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN 204
= 7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN 7b_divider_magic_2.divide_by_2_1.inverter_magic_4.VOUT
R a_33465_n16344# 227
R a_30033_n15837# 46
R 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A 395
R a_29489_n16344# 227
R a_32269_n16212# 157
R 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A 395
R a_25383_n16157# 119
R a_22296_n15837# 46
R a_22096_n15837# 227
R a_28293_n16212# 157
R a_19162_n15837# 46
R a_18618_n16344# 227
R a_34009_n14643# 46
R a_26402_n15227# 47
R a_25538_n15227# 47
R a_23636_n16212# 157
R 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A 395
R 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A 395
R a_15643_n16157# 119
R a_11616_n15837# 46
R a_11416_n15837# 227
C 7b_divider_magic_2.7b_counter_0.MDFF_1.QB0 2.1
R 7b_divider_magic_2.7b_counter_0.MDFF_1.QB 344
= 7b_divider_magic_2.7b_counter_0.MDFF_1.QB 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.B
= 7b_divider_magic_2.7b_counter_0.MDFF_1.QB 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.IN1
= 7b_divider_magic_2.7b_counter_0.MDFF_1.QB 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.QB
= 7b_divider_magic_2.7b_counter_0.MDFF_1.QB 7b_divider_magic_2.7b_counter_0.MDFF_1.D1
R 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A 192
= 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.OUT
R a_32357_n15772# 225
R 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B 214
= 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.OUT
C 7b_divider_magic_2.mux_magic_0.IN10 4.9
R 7b_divider_magic_2.mux_magic_0.IN1 491
= 7b_divider_magic_2.mux_magic_0.IN1 7b_divider_magic_2.divide_by_2_1.inverter_magic_2.VOUT
= 7b_divider_magic_2.mux_magic_0.IN1 7b_divider_magic_2.divide_by_2_1.inverter_magic_3.VIN
= 7b_divider_magic_2.mux_magic_0.IN1 7b_divider_magic_2.divide_by_2_1.Q
= 7b_divider_magic_2.mux_magic_0.IN1 7b_divider_magic_2.mux_magic_0.AND2_magic_0.B
R a_33465_n15150# 227
R a_30033_n14643# 46
R a_25383_n15673# 261
R a_25122_n15227# 186
R a_17422_n16212# 157
R a_7640_n15837# 46
R a_7440_n15837# 227
R 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D 328
= 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VOUT
= 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.VOUT
R a_15920_n15227# 47
R a_15056_n15227# 47
R a_12956_n16212# 157
R 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A 395
R a_15443_n16157# 186
R 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A 192
= 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.OUT
R a_28381_n15772# 225
R a_23636_n14804# 225
R 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.OUT
R 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B 214
= 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.OUT
R 7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT 175
C 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN0 3.1
R 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN 450
= 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_2.divide_by_2_1.inverter_magic_4.VIN
= 7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_2.divide_by_2_1.inverter_magic_6.VOUT
C 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN0 4.7
R 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN 626
= 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_1.inverter_magic_2.VIN
= 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_1.OUT
= 7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_2.divide_by_2_1.tg_magic_2.OUT
R a_29489_n15150# 227
R 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.OUT
R a_22296_n14643# 46
R a_19162_n14643# 46
R 7b_divider_magic_2.7b_counter_0.MDFF_4.QB 343
= 7b_divider_magic_2.7b_counter_0.MDFF_4.QB 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.B
= 7b_divider_magic_2.7b_counter_0.MDFF_4.QB 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.IN1
= 7b_divider_magic_2.7b_counter_0.MDFF_4.QB 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.QB
= 7b_divider_magic_2.7b_counter_0.MDFF_4.QB 7b_divider_magic_2.7b_counter_0.MDFF_4.D1
R a_14944_n15271# 261
R a_8980_n16212# 157
R 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A 395
R 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D 328
= 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VOUT
= 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.VOUT
R 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.OUT
R a_17510_n15772# 225
R a_12956_n14804# 225
R 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A 192
= 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.OUT
R 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.OUT
R a_22096_n14643# 227
R a_18618_n15150# 227
R 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B 214
= 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.OUT
R a_11616_n14643# 46
R a_8980_n14804# 225
R 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A 192
= 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.OUT
R a_11416_n14643# 227
R 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B 214
= 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.OUT
R a_7640_n14643# 46
R a_7440_n14643# 227
C 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT0 2.7
R 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT 485
= 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_1.inverter_magic_6.VIN
= 7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_2.divide_by_2_1.tg_magic_0.OUT
R 7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT 175
C 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK0 7.0
R 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK 834
= 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_1.inverter_magic_5.VOUT
= 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VIN
= 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_1.tg_magic_2.CLK
= 7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VIN
R a_34009_n13533# 46
R a_26272_n13533# 46
R a_33465_n13577# 227
R a_30767_n12949# 47
R a_29903_n12949# 47
R a_22296_n13533# 46
R a_19162_n13533# 46
C 7b_divider_magic_2.OR_magic_1.VOUT0 8.8
R 7b_divider_magic_2.OR_magic_1.VOUT 1106
= 7b_divider_magic_2.OR_magic_1.VOUT 7b_divider_magic_2.divide_by_2_1.inverter_magic_5.VIN
= 7b_divider_magic_2.OR_magic_1.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VIN
= 7b_divider_magic_2.OR_magic_1.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_0.CLK
= 7b_divider_magic_2.OR_magic_1.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VIN
= 7b_divider_magic_2.OR_magic_1.VOUT 7b_divider_magic_2.divide_by_2_1.tg_magic_1.CLK
= 7b_divider_magic_2.OR_magic_1.VOUT 7b_divider_magic_2.divide_by_2_1.CLK
R a_15186_n13533# 46
R a_26072_n13533# 227
R a_34009_n12339# 46
R a_22096_n13533# 227
R a_18618_n13577# 227
R a_36596_n13382# 225
R a_36596_n11974# 157
C 7b_divider_magic_2.OR_magic_2.A0 8.6
R 7b_divider_magic_2.OR_magic_2.A 695
= 7b_divider_magic_2.OR_magic_2.A 7b_divider_magic_2.DFF_magic_0.inverter_magic_2.VOUT
= 7b_divider_magic_2.OR_magic_2.A 7b_divider_magic_2.DFF_magic_0.inverter_magic_3.VIN
= 7b_divider_magic_2.OR_magic_2.A 7b_divider_magic_2.DFF_magic_0.Q
= 7b_divider_magic_2.OR_magic_2.A 7b_divider_magic_2.OR_magic_1.A
R a_29791_n13168# 261
R a_7640_n13533# 46
R a_14642_n13577# 227
R a_32357_n13416# 225
R a_30490_n12019# 119
R a_30290_n12019# 186
R a_26272_n12339# 46
C 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q0 2.3
R 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q 227
= 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.B
= 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.IN1
R a_32269_n11964# 157
R 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A 395
R 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.OUT
R 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.OUT
R 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D 328
= 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VOUT
= 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.VOUT
C 7b_divider_magic_2.7b_counter_0.MDFF_7.QB0 2.2
R 7b_divider_magic_2.7b_counter_0.MDFF_7.QB 345
= 7b_divider_magic_2.7b_counter_0.MDFF_7.QB 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.B
= 7b_divider_magic_2.7b_counter_0.MDFF_7.QB 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.IN1
= 7b_divider_magic_2.7b_counter_0.MDFF_7.QB 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.QB
= 7b_divider_magic_2.7b_counter_0.MDFF_7.QB 7b_divider_magic_2.7b_counter_0.MDFF_7.D1
C 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK0 3.6
R 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK 604
= 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VOUT
= 7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.VOUT
R a_27612_n13372# 225
C 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK0 3.7
R 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK 604
= 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VOUT
= 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.VOUT
R a_22296_n12339# 46
R a_11746_n12949# 47
R a_10882_n12949# 47
R a_27612_n11964# 157
R 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B 214
= 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.OUT
R 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A 192
= 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.OUT
R a_23636_n13372# 225
R a_19162_n12339# 46
R a_7440_n13533# 227
C 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK0 3.4
R 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK 604
= 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VOUT
= 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.VOUT
R a_23636_n11964# 157
R a_33465_n12383# 227
R a_26072_n12339# 227
C 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q0 2.5
R 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q 227
= 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.B
= 7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.IN1
R 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B 214
= 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.OUT
R 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A 192
= 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.OUT
R a_15186_n12339# 46
R a_10727_n12503# 261
R 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A 395
R a_22096_n12339# 227
R a_17510_n13416# 225
R a_17422_n11964# 157
R 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A 395
R 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A 395
R 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A 192
= 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.OUT
R 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B 214
= 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.OUT
R a_13534_n13416# 225
C 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q0 2.7
R 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q 227
= 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.B
= 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.IN1
R a_10466_n12949# 186
R a_10727_n12019# 119
R a_7640_n12339# 46
R a_13446_n11964# 157
R a_18618_n12383# 227
R 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A 395
C 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q0 2.5
R 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q 227
= 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.B
= 7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.IN1
R 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A 192
= 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.OUT
R 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B 214
= 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.OUT
C 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK0 3.6
R 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK 604
= 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VOUT
= 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.VOUT
R 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D 328
= 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VOUT
= 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.VOUT
R a_8980_n13372# 225
R a_8980_n11964# 157
R 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.OUT
R 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.OUT
R a_14642_n12383# 227
R a_7440_n12339# 227
C 7b_divider_magic_2.7b_counter_0.MDFF_0.QB0 2.2
R 7b_divider_magic_2.7b_counter_0.MDFF_0.QB 342
= 7b_divider_magic_2.7b_counter_0.MDFF_0.QB 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.B
= 7b_divider_magic_2.7b_counter_0.MDFF_0.QB 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.IN1
= 7b_divider_magic_2.7b_counter_0.MDFF_0.QB 7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.QB
= 7b_divider_magic_2.7b_counter_0.MDFF_0.QB 7b_divider_magic_2.7b_counter_0.MDFF_0.D1
R 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A 395
R 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 175
R 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN 204
= 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_3.VOUT
R 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 175
R 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN 204
= 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_4.VOUT
R a_81174_n10972# 196
R a_78885_n10972# 196
R a_76533_n10920# 119
R a_73446_n10600# 46
R a_73246_n10600# 227
R a_70312_n10600# 46
R a_69768_n11107# 227
R a_77552_n9990# 47
R a_76688_n9990# 47
R a_74786_n10975# 157
R 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A 395
R 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A 395
R a_66793_n10920# 119
R a_62766_n10601# 46
R a_62566_n10601# 227
C 7b_divider_magic_0.7b_counter_0.MDFF_6.QB0 2.0
R 7b_divider_magic_0.7b_counter_0.MDFF_6.QB 343
= 7b_divider_magic_0.7b_counter_0.MDFF_6.QB 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.B
= 7b_divider_magic_0.7b_counter_0.MDFF_6.QB 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.IN1
= 7b_divider_magic_0.7b_counter_0.MDFF_6.QB 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.QB
= 7b_divider_magic_0.7b_counter_0.MDFF_6.QB 7b_divider_magic_0.7b_counter_0.MDFF_6.D1
R a_76533_n10436# 261
R a_76272_n9990# 186
R a_68572_n10975# 157
R a_58790_n10601# 46
R a_58590_n10601# 227
C 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT0 2.6
R 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 484
= 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_2.VIN
= 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.OUT
R 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 175
C 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN0 3.1
R 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN 450
= 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_4.VIN
= 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_6.VOUT
C 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT0 2.5
R 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 485
= 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_6.VIN
= 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.OUT
R 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 175
C 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK0 6.4
R 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 834
= 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_5.VOUT
= 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN
= 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.CLK
= 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN
R 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D 328
= 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VOUT
= 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.VOUT
R a_67070_n9990# 47
R a_66206_n9990# 47
R a_64106_n10976# 157
R 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A 395
R a_66593_n10920# 186
R a_74786_n9567# 225
R 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.OUT
R 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.OUT
R a_73446_n9406# 46
R a_70312_n9406# 46
R 7b_divider_magic_0.7b_counter_0.MDFF_5.QB 344
= 7b_divider_magic_0.7b_counter_0.MDFF_5.QB 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.B
= 7b_divider_magic_0.7b_counter_0.MDFF_5.QB 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.IN1
= 7b_divider_magic_0.7b_counter_0.MDFF_5.QB 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.QB
= 7b_divider_magic_0.7b_counter_0.MDFF_5.QB 7b_divider_magic_0.7b_counter_0.MDFF_5.D1
R a_66094_n10034# 261
R a_60130_n10976# 157
R 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A 395
R 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 175
R 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN 204
= 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_3.VOUT
R 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 175
R 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN 204
= 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_4.VOUT
R a_30024_n10992# 196
R 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D 328
= 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VOUT
= 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.VOUT
R a_27735_n10992# 196
R 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.OUT
R a_68660_n10535# 225
R a_64106_n9568# 225
R 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A 192
= 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.OUT
R 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.OUT
R a_73246_n9406# 227
R a_69768_n9913# 227
R 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B 214
= 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.OUT
R a_62766_n9407# 46
R a_60130_n9568# 225
R 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A 192
= 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.OUT
R a_62566_n9407# 227
R 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B 214
= 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.OUT
R a_58790_n9407# 46
R a_58590_n9407# 227
R a_25383_n10940# 119
R a_22296_n10620# 46
R a_22096_n10620# 227
R a_19162_n10620# 46
R a_18618_n11127# 227
R a_26402_n10010# 47
R a_25538_n10010# 47
R a_23636_n10995# 157
R 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A 395
R 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A 395
R a_15643_n10940# 119
R a_11616_n10621# 46
R a_11416_n10621# 227
C 7b_divider_magic_2.7b_counter_0.MDFF_6.QB0 2.0
R 7b_divider_magic_2.7b_counter_0.MDFF_6.QB 343
= 7b_divider_magic_2.7b_counter_0.MDFF_6.QB 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.B
= 7b_divider_magic_2.7b_counter_0.MDFF_6.QB 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.IN1
= 7b_divider_magic_2.7b_counter_0.MDFF_6.QB 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.QB
= 7b_divider_magic_2.7b_counter_0.MDFF_6.QB 7b_divider_magic_2.7b_counter_0.MDFF_6.D1
R a_25383_n10456# 261
R a_25122_n10010# 186
R a_17422_n10995# 157
R a_7640_n10621# 46
R a_7440_n10621# 227
C 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT0 2.6
R 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 484
= 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_2.VIN
= 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.OUT
R 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 175
C 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN0 3.1
R 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN 450
= 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_4.VIN
= 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_6.VOUT
C 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT0 2.5
R 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 485
= 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_6.VIN
= 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.OUT
R 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 175
C 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK0 6.4
R 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 834
= 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_5.VOUT
= 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN
= 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.CLK
= 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN
R 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D 328
= 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VOUT
= 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.VOUT
R a_15920_n10010# 47
R a_15056_n10010# 47
R a_12956_n10996# 157
R 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A 395
R a_15443_n10940# 186
R a_23636_n9587# 225
R 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.OUT
R 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.OUT
R a_22296_n9426# 46
R a_19162_n9426# 46
R 7b_divider_magic_2.7b_counter_0.MDFF_5.QB 344
= 7b_divider_magic_2.7b_counter_0.MDFF_5.QB 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.B
= 7b_divider_magic_2.7b_counter_0.MDFF_5.QB 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.IN1
= 7b_divider_magic_2.7b_counter_0.MDFF_5.QB 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.QB
= 7b_divider_magic_2.7b_counter_0.MDFF_5.QB 7b_divider_magic_2.7b_counter_0.MDFF_5.D1
R a_14944_n10054# 261
R a_8980_n10996# 157
R 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A 395
R 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D 328
= 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VOUT
= 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.VOUT
R 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.OUT
R a_17510_n10555# 225
R a_12956_n9588# 225
R 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A 192
= 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.OUT
R 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.OUT
R a_22096_n9426# 227
R a_18618_n9933# 227
R 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B 214
= 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.OUT
R a_11616_n9427# 46
R a_8980_n9588# 225
R 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A 192
= 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.OUT
R a_11416_n9427# 227
R 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B 214
= 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.OUT
R a_7640_n9427# 46
R a_7440_n9427# 227
R a_81782_n8999# 110
R a_81566_n8999# 77
R a_80588_n11061# 185
R a_80372_n11061# 185
R a_77422_n8296# 46
C 7b_divider_magic_0.7b_counter_0.MDFF_4.LD0 36.1
R 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 5195
= 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.A
= 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.SEL
= 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.A
= 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.SEL
= 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.A
= 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.SEL
= 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_7.LD
= 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.A
= 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.SEL
= 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.A
= 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.SEL
= 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.A
= 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.SEL
= 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_1.LD
= 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.A
= 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.SEL
= 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.A
= 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.SEL
= 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.A
= 7b_divider_magic_0.7b_counter_0.MDFF_4.LD 7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.SEL
R a_73446_n8296# 46
R a_70312_n8296# 46
R a_81366_n8999# 289
C 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C0 2.7
R 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C 403
= 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C 7b_divider_magic_0.7b_counter_0.3_inp_NOR_0.VOUT
R 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B 224
= 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B 7b_divider_magic_0.7b_counter_0.NOR_gate_0.VOUT
C 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A0 4.6
R 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A 280
= 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A 7b_divider_magic_0.7b_counter_0.NOR_gate_1.VOUT
R a_66336_n8296# 46
R a_77222_n8296# 227
R a_88821_n8380# 484
R a_86893_n8380# 484
R a_84948_n8380# 484
R a_73246_n8296# 227
R a_69768_n8340# 227
C 7b_divider_magic_0.DFF_magic_0.D0 9.0
R 7b_divider_magic_0.DFF_magic_0.D 1202
= 7b_divider_magic_0.DFF_magic_0.D 7b_divider_magic_0.7b_counter_0.inverter_magic_0.VOUT
= 7b_divider_magic_0.DFF_magic_0.D 7b_divider_magic_0.7b_counter_0.LD
= 7b_divider_magic_0.DFF_magic_0.D 7b_divider_magic_0.DFF_magic_0.tg_magic_3.IN
R a_58790_n8297# 46
R a_30632_n9019# 110
R a_30416_n9019# 77
R a_29438_n11081# 185
R a_29222_n11081# 185
R a_65792_n8340# 227
R a_77422_n7102# 46
R a_81384_n6825# 81
R a_78762_n8135# 225
C 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK0 3.7
R 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK 604
= 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VOUT
= 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.VOUT
R a_73446_n7102# 46
R a_62896_n7713# 47
R a_62032_n7713# 47
C a_49118_n8724#0 3.3
R a_49118_n8724# 1644
R a_78762_n6727# 157
R 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B 214
= 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.OUT
R 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A 192
= 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.OUT
R a_74786_n8135# 225
R a_70312_n7102# 46
R a_58590_n8297# 227
C 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK0 3.5
R 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK 604
= 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VOUT
= 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.VOUT
R a_74786_n6727# 157
R a_77222_n7102# 227
C 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q0 2.6
R 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q 227
= 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.B
= 7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.IN1
R 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B 214
= 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.OUT
R 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A 192
= 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.OUT
R a_66336_n7102# 46
R a_26272_n8316# 46
C a_49016_n7441#0 14.1
R a_49016_n7441# 6352
R a_61877_n7267# 261
R 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A 395
R a_73246_n7102# 227
R a_68660_n8179# 225
R a_68572_n6727# 157
R 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A 395
R 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A 395
R 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A 192
= 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.OUT
R 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B 214
= 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.OUT
C 7b_divider_magic_0.7b_counter_0.MDFF_5.LD0 23.5
R 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 3508
= 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.A
= 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.SEL
= 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.A
= 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.SEL
= 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.A
= 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.SEL
= 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_6.LD
= 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.A
= 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.SEL
= 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.A
= 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.SEL
= 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.A
= 7b_divider_magic_0.7b_counter_0.MDFF_5.LD 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.SEL
R a_64684_n8179# 225
C 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q0 2.6
R 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q 227
= 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.B
= 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.IN1
R a_61616_n7713# 186
R a_61877_n6783# 119
R a_58790_n7103# 46
C 7b_divider_magic_2.7b_counter_0.MDFF_4.LD0 36.1
R 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 5195
= 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.A
= 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.SEL
= 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.A
= 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.SEL
= 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.A
= 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.SEL
= 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_7.LD
= 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.A
= 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.SEL
= 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.A
= 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.SEL
= 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.A
= 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.SEL
= 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_1.LD
= 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.A
= 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.SEL
= 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.A
= 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.SEL
= 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.A
= 7b_divider_magic_2.7b_counter_0.MDFF_4.LD 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.SEL
R a_22296_n8316# 46
R a_19162_n8316# 46
R a_30216_n9019# 289
C 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C0 2.7
R 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C 403
= 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C 7b_divider_magic_2.7b_counter_0.3_inp_NOR_0.VOUT
R 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B 224
= 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B 7b_divider_magic_2.7b_counter_0.NOR_gate_0.VOUT
C 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A0 4.6
R 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A 280
= 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A 7b_divider_magic_2.7b_counter_0.NOR_gate_1.VOUT
R a_15186_n8316# 46
R a_26072_n8316# 227
R a_64596_n6727# 157
R a_69768_n7146# 227
R 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A 395
C 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q0 2.5
R 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q 227
= 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.B
= 7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.IN1
R 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A 192
= 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.OUT
R 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B 214
= 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B 7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.OUT
C 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK0 3.6
R 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK 604
= 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VOUT
= 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.VOUT
R 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D 328
= 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VOUT
= 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.VOUT
R a_60130_n8136# 225
R a_60130_n6728# 157
R 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.OUT
R 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.OUT
R a_65792_n7146# 227
R a_58590_n7103# 227
C 7b_divider_magic_0.7b_counter_0.MDFF_3.QB0 2.2
R 7b_divider_magic_0.7b_counter_0.MDFF_3.QB 342
= 7b_divider_magic_0.7b_counter_0.MDFF_3.QB 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.B
= 7b_divider_magic_0.7b_counter_0.MDFF_3.QB 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.IN1
= 7b_divider_magic_0.7b_counter_0.MDFF_3.QB 7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.QB
= 7b_divider_magic_0.7b_counter_0.MDFF_3.QB 7b_divider_magic_0.7b_counter_0.MDFF_3.D1
R 7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A 395
C 7b_divider_magic_0.7b_counter_0.DFF_magic_0.D0 2.5
R 7b_divider_magic_0.7b_counter_0.DFF_magic_0.D 211
= 7b_divider_magic_0.7b_counter_0.DFF_magic_0.D 7b_divider_magic_0.7b_counter_0.NAND_magic_0.VOUT
= 7b_divider_magic_0.7b_counter_0.DFF_magic_0.D 7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.IN
C 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT0 2.8
R 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT 347
= 7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_0.7b_counter_0.NAND_magic_0.B
C 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q0 10.4
R 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q 768
= 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_0.7b_counter_0.NAND_magic_0.A
= 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_0.7b_counter_0.inverter_magic_0.VIN
= 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_2.VOUT
= 7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_3.VIN
R a_37671_n8400# 484
R a_35743_n8400# 484
R a_33798_n8400# 484
R a_22096_n8316# 227
R a_18618_n8360# 227
C 7b_divider_magic_2.DFF_magic_0.D0 9.0
R 7b_divider_magic_2.DFF_magic_0.D 1202
= 7b_divider_magic_2.DFF_magic_0.D 7b_divider_magic_2.7b_counter_0.inverter_magic_0.VOUT
= 7b_divider_magic_2.DFF_magic_0.D 7b_divider_magic_2.7b_counter_0.LD
= 7b_divider_magic_2.DFF_magic_0.D 7b_divider_magic_2.DFF_magic_0.tg_magic_3.IN
R a_7640_n8317# 46
R a_14642_n8360# 227
R a_26272_n7122# 46
R a_30234_n6845# 81
R a_27612_n8155# 225
C 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK0 3.7
R 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK 604
= 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VOUT
= 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.VOUT
R a_22296_n7122# 46
R a_11746_n7733# 47
R a_10882_n7733# 47
R a_27612_n6747# 157
R 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B 214
= 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.OUT
R 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A 192
= 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.OUT
R a_23636_n8155# 225
R a_19162_n7122# 46
R a_7440_n8317# 227
C 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK0 3.5
R 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK 604
= 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VOUT
= 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.VOUT
R a_23636_n6747# 157
R a_26072_n7122# 227
C 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q0 2.6
R 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q 227
= 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.B
= 7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.IN1
R 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B 214
= 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.OUT
R 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A 192
= 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.OUT
R a_15186_n7122# 46
R a_10727_n7287# 261
R 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A 395
R a_22096_n7122# 227
R a_17510_n8199# 225
R a_17422_n6747# 157
R 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A 395
R 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A 395
R 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A 192
= 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.OUT
R 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B 214
= 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.OUT
C 7b_divider_magic_2.7b_counter_0.MDFF_5.LD0 23.5
R 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 3508
= 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.A
= 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.SEL
= 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.A
= 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.SEL
= 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.A
= 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.SEL
= 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_6.LD
= 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.A
= 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.SEL
= 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.A
= 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.SEL
= 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.A
= 7b_divider_magic_2.7b_counter_0.MDFF_5.LD 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.SEL
R a_13534_n8199# 225
C 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q0 2.6
R 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q 227
= 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.B
= 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.IN1
R a_10466_n7733# 186
R a_10727_n6803# 119
R a_7640_n7123# 46
R a_13446_n6747# 157
R a_18618_n7166# 227
R 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A 395
C 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q0 2.5
R 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q 227
= 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.B
= 7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.IN1
R 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A 192
= 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.OUT
R 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B 214
= 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.OUT
C 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK0 3.6
R 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK 604
= 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VOUT
= 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.VOUT
R 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D 328
= 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VOUT
= 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.VOUT
R a_8980_n8156# 225
R a_8980_n6748# 157
R 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.OUT
R 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.OUT
R a_14642_n7166# 227
R a_7440_n7123# 227
C 7b_divider_magic_2.7b_counter_0.MDFF_3.QB0 2.1
R 7b_divider_magic_2.7b_counter_0.MDFF_3.QB 342
= 7b_divider_magic_2.7b_counter_0.MDFF_3.QB 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.B
= 7b_divider_magic_2.7b_counter_0.MDFF_3.QB 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.IN1
= 7b_divider_magic_2.7b_counter_0.MDFF_3.QB 7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.QB
= 7b_divider_magic_2.7b_counter_0.MDFF_3.QB 7b_divider_magic_2.7b_counter_0.MDFF_3.D1
R 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A 395
C 7b_divider_magic_2.7b_counter_0.DFF_magic_0.D0 2.5
R 7b_divider_magic_2.7b_counter_0.DFF_magic_0.D 211
= 7b_divider_magic_2.7b_counter_0.DFF_magic_0.D 7b_divider_magic_2.7b_counter_0.NAND_magic_0.VOUT
= 7b_divider_magic_2.7b_counter_0.DFF_magic_0.D 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.IN
C 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT0 2.8
R 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT 347
= 7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_2.7b_counter_0.NAND_magic_0.B
C 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q0 10.5
R 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q 768
= 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_2.7b_counter_0.NAND_magic_0.A
= 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_2.7b_counter_0.inverter_magic_0.VIN
= 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_2.VOUT
= 7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_3.VIN
C 7b_divider_magic_2.CLK0 69.7
R 7b_divider_magic_2.CLK 5869
= 7b_divider_magic_2.CLK A_MUX_5.Tr_Gate_0.OUT
= 7b_divider_magic_2.CLK A_MUX_5.Tr_Gate_1.OUT
= 7b_divider_magic_2.CLK A_MUX_5.OUT
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_5.VIN
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.CLK
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.CLK
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.DFF_magic_0.CLK
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.B
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.B
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.IN2
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.IN1
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_6.CLK
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_6.G-CLK
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.B
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.IN2
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_5.G-CLK
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.B
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.IN2
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_3.G-CLK
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.B
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.IN2
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_7.G-CLK
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.B
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.IN2
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_1.G-CLK
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.B
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.IN2
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_4.G-CLK
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.B
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.IN2
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.MDFF_0.G-CLK
= 7b_divider_magic_2.CLK 7b_divider_magic_2.7b_counter_0.G-CLK
= 7b_divider_magic_2.CLK 7b_divider_magic_2.DFF_magic_0.inverter_magic_5.VIN
= 7b_divider_magic_2.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN
= 7b_divider_magic_2.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_0.CLK
= 7b_divider_magic_2.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN
= 7b_divider_magic_2.CLK 7b_divider_magic_2.DFF_magic_0.tg_magic_1.CLK
= 7b_divider_magic_2.CLK 7b_divider_magic_2.DFF_magic_0.CLK
= 7b_divider_magic_2.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VIN
= 7b_divider_magic_2.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN
= 7b_divider_magic_2.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.CLK
= 7b_divider_magic_2.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN
= 7b_divider_magic_2.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.CLK
= 7b_divider_magic_2.CLK 7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.CLK
= 7b_divider_magic_2.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VIN
= 7b_divider_magic_2.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VIN
= 7b_divider_magic_2.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.CLK
= 7b_divider_magic_2.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VIN
= 7b_divider_magic_2.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.CLK
= 7b_divider_magic_2.CLK 7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.CLK
R VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN 318
= VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VCO_DFF_C_0.DFF_3_mag_0.INV_2_4.OUT
C VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT0 3.8
R VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT 322
= VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_3.IN
R a_44716_n517# 244
R a_41879_n196# 244
R a_44716_1837# 244
R a_41879_1284# 244
C VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT0 3.6
R VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT 620
= VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_1.IN
= VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.IN
C VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT0 3.0
R VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT 625
= VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_1.OUT
= VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_3.IN
C VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN0 3.6
R VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN 628
= VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_2.OUT
= VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_3.OUT
C VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK0 5.7
R VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK 961
= VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_2.CLK
= VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VCO_DFF_C_0.DFF_3_mag_0.INV_2_0.OUT
R a_19375_n2567# 244
R a_16980_n2227# 244
C A_MUX_5.Tr_Gate_1.CLK0 2.7
R A_MUX_5.Tr_Gate_1.CLK 540
= A_MUX_5.Tr_Gate_1.CLK A_MUX_5.INV_2_0.OUT
R VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT 437
= VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VCO_DFF_C_0.VCO_C_0.INV_2_1.IN
C VCO_DFF_C_0.VCO_C_0.OUTB0 20.1
R VCO_DFF_C_0.VCO_C_0.OUTB 1598
= VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_1.CLK
= VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_0.IN
= VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_3.CLK
= VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.CLK
= VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.GM9
= VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.INB
= VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.VCO_C_0.INV_2_1.OUT
C a_25706_n567#0 6.3
R a_25706_n567# 778
C VCO_DFF_C_0.VCO_C_0.OUT0 5.0
R VCO_DFF_C_0.VCO_C_0.OUT 414
= VCO_DFF_C_0.VCO_C_0.OUT VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.GM8
= VCO_DFF_C_0.VCO_C_0.OUT VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.IN
= VCO_DFF_C_0.VCO_C_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_4.OUT
R VCO_DFF_C_0.VCO_C_0.INV_2_4.IN 437
= VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VCO_DFF_C_0.VCO_C_0.INV_2_2.OUT
C a_90846_3167#0 3.3
R a_90846_3167# 1644
C a_89214_1773#0 14.2
R a_89214_1773# 6352
C a_50708_569#0 14.1
R a_50708_569# 6352
C a_50810_1389#0 3.3
R a_50810_1389# 1644
C VCO_DFF_C_0.OUT0 9.0
R VCO_DFF_C_0.OUT 1191
= VCO_DFF_C_0.OUT Tappered_Buffer_0.IN
= VCO_DFF_C_0.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_2.IN
= VCO_DFF_C_0.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_4.IN
= VCO_DFF_C_0.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_3.OUT
= VCO_DFF_C_0.OUT VCO_DFF_C_0.DFF_3_mag_0.Q
C VCO_DFF_C_0.VCO_C_0.INV_2_0.IN0 5.8
R VCO_DFF_C_0.VCO_C_0.INV_2_0.IN 1450
= VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.M8
= VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VCTRL_mag_0.M4
= VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.OUT
C VCO_DFF_C_0.VCO_C_0.INV_2_5.IN0 7.9
R VCO_DFF_C_0.VCO_C_0.INV_2_5.IN 1484
= VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.M9
= VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VCTRL_mag_0.M2
= VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.OUTB
C VCO_DFF_C_0.VCO_C_0.INV_2_2.IN0 5.8
R VCO_DFF_C_0.VCO_C_0.INV_2_2.IN 1448
= VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.M8
= VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VCTRL_mag_0.M4
= VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.OUT
C a_34443_2598#0 5.9
R a_34443_2598# 778
C VCO_DFF_C_0.VCO_C_0.INV_2_3.IN0 7.6
R VCO_DFF_C_0.VCO_C_0.INV_2_3.IN 1484
= VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.M9
= VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VCTRL_mag_0.M2
= VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.OUTB
C VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT0 5.5
R VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT 417
= VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.GM8
= VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.IN
C VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT0 6.5
R VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT 469
= VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.GM9
= VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.INB
R a_45158_5339# 244
R a_42763_5679# 244
C A_MUX_0.Tr_Gate_1.CLK0 2.7
R A_MUX_0.Tr_Gate_1.CLK 540
= A_MUX_0.Tr_Gate_1.CLK A_MUX_0.INV_2_0.OUT
C a_8137_6071#0 3.2
R a_8137_6071# 1644
C a_6505_4677#0 14.1
R a_6505_4677# 6352
C a_58489_5253#0 14.1
R a_58489_5253# 6352
C a_58591_6073#0 3.3
R a_58591_6073# 1644
C a_50528_5246#0 14.1
R a_50528_5246# 6352
C a_50630_6066#0 3.3
R a_50630_6066# 1644
C VCO_DFF_C_0.OUTB0 18.4
R VCO_DFF_C_0.OUTB 1177
= VCO_DFF_C_0.OUTB Tappered_Buffer_1.IN
= VCO_DFF_C_0.OUTB Tappered_Buffer_2.IN
= VCO_DFF_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_2.OUT
= VCO_DFF_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_2.IN
= VCO_DFF_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Q-
= VCO_DFF_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.D
R a_47128_7422# 827
R a_46828_7422# 827
R a_46528_7422# 827
R a_46228_7422# 827
R a_45928_7422# 827
R a_45628_7422# 827
R a_45328_7422# 827
R a_45028_7422# 827
R a_44728_7422# 827
R a_44428_7422# 827
R a_44128_7422# 827
R a_43828_7422# 827
R a_43528_7422# 827
R a_43228_7422# 827
R a_42928_7422# 827
R a_42628_7422# 827
R a_42328_7422# 827
R a_47128_8250# 827
R a_46828_8250# 827
R a_46528_8250# 827
R a_46528_8770# 53
R a_46228_8148# 53
R a_46228_8250# 827
R a_45928_8250# 827
R a_45928_8770# 53
R a_45628_8148# 53
R a_45628_8250# 827
R a_45328_8250# 827
R a_45328_8770# 53
R a_45028_8148# 53
R a_45028_8250# 827
R a_44728_8250# 827
R a_44728_8770# 53
R a_44428_8148# 53
R a_44428_8250# 827
R a_44128_8250# 827
R a_44128_8770# 53
R a_43828_8148# 53
R a_43828_8250# 827
R a_43528_8250# 827
R a_43528_8770# 53
R a_43228_8148# 53
R a_43228_8250# 827
R a_42928_8250# 827
R a_42928_8770# 53
R a_42628_8148# 53
R a_42628_8250# 827
R a_47128_9078# 827
R a_46828_9078# 827
R a_47128_9906# 827
R a_46528_8976# 53
R a_46528_9078# 827
R a_46228_9078# 827
R a_46228_9598# 53
R a_45928_8976# 53
R a_45928_9078# 827
R a_45628_9078# 827
R a_45628_9598# 53
R a_45328_8976# 53
R a_45328_9078# 827
R a_45028_9078# 827
R a_45028_9598# 53
R a_44728_8976# 53
R a_44728_9078# 827
R a_44428_9078# 827
R a_44428_9598# 53
R a_44128_8976# 53
R a_44128_9078# 827
R a_43828_9078# 827
R a_43828_9598# 53
R a_43528_8976# 53
R a_43528_9078# 827
R a_43228_9078# 827
R a_43228_9598# 53
R a_42928_8976# 53
R a_42928_9078# 827
R a_42328_8250# 827
R a_42628_8770# 11
R a_42628_9078# 827
R a_42628_9598# 53
R a_42328_9078# 827
R a_46828_9598# 11
R a_46828_9906# 827
R a_46528_9906# 827
R a_46528_10426# 53
R a_46228_9804# 53
R a_46228_9906# 827
R a_45928_9906# 827
R a_45928_10426# 53
R a_45628_9804# 53
R a_45628_9906# 827
R a_45328_9906# 827
R a_45328_10426# 53
R a_45028_9804# 53
R a_45028_9906# 827
R a_44728_9906# 827
R a_44728_10426# 53
R a_44428_9804# 53
R a_44428_9906# 827
R a_44128_9906# 827
R a_44128_10426# 53
R a_43828_9804# 53
R a_43828_9906# 827
R a_43528_9906# 827
R a_43528_10426# 53
R a_43228_9804# 53
R a_43228_9906# 827
R a_42928_9906# 827
R a_42928_10426# 53
R a_42628_9804# 53
R a_42628_9906# 827
R a_47128_10734# 827
R a_46828_10734# 827
R a_47128_11562# 827
R a_46528_10632# 53
R a_46528_10734# 827
R a_46228_10734# 827
R a_46228_11254# 53
R a_45928_10632# 53
R a_45928_10734# 827
R a_45628_10734# 827
R a_45628_11254# 53
R a_45328_10632# 53
R a_45328_10734# 827
R a_45028_10734# 827
R a_45028_11254# 53
R a_44728_10632# 53
R a_44728_10734# 827
R a_44428_10734# 827
R a_44428_11254# 53
R a_44128_10632# 53
R a_44128_10734# 827
R a_43828_10734# 827
R a_43828_11254# 53
R a_43528_10632# 53
R a_43528_10734# 827
R a_43228_10734# 827
R a_43228_11254# 53
R a_42928_10632# 53
R a_42928_10734# 827
R a_42328_9906# 827
R a_42628_10426# 11
R a_42628_10734# 827
R a_42628_11254# 53
R a_42328_10734# 827
R a_46828_11254# 11
R a_46828_11562# 827
R a_46528_11562# 827
R a_46528_12082# 53
R a_46228_11460# 53
R a_46228_11562# 827
R a_45928_11562# 827
R a_45928_12082# 53
R a_45628_11460# 53
R a_45628_11562# 827
R a_45328_11562# 827
R a_45328_12082# 53
R a_45028_11460# 53
R a_45028_11562# 827
R a_44728_11562# 827
R a_44728_12082# 53
R a_44428_11460# 53
R a_44428_11562# 827
R a_44128_11562# 827
R a_44128_12082# 53
R a_43828_11460# 53
R a_43828_11562# 827
R a_43528_11562# 827
R a_43528_12082# 53
R a_43228_11460# 53
R a_43228_11562# 827
R a_42928_11562# 827
R a_42928_12082# 53
R a_42628_11460# 53
R a_42628_11562# 827
C RES_74k_1.M0 1778.8
R RES_74k_1.M 332
= RES_74k_1.M cap_240p_0.P
R a_42328_11562# 827
R a_47128_12390# 827
R a_46828_12390# 827
R a_46528_12390# 827
R a_46228_12390# 827
R a_45928_12390# 827
R a_45628_12390# 827
R a_45328_12390# 827
R a_45028_12390# 827
R a_44728_12390# 827
R a_44428_12390# 827
R a_44128_12390# 827
R a_43828_12390# 827
R a_43528_12390# 827
R a_43228_12390# 827
R a_42928_12390# 827
R a_42628_12390# 827
R a_42328_12390# 827
R a_29818_7696# 244
R a_27423_7180# 244
C A_MUX_4.Tr_Gate_1.CLK0 2.8
R A_MUX_4.Tr_Gate_1.CLK 540
= A_MUX_4.Tr_Gate_1.CLK A_MUX_4.INV_2_0.OUT
C Tappered_Buffer_8.IN0 3.2
R Tappered_Buffer_8.IN 558
= Tappered_Buffer_8.IN INV_2_0.OUT
R a_25557_8739# 95
R a_24437_9224# 72
C a_32939_9624#0 2.7
R a_32939_9624# 134
R PFD_T2_0.Buffer_V_2_0.IN 220
R a_20903_8375# 244
R a_18508_8715# 244
C A_MUX_2.Tr_Gate_1.CLK0 2.7
R A_MUX_2.Tr_Gate_1.CLK 540
= A_MUX_2.Tr_Gate_1.CLK A_MUX_2.INV_2_0.OUT
R a_22881_9554# 65
C PFD_T2_0.FDIV0 7.3
R PFD_T2_0.FDIV 424
= PFD_T2_0.FDIV A_MUX_2.Tr_Gate_0.OUT
= PFD_T2_0.FDIV A_MUX_2.Tr_Gate_1.OUT
= PFD_T2_0.FDIV A_MUX_2.OUT
R a_23837_9553# 90
R a_22967_8787# 553
R a_22880_9797# 67
R a_29875_10702# 244
R a_27480_10186# 244
R a_39080_11413# 244
R a_36685_10901# 244
R a_32731_10265# 348
R a_22879_10704# 67
C PFD_T2_0.INV_mag_0.OUT0 3.8
R PFD_T2_0.INV_mag_0.OUT 299
R a_32467_10269# 221
R a_23836_10693# 90
R a_22880_10947# 65
C PFD_T2_0.INV_mag_1.OUT0 3.0
R PFD_T2_0.INV_mag_1.OUT 232
C A_MUX_3.Tr_Gate_1.CLK0 2.7
R A_MUX_3.Tr_Gate_1.CLK 540
= A_MUX_3.Tr_Gate_1.CLK A_MUX_3.INV_2_0.OUT
C A_MUX_6.IN10 132.4
R A_MUX_6.IN1 3172
= A_MUX_6.IN1 cap_11p_0.P
= A_MUX_6.IN1 RES_74k_1.P
= A_MUX_6.IN1 A_MUX_6.Tr_Gate_1.IN
R a_24436_11277# 72
C PFD_T2_0.INV_mag_1.IN0 3.0
R PFD_T2_0.INV_mag_1.IN 796
C CP_1_0.VCTRL0 14.9
R CP_1_0.VCTRL 841
= CP_1_0.VCTRL A_MUX_0.Tr_Gate_1.IN
= CP_1_0.VCTRL A_MUX_0.IN1
= CP_1_0.VCTRL A_MUX_6.Tr_Gate_0.OUT
= CP_1_0.VCTRL A_MUX_6.Tr_Gate_1.OUT
= CP_1_0.VCTRL A_MUX_6.OUT
C PFD_T2_0.INV_mag_0.IN0 2.8
R PFD_T2_0.INV_mag_0.IN 792
C a_6958_10708#0 3.3
R a_6958_10708# 1644
C a_5326_9314#0 14.4
R a_5326_9314# 6352
R a_25556_11637# 95
R PFD_T2_0.Buffer_V_2_1.IN 220
R a_22966_11778# 553
C A_MUX_6.Tr_Gate_1.CLK0 2.7
R A_MUX_6.Tr_Gate_1.CLK 540
= A_MUX_6.Tr_Gate_1.CLK A_MUX_6.INV_2_0.OUT
R a_20945_11785# 244
R a_18550_11273# 244
C PFD_T2_0.FIN0 4.6
R PFD_T2_0.FIN 426
= PFD_T2_0.FIN A_MUX_1.Tr_Gate_0.OUT
= PFD_T2_0.FIN A_MUX_1.Tr_Gate_1.OUT
= PFD_T2_0.FIN A_MUX_1.OUT
C A_MUX_1.Tr_Gate_1.CLK0 2.7
R A_MUX_1.Tr_Gate_1.CLK 540
= A_MUX_1.Tr_Gate_1.CLK A_MUX_1.INV_2_0.OUT
C Tappered_Buffer_7.IN0 3.6
R Tappered_Buffer_7.IN 558
= Tappered_Buffer_7.IN INV_2_1.OUT
R 7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN 204
= 7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN 7b_divider_magic_1.divide_by_2_1.inverter_magic_3.VOUT
R 7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT 175
R 7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT 175
C a_791_26924#0 3.3
R a_791_26924# 1644
C a_n841_25530#0 14.1
R a_n841_25530# 6352
R a_10284_27486# 225
R a_10284_27286# 157
C 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN0 3.1
R 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN 450
= 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_1.divide_by_2_1.inverter_magic_4.VIN
= 7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN 7b_divider_magic_1.divide_by_2_1.inverter_magic_6.VOUT
R 7b_divider_magic_1.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_1.mux_magic_0.OR_magic_0.B 7b_divider_magic_1.mux_magic_0.AND2_magic_1.OUT
R 7b_divider_magic_1.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_1.mux_magic_0.OR_magic_0.A 7b_divider_magic_1.mux_magic_0.AND2_magic_0.OUT
R a_11853_29026# 46
C 7b_divider_magic_1.mux_magic_0.IN10 4.9
R 7b_divider_magic_1.mux_magic_0.IN1 491
= 7b_divider_magic_1.mux_magic_0.IN1 7b_divider_magic_1.divide_by_2_1.inverter_magic_2.VOUT
= 7b_divider_magic_1.mux_magic_0.IN1 7b_divider_magic_1.divide_by_2_1.inverter_magic_3.VIN
= 7b_divider_magic_1.mux_magic_0.IN1 7b_divider_magic_1.divide_by_2_1.Q
= 7b_divider_magic_1.mux_magic_0.IN1 7b_divider_magic_1.mux_magic_0.AND2_magic_0.B
R a_10659_29026# 46
C 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN0 4.8
R 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN 626
= 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_1.inverter_magic_2.VIN
= 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_1.OUT
= 7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_1.tg_magic_2.OUT
R a_11346_28482# 227
R a_10152_28482# 227
R 7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN 204
= 7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN 7b_divider_magic_1.divide_by_2_1.inverter_magic_4.VOUT
R 7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT 175
R 7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT 175
R 7b_divider_magic_1.mux_magic_0.AND2_magic_0.A 395
C 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT0 2.7
R 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT 485
= 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_1.inverter_magic_6.VIN
= 7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_1.tg_magic_0.OUT
C 7b_divider_magic_1.mux_magic_0.IN20 4.6
R 7b_divider_magic_1.mux_magic_0.IN2 482
= 7b_divider_magic_1.mux_magic_0.IN2 7b_divider_magic_1.divide_by_2_0.inverter_magic_2.VOUT
= 7b_divider_magic_1.mux_magic_0.IN2 7b_divider_magic_1.divide_by_2_0.inverter_magic_3.VIN
= 7b_divider_magic_1.mux_magic_0.IN2 7b_divider_magic_1.divide_by_2_0.Q
= 7b_divider_magic_1.mux_magic_0.IN2 7b_divider_magic_1.mux_magic_0.AND2_magic_1.B
R a_n90_29614# 484
C 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK0 7.0
R 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK 834
= 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_1.inverter_magic_5.VOUT
= 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VIN
= 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_1.tg_magic_2.CLK
= 7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VIN
C 7b_divider_magic_1.OR_magic_1.VOUT0 8.8
R 7b_divider_magic_1.OR_magic_1.VOUT 1106
= 7b_divider_magic_1.OR_magic_1.VOUT 7b_divider_magic_1.divide_by_2_1.inverter_magic_5.VIN
= 7b_divider_magic_1.OR_magic_1.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VIN
= 7b_divider_magic_1.OR_magic_1.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_0.CLK
= 7b_divider_magic_1.OR_magic_1.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VIN
= 7b_divider_magic_1.OR_magic_1.VOUT 7b_divider_magic_1.divide_by_2_1.tg_magic_1.CLK
= 7b_divider_magic_1.OR_magic_1.VOUT 7b_divider_magic_1.divide_by_2_1.CLK
R a_4473_31277# 225
R a_4473_31077# 157
R 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN 204
= 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_3.VOUT
R 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 175
R 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 175
C 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT0 2.6
R 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 484
= 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_2.VIN
= 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.OUT
R 7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN 204
= 7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN 7b_divider_magic_1.divide_by_2_0.inverter_magic_3.VOUT
R 7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT 175
R 7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT 175
R a_n90_31542# 484
C 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN0 3.1
R 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN 450
= 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_4.VIN
= 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_6.VOUT
R 7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN 204
= 7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_1.DFF_magic_0.inverter_magic_3.VOUT
C 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN0 3.1
R 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN 450
= 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_1.divide_by_2_0.inverter_magic_4.VIN
= 7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN 7b_divider_magic_1.divide_by_2_0.inverter_magic_6.VOUT
R 7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 175
R 7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 175
C 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT0 2.6
R 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT 484
= 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.DFF_magic_0.inverter_magic_2.VIN
= 7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.DFF_magic_0.tg_magic_1.OUT
R a_8336_34064# 46
R 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A 395
R a_7142_34064# 46
R a_6032_34064# 46
R a_4838_34064# 46
R 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A 395
C 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN0 4.3
R 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN 626
= 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_0.inverter_magic_2.VIN
= 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_1.OUT
= 7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN 7b_divider_magic_1.divide_by_2_0.tg_magic_2.OUT
R a_8292_35032# 227
R a_7098_35032# 227
R a_5525_34816# 227
R a_4331_34816# 227
R 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN 204
= 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_4.VOUT
R a_n90_33487# 484
R 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 175
R 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 175
C 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN0 3.1
R 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN 450
= 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.DFF_magic_0.inverter_magic_4.VIN
= 7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.DFF_magic_0.inverter_magic_6.VOUT
C 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT0 2.5
R 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 485
= 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_6.VIN
= 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.OUT
R 7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN 204
= 7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN 7b_divider_magic_1.divide_by_2_0.inverter_magic_4.VOUT
R 7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT 175
R 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A 192
= 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.OUT
R 7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT 175
C 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT0 2.7
R 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT 485
= 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_0.inverter_magic_6.VIN
= 7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT 7b_divider_magic_1.divide_by_2_0.tg_magic_0.OUT
R 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.OUT
R 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B 214
= 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.OUT
R a_7259_36140# 225
R a_4463_36036# 225
R 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.OUT
R a_7743_35604# 157
R a_4463_35404# 157
C 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK0 6.4
R 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 834
= 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_5.VOUT
= 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN
= 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.CLK
= 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN
C 7b_divider_magic_1.DFF_magic_0.D0 8.9
R 7b_divider_magic_1.DFF_magic_0.D 1202
= 7b_divider_magic_1.DFF_magic_0.D 7b_divider_magic_1.7b_counter_0.inverter_magic_0.VOUT
= 7b_divider_magic_1.DFF_magic_0.D 7b_divider_magic_1.7b_counter_0.LD
= 7b_divider_magic_1.DFF_magic_0.D 7b_divider_magic_1.DFF_magic_0.tg_magic_3.IN
C 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK0 7.0
R 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK 834
= 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_0.inverter_magic_5.VOUT
= 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VIN
= 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_0.tg_magic_2.CLK
= 7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK 7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VIN
R 7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN 204
= 7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_1.DFF_magic_0.inverter_magic_4.VOUT
R 7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 175
R 7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 175
C 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT0 2.6
R 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT 485
= 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.DFF_magic_0.inverter_magic_6.VIN
= 7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.DFF_magic_0.tg_magic_0.OUT
C 7b_divider_magic_1.OR_magic_2.VOUT0 8.9
R 7b_divider_magic_1.OR_magic_2.VOUT 1105
= 7b_divider_magic_1.OR_magic_2.VOUT 7b_divider_magic_1.divide_by_2_0.inverter_magic_5.VIN
= 7b_divider_magic_1.OR_magic_2.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VIN
= 7b_divider_magic_1.OR_magic_2.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_0.CLK
= 7b_divider_magic_1.OR_magic_2.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VIN
= 7b_divider_magic_1.OR_magic_2.VOUT 7b_divider_magic_1.divide_by_2_0.tg_magic_1.CLK
= 7b_divider_magic_1.OR_magic_2.VOUT 7b_divider_magic_1.divide_by_2_0.CLK
C 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK0 6.1
R 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK 834
= 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.DFF_magic_0.inverter_magic_5.VOUT
= 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN
= 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.DFF_magic_0.tg_magic_2.CLK
= 7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN
R a_8336_38040# 46
R 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A 395
R a_7142_38040# 46
R 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D 328
= 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VOUT
= 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.VOUT
R a_5448_37306# 47
R a_4518_37151# 119
R a_4518_37799# 186
C 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK0 3.6
R 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK 604
= 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VOUT
= 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.VOUT
R a_5448_38170# 47
R a_14785_38290# 225
C 7b_divider_magic_1.OR_magic_2.A0 8.6
R 7b_divider_magic_1.OR_magic_2.A 695
= 7b_divider_magic_1.OR_magic_2.A 7b_divider_magic_1.DFF_magic_0.inverter_magic_2.VOUT
= 7b_divider_magic_1.OR_magic_2.A 7b_divider_magic_1.DFF_magic_0.inverter_magic_3.VIN
= 7b_divider_magic_1.OR_magic_2.A 7b_divider_magic_1.DFF_magic_0.Q
= 7b_divider_magic_1.OR_magic_2.A 7b_divider_magic_1.OR_magic_1.A
R a_14785_38090# 157
R a_4935_38147# 261
R a_8292_39008# 227
R a_7098_39008# 227
C 7b_divider_magic_1.7b_counter_0.MDFF_7.QB0 2.2
R 7b_divider_magic_1.7b_counter_0.MDFF_7.QB 345
= 7b_divider_magic_1.7b_counter_0.MDFF_7.QB 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.B
= 7b_divider_magic_1.7b_counter_0.MDFF_7.QB 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.IN1
= 7b_divider_magic_1.7b_counter_0.MDFF_7.QB 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.QB
= 7b_divider_magic_1.7b_counter_0.MDFF_7.QB 7b_divider_magic_1.7b_counter_0.MDFF_7.D1
C 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q0 2.3
R 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q 227
= 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.B
= 7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.IN1
R a_1158_37312# 110
C 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT0 2.8
R 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT 347
= 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_1.7b_counter_0.NAND_magic_0.B
R a_1158_38089# 77
C 7b_divider_magic_1.7b_counter_0.DFF_magic_0.D0 2.5
R 7b_divider_magic_1.7b_counter_0.DFF_magic_0.D 211
= 7b_divider_magic_1.7b_counter_0.DFF_magic_0.D 7b_divider_magic_1.7b_counter_0.NAND_magic_0.VOUT
= 7b_divider_magic_1.7b_counter_0.DFF_magic_0.D 7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.IN
C 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q0 10.7
R 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q 768
= 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_1.7b_counter_0.NAND_magic_0.A
= 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_1.7b_counter_0.inverter_magic_0.VIN
= 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_2.VOUT
= 7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q 7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_3.VIN
R a_n656_37439# 81
R a_187_37545# 289
C 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A0 4.6
R 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A 280
= 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A 7b_divider_magic_1.7b_counter_0.NOR_gate_1.VOUT
R a_3007_37649# 196
R a_1160_39067# 185
R a_1160_39283# 185
C 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C0 2.7
R 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C 403
= 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C 7b_divider_magic_1.7b_counter_0.3_inp_NOR_0.VOUT
R 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A 192
= 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.OUT
C 7b_divider_magic_1.p3_gen_magic_0.P30 2.8
R 7b_divider_magic_1.p3_gen_magic_0.P3 512
= 7b_divider_magic_1.p3_gen_magic_0.P3 7b_divider_magic_1.OR_magic_2.B
= 7b_divider_magic_1.p3_gen_magic_0.P3 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VOUT
= 7b_divider_magic_1.p3_gen_magic_0.P3 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VIN
= 7b_divider_magic_1.p3_gen_magic_0.P3 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.Q
R 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B 214
= 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.OUT
R a_7259_40116# 225
R a_7743_39580# 157
C 7b_divider_magic_1.P20 6.2
R 7b_divider_magic_1.P2 532
= 7b_divider_magic_1.P2 7b_divider_magic_1.OR_magic_1.B
= 7b_divider_magic_1.P2 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VOUT
= 7b_divider_magic_1.P2 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VIN
= 7b_divider_magic_1.P2 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.Q
= 7b_divider_magic_1.P2 7b_divider_magic_1.p2_gen_magic_0.P2
R 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B 224
= 7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B 7b_divider_magic_1.7b_counter_0.NOR_gate_0.VOUT
R a_3007_39938# 196
R a_4463_40261# 225
R a_4463_40061# 157
R a_n754_40261# 225
R a_n754_40061# 157
R 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN 204
= 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VOUT
R 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 175
R 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 175
R 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN 204
= 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VOUT
R 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B 214
= 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.OUT
R 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A 192
= 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.OUT
R 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 175
R 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 175
C 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT0 3.0
R 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 484
= 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VIN
= 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.OUT
C 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT0 2.8
R 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 484
= 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VIN
= 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.OUT
R a_7726_41671# 47
C 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN0 3.5
R 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 450
= 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VIN
= 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VOUT
R a_8172_42690# 119
R a_7507_41559# 261
R a_7726_42535# 47
R a_6032_41801# 46
R 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B 214
= 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.OUT
R 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A 192
= 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.OUT
C 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q0 2.5
R 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q 227
= 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.B
= 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.IN1
R a_4838_41801# 46
R a_5525_41257# 227
R a_4331_41257# 227
R a_2509_41671# 47
R 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A 395
R a_2955_42690# 119
R a_2290_41559# 261
R a_2509_42535# 47
R a_815_41801# 46
C 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q0 2.6
R 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q 227
= 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.B
= 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.IN1
R a_n379_41801# 46
R a_308_41257# 227
R a_n886_41257# 227
R 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A 395
R a_7593_42855# 186
R a_2376_42855# 186
C 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN0 3.2
R 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 450
= 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VIN
= 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VOUT
R 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D 328
= 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VOUT
= 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.VOUT
C 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK0 3.7
R 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK 604
= 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VOUT
= 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.VOUT
R 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D 328
= 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VOUT
= 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.VOUT
C 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK0 3.7
R 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK 604
= 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VOUT
= 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.VOUT
R a_7743_44669# 157
R a_7259_44125# 225
R a_4463_44237# 225
R a_4463_44037# 157
R a_2526_44669# 157
R a_2042_44125# 225
R a_n754_44237# 225
R a_n754_44037# 157
R a_17537_45456# 46
R 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN 204
= 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VOUT
R 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 175
R 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 175
C 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT0 2.5
R 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 485
= 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VIN
= 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.OUT
R a_13039_45456# 46
R 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN 204
= 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VOUT
R 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 175
R 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.OUT
R 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.OUT
R 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B 214
= 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.OUT
R 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A 192
= 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.OUT
R 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.OUT
R 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.OUT
R 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 175
C 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT0 2.4
R 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 485
= 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VIN
= 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.OUT
R a_17493_44912# 227
R a_12995_44912# 227
C 7b_divider_magic_1.7b_counter_0.MDFF_1.QB0 2.1
R 7b_divider_magic_1.7b_counter_0.MDFF_1.QB 344
= 7b_divider_magic_1.7b_counter_0.MDFF_1.QB 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.B
= 7b_divider_magic_1.7b_counter_0.MDFF_1.QB 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.IN1
= 7b_divider_magic_1.7b_counter_0.MDFF_1.QB 7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.QB
= 7b_divider_magic_1.7b_counter_0.MDFF_1.QB 7b_divider_magic_1.7b_counter_0.MDFF_1.D1
R a_8336_45777# 46
R a_7142_45777# 46
R a_6032_45777# 46
R 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B 214
= 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.OUT
R 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A 192
= 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.OUT
R a_4838_45777# 46
C 7b_divider_magic_1.7b_counter_0.MDFF_6.QB0 2.0
R 7b_divider_magic_1.7b_counter_0.MDFF_6.QB 343
= 7b_divider_magic_1.7b_counter_0.MDFF_6.QB 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.B
= 7b_divider_magic_1.7b_counter_0.MDFF_6.QB 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.IN1
= 7b_divider_magic_1.7b_counter_0.MDFF_6.QB 7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.QB
= 7b_divider_magic_1.7b_counter_0.MDFF_6.QB 7b_divider_magic_1.7b_counter_0.MDFF_6.D1
R a_3119_45777# 46
R a_1925_45777# 46
R a_815_45777# 46
R a_n379_45777# 46
C 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK0 6.6
R 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 834
= 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VOUT
= 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VIN
= 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.CLK
= 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VIN
R a_8292_45233# 227
R a_7098_45233# 227
R a_5525_45233# 227
R a_4331_45233# 227
R a_3075_45233# 227
R a_1881_45233# 227
R a_308_45233# 227
R a_n886_45233# 227
R a_17537_47086# 46
C 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK0 6.7
R 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 834
= 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VOUT
= 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN
= 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.CLK
= 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN
R a_13039_47086# 46
R 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A 395
R 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A 395
R 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A 395
R 7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A 395
R a_17493_46542# 227
R a_12995_46542# 227
R 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 307
= 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.IN
= 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.D
R 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 307
= 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.IN
= 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT 7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.D
C 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C0 6.1
R 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C 203
= 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C 7b_divider_magic_1.p3_gen_magic_0.AND2_magic_0.OUT
R a_15648_47944# 110
C 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B0 3.3
R 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B 196
= 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B 7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.OUT
R a_15648_48721# 77
C 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C0 5.3
R 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C 203
= 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C 7b_divider_magic_1.p2_gen_magic_0.AND2_magic_0.OUT
R a_11150_47944# 110
C 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B0 3.3
R 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B 196
= 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B 7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.OUT
R a_11150_48721# 77
R a_14677_48177# 289
R a_10179_48177# 289
R a_8336_48911# 46
R 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A 395
R a_7142_48911# 46
R a_6032_48911# 46
R a_4838_48911# 46
R 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A 395
R 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT 218
R a_17043_49684# 14
R 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT 218
R 7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A 299
= 7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.OUT
R a_12545_49684# 14
R 7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A 299
= 7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.OUT
R a_3119_48911# 46
R 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A 395
R a_1925_48911# 46
R a_815_48911# 46
R a_n379_48911# 46
R 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A 395
R a_8292_49879# 227
R a_7098_49879# 227
R a_5525_49663# 227
R a_4331_49663# 227
R a_3075_49879# 227
R a_1881_49879# 227
R a_308_49663# 227
R a_n886_49663# 227
R a_17974_49268# 90
R a_17490_49268# 90
C a_17043_49268#0 2.6
R a_17043_49268# 54
R a_13476_49268# 90
R a_12992_49268# 90
C a_12545_49268#0 2.6
R a_12545_49268# 54
C 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A0 2.2
R 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A 396
= 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_1.VOUT
C 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A0 2.2
R 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A 396
= 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_1.VOUT
R a_15648_50005# 110
R a_15648_50782# 77
R 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT 185
R a_14677_50238# 289
R a_11150_50005# 110
R 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.OUT
R a_11150_50782# 77
R 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A 192
= 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.OUT
R 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.OUT
R 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT 185
R a_10179_50238# 289
R 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.OUT
R a_7259_50987# 225
R a_4463_50883# 225
R 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B 214
= 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.OUT
R 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A 192
= 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.OUT
R 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.OUT
R a_2042_50987# 225
R a_n754_50883# 225
R 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B 214
= 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.OUT
R a_7743_50451# 157
R a_4463_50251# 157
R a_2526_50451# 157
R a_n754_50251# 157
R 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D 328
= 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VOUT
= 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.VOUT
R 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT 218
R 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT 218
R a_17043_53335# 14
R a_15866_53215# 14
C 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT0 2.9
R 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT 283
= 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_1.A
R 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT 218
R 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT 218
R a_7726_52153# 47
R 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D 328
= 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VOUT
= 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.VOUT
R a_8172_52430# 119
R a_12545_53335# 14
R a_11368_53215# 14
C 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT0 3.6
R 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT 230
= 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT 7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.B
C 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT0 2.8
R 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT 283
= 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_1.A
R a_15866_52799# 54
R a_15419_52799# 90
R a_14935_52799# 90
C 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT0 3.6
R 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT 230
= 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT 7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.B
R a_11368_52799# 54
R a_10921_52799# 90
R a_10437_52799# 90
R a_17974_52919# 90
R a_17490_52919# 90
R a_17043_52919# 54
R a_13476_52919# 90
R a_12992_52919# 90
R a_12545_52919# 54
R a_7593_52257# 186
C 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK0 3.4
R 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK 604
= 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VOUT
= 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.VOUT
R a_7726_53017# 47
R a_6032_52887# 46
C 7b_divider_magic_1.7b_counter_0.MDFF_4.LD0 36.1
R 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 5195
= 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.A
= 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.SEL
= 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.A
= 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.SEL
= 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.A
= 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.SEL
= 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_7.LD
= 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.A
= 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.SEL
= 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.A
= 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.SEL
= 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.A
= 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.SEL
= 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_1.LD
= 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.A
= 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.SEL
= 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.A
= 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.SEL
= 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.A
= 7b_divider_magic_1.7b_counter_0.MDFF_4.LD 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.SEL
R a_2509_52153# 47
R a_2955_52430# 119
R a_4838_52887# 46
R 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A 395
R a_7507_52905# 261
R 7b_divider_magic_1.7b_counter_0.MDFF_4.QB 343
= 7b_divider_magic_1.7b_counter_0.MDFF_4.QB 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.B
= 7b_divider_magic_1.7b_counter_0.MDFF_4.QB 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.IN1
= 7b_divider_magic_1.7b_counter_0.MDFF_4.QB 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.QB
= 7b_divider_magic_1.7b_counter_0.MDFF_4.QB 7b_divider_magic_1.7b_counter_0.MDFF_4.D1
C 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q0 2.5
R 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q 227
= 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.B
= 7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.IN1
R a_5525_53639# 227
R a_4331_53639# 227
R a_2376_52257# 186
C 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK0 3.5
R 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK 604
= 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VOUT
= 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.VOUT
R a_2509_53017# 47
R a_815_52887# 46
R a_n379_52887# 46
R 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A 395
R a_2290_52905# 261
R 7b_divider_magic_1.7b_counter_0.MDFF_5.QB 344
= 7b_divider_magic_1.7b_counter_0.MDFF_5.QB 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.B
= 7b_divider_magic_1.7b_counter_0.MDFF_5.QB 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.IN1
= 7b_divider_magic_1.7b_counter_0.MDFF_5.QB 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.QB
= 7b_divider_magic_1.7b_counter_0.MDFF_5.QB 7b_divider_magic_1.7b_counter_0.MDFF_5.D1
C 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q0 2.5
R 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q 227
= 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.B
= 7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.IN1
R a_308_53639# 227
R a_n886_53639# 227
R 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT 185
R 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT 185
R 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT 185
R 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT 185
R 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A 192
= 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.OUT
R 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A 192
= 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.OUT
R a_4463_54859# 225
R 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B 214
= 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B 7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.OUT
R a_4463_54227# 157
R a_n754_54859# 225
R 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B 214
= 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B 7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.OUT
R a_n754_54227# 157
R a_7743_55349# 157
R a_7259_54805# 225
R a_2527_55349# 157
R a_2043_54805# 225
R 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A 192
= 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.OUT
R 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT 218
R a_17043_56822# 14
R 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT 218
R 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B 214
= 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.OUT
R a_15866_56804# 14
R 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT 218
R a_12545_56822# 14
C 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT0 4.2
R 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT 314
= 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT 7b_divider_magic_1.p3_gen_magic_0.AND2_magic_0.A
C 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT0 2.5
R 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT 235
= 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_1.B
R 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT 218
R a_11368_56804# 14
C 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT0 2.6
R 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT 314
= 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT 7b_divider_magic_1.p2_gen_magic_0.AND2_magic_0.A
C 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT0 2.6
R 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT 235
= 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_1.B
R a_8336_56457# 46
R a_7142_56457# 46
R a_17974_56406# 90
R a_17490_56406# 90
R a_15866_56388# 54
R a_15419_56388# 90
R a_8292_55913# 227
R a_7098_55913# 227
R a_14935_56388# 90
R a_17043_56406# 54
R a_13476_56406# 90
R a_12992_56406# 90
R a_11368_56388# 54
R a_10921_56388# 90
R a_10437_56388# 90
R a_12545_56406# 54
C 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q0 2.7
R 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q 227
= 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.B
= 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.IN1
R a_5448_56327# 47
R 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A 192
= 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.OUT
R 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B 214
= 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.OUT
R 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT 185
R 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT 185
R 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT 185
R a_3120_56457# 46
R a_1926_56457# 46
R a_3076_55913# 227
R a_1882_55913# 227
C 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q0 2.6
R 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q 227
= 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.B
= 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.IN1
R a_232_56327# 47
R a_5448_57191# 47
R 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A 395
R a_4935_56558# 261
R a_4518_56914# 119
R a_4518_56714# 186
R 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT 185
R a_232_57191# 47
R 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A 395
R a_n281_56558# 261
R a_n698_56914# 119
R a_n698_56714# 186
C 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK0 3.6
R 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK 604
= 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VOUT
= 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.VOUT
R 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D 328
= 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VOUT
= 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.VOUT
C 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK0 3.6
R 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK 604
= 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VOUT
= 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.VOUT
R 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D 328
= 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VOUT
= 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.VOUT
R a_7743_59325# 157
R a_7259_58781# 225
R a_4463_58893# 225
R a_4463_58693# 157
R a_2527_59325# 157
R a_2043_58781# 225
R a_n753_58893# 225
R a_n753_58693# 157
R 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT 218
C 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B0 8.7
R 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B 464
= 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B 7b_divider_magic_1.p3_gen_magic_0.inverter_magic_0.VOUT
= 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN
R a_17043_60317# 14
R 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT 218
R a_15866_60299# 14
R 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT 218
R a_12545_60317# 14
C 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT0 5.1
R 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT 242
= 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT 7b_divider_magic_1.p3_gen_magic_0.AND2_magic_0.B
C 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT0 3.1
R 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT 240
= 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT 7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_1.C
R 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT 218
R 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A 192
= 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.OUT
R 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B 214
= 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.OUT
R a_11368_60299# 14
R 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.OUT
R 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.OUT
R 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A 192
= 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.OUT
R 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B 214
= 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.OUT
C 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT0 4.8
R 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT 244
= 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT 7b_divider_magic_1.p2_gen_magic_0.AND2_magic_0.B
C 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT0 3.1
R 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT 240
= 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT 7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_1.C
R a_17974_59901# 90
R a_17490_59901# 90
R a_15866_59883# 54
R a_15419_59883# 90
R a_14935_59883# 90
R a_17043_59901# 54
R a_13476_59901# 90
R a_12992_59901# 90
R a_11368_59883# 54
R a_10921_59883# 90
R a_10437_59883# 90
R a_12545_59901# 54
R a_8336_60433# 46
R a_7142_60433# 46
R a_6032_60433# 46
R 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B 214
= 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.OUT
R 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A 192
= 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.OUT
C 7b_divider_magic_1.7b_counter_0.MDFF_0.QB0 2.2
R 7b_divider_magic_1.7b_counter_0.MDFF_0.QB 342
= 7b_divider_magic_1.7b_counter_0.MDFF_0.QB 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.B
= 7b_divider_magic_1.7b_counter_0.MDFF_0.QB 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.IN1
= 7b_divider_magic_1.7b_counter_0.MDFF_0.QB 7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.QB
= 7b_divider_magic_1.7b_counter_0.MDFF_0.QB 7b_divider_magic_1.7b_counter_0.MDFF_0.D1
R a_4838_60433# 46
R a_3120_60433# 46
R a_1926_60433# 46
R a_816_60433# 46
C 7b_divider_magic_1.7b_counter_0.MDFF_3.QB0 2.1
R 7b_divider_magic_1.7b_counter_0.MDFF_3.QB 342
= 7b_divider_magic_1.7b_counter_0.MDFF_3.QB 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.B
= 7b_divider_magic_1.7b_counter_0.MDFF_3.QB 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.IN1
= 7b_divider_magic_1.7b_counter_0.MDFF_3.QB 7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.QB
= 7b_divider_magic_1.7b_counter_0.MDFF_3.QB 7b_divider_magic_1.7b_counter_0.MDFF_3.D1
R a_n378_60433# 46
R a_8292_59889# 227
R a_7098_59889# 227
R a_5525_59889# 227
R a_4331_59889# 227
R a_3076_59889# 227
R a_1882_59889# 227
R a_309_59889# 227
R a_n885_59889# 227
R 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT 185
R 7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT 185
R 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT 185
R 7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT 185
R 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A 395
R 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A 395
R 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A 395
R 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A 395
C 7b_divider_magic_1.LD0 35.3
R 7b_divider_magic_1.LD 3527
= 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.A
= 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.SEL
= 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.A
= 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.SEL
= 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.A
= 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.SEL
= 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_3.LD
= 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.A
= 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.SEL
= 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.A
= 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.SEL
= 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.A
= 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.SEL
= 7b_divider_magic_1.LD 7b_divider_magic_1.7b_counter_0.MDFF_0.LD
