<!doctype html>
<html class="no-js" lang="en">

<head>
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async src="https://www.googletagmanager.com/gtag/js?id=UA-134228602-6"></script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());

    gtag('config', 'UA-134228602-6');
  </script>

  <meta charset="utf-8">
  <meta http-equiv="x-ua-compatible" content="ie=edge">
  <title>üí© üîó üñêüèΩ Caract√©ristiques du tampon FIFO UART dans ESP32 üëé üëë üë©üèæ‚Äçüç≥</title>
  <link rel="icon" type="image/x-icon" href="/favicon.ico" />
  <meta name="description" content="ESP32 a trois UART. Chacun d'entre eux place la m√©moire tampon FIFO du r√©cepteur et la m√©moire tampon FIFO de l'√©metteur dans une m√©moire partag√©e de ...">
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">

  <link rel="stylesheet" href="../../css/main.css">

  <link href="https://fonts.googleapis.com/css?family=Quicksand&display=swap" rel="stylesheet">

  <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
  <script>window.jQuery || document.write('<script src="../../js/vendors/jquery-3.3.1.min.js"><\/script>')</script>

  <script>document.write('<script src="//pagea' + 'd2.googles' + 'yndication.com/pagea' + 'd/js/a' + 'dsby' + 'google.js"><\/script>')</script>
  <script>
        var superSpecialObject = {};
        superSpecialObject['google_a' + 'd_client'] = 'ca-p' + 'ub-6974184241884155';
        superSpecialObject['enable_page_level_a' + 'ds'] = true;
       (window['a' + 'dsbygoogle'] = window['a' + 'dsbygoogle'] || []).push(superSpecialObject);
  </script>
</head>

<body>
  <!--[if lte IE 9]>
    <p class="browserupgrade">You are using an <strong>outdated</strong> browser. Please <a href="https://browsehappy.com/">upgrade your browser</a> to improve your experience and security.</p>
  <![endif]-->
  <header class="page-header js-page-header">
    <a class="page-header-logo-container" href="https://weekly-geekly-es.github.io/index.html"></a>
    <div class="page-header-text">Geekly articles weekly</div>
  </header>
  <section class="page js-page"><h1>Caract√©ristiques du tampon FIFO UART dans ESP32</h1><div class="post__body post__body_full"><div class="post__text post__text-html post__text_v1" id="post-content-body" data-io-article-url="https://habr.com/ru/post/419955/"><p>  ESP32 a trois UART.  Chacun d'entre eux place la m√©moire tampon FIFO du r√©cepteur et la m√©moire tampon FIFO de l'√©metteur dans une m√©moire partag√©e de 1024 octets (manuel de r√©f√©rence technique ESP32 3.5): </p><br><div style="text-align:center;"><img src="https://habrastorage.org/webt/ws/ld/02/wsld02i_kdjqn8vd_f1kajblb3k.png"></div><br><p>  Cependant, lorsque j'ai essay√© d'augmenter la taille du tampon FIFO de l'√©metteur UART2 de 128 √† 256 octets, j'ai re√ßu un effet inattendu - les donn√©es transmises ont g√¢ch√© le tampon FIFO du r√©cepteur UART0, ce qui, selon la documentation, ne devrait pas l'√™tre. </p><a name="habracut"></a><br><p>  Malheureusement dans la documentation (manuel de r√©f√©rence technique ESP32 3.5), il n'y a pas de description des registres de tampon FIFO.  Cependant, dans les fichiers d'en-t√™te esp-idf (dans uart_struct.h) ont √©t√© trouv√©s: </p><br><p>  1) Registre d'√©tat FIFO de la m√©moire tampon de l'√©metteur (d√©calage par rapport √† l'adresse de base 0x5c): </p><br><pre><code class="cpp hljs"><span class="hljs-keyword"><span class="hljs-keyword">union</span></span> { <span class="hljs-class"><span class="hljs-keyword"><span class="hljs-class"><span class="hljs-keyword">struct</span></span></span><span class="hljs-class"> {</span></span> <span class="hljs-keyword"><span class="hljs-keyword">uint32_t</span></span> status:<span class="hljs-number"><span class="hljs-number">24</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">uint32_t</span></span> reserved24: <span class="hljs-number"><span class="hljs-number">8</span></span>; }; <span class="hljs-keyword"><span class="hljs-keyword">uint32_t</span></span> val; } mem_tx_status;</code> </pre> <br><p>  2) Registre d'√©tat FIFO du tampon r√©cepteur (d√©calage par rapport √† l'adresse de base 0x60): </p><br><pre> <code class="cpp hljs"> <span class="hljs-keyword"><span class="hljs-keyword">union</span></span> { <span class="hljs-class"><span class="hljs-keyword"><span class="hljs-class"><span class="hljs-keyword">struct</span></span></span><span class="hljs-class"> {</span></span> <span class="hljs-keyword"><span class="hljs-keyword">uint32_t</span></span> status: <span class="hljs-number"><span class="hljs-number">24</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">uint32_t</span></span> reserved24: <span class="hljs-number"><span class="hljs-number">8</span></span>; }; <span class="hljs-class"><span class="hljs-keyword"><span class="hljs-class"><span class="hljs-keyword">struct</span></span></span><span class="hljs-class"> {</span></span> <span class="hljs-keyword"><span class="hljs-keyword">uint32_t</span></span> reserved0: <span class="hljs-number"><span class="hljs-number">2</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">uint32_t</span></span> rd_addr: <span class="hljs-number"><span class="hljs-number">11</span></span>; <span class="hljs-comment"><span class="hljs-comment">/*This register stores the rx mem read address.*/</span></span> <span class="hljs-keyword"><span class="hljs-keyword">uint32_t</span></span> wr_addr: <span class="hljs-number"><span class="hljs-number">11</span></span>; <span class="hljs-comment"><span class="hljs-comment">/*This register stores the rx mem write address.*/</span></span> <span class="hljs-keyword"><span class="hljs-keyword">uint32_t</span></span> reserved: <span class="hljs-number"><span class="hljs-number">8</span></span>; }; <span class="hljs-keyword"><span class="hljs-keyword">uint32_t</span></span> val; } mem_rx_status;</code> </pre> <br><p>  En supposant que mem_tx_status correspond au but des bits mem_rx_status, nous √©crivons le code suivant pour obtenir les adresses des tampons FIFO: </p><br><pre> <code class="cpp hljs"><span class="hljs-meta"><span class="hljs-meta">#</span><span class="hljs-meta-keyword"><span class="hljs-meta"><span class="hljs-meta-keyword">include</span></span></span><span class="hljs-meta"> </span><span class="hljs-meta-string"><span class="hljs-meta"><span class="hljs-meta-string">"freertos/FreeRTOS.h"</span></span></span><span class="hljs-meta"> #</span><span class="hljs-meta-keyword"><span class="hljs-meta"><span class="hljs-meta-keyword">include</span></span></span><span class="hljs-meta"> </span><span class="hljs-meta-string"><span class="hljs-meta"><span class="hljs-meta-string">"freertos/task.h"</span></span></span><span class="hljs-meta"> #</span><span class="hljs-meta-keyword"><span class="hljs-meta"><span class="hljs-meta-keyword">include</span></span></span><span class="hljs-meta"> </span><span class="hljs-meta-string"><span class="hljs-meta"><span class="hljs-meta-string">&lt;driver/uart.h&gt; void print_uart_st(uart_dev_t *u,int num) { printf("UART%d:\n",num); printf("rx_st=0x%X\n",(unsigned int)u-&gt;mem_rx_status.val); printf("rx_rd=0x%X\n",(unsigned int)u-&gt;mem_rx_status.rd_addr); printf("rx_wr=0x%X\n",(unsigned int)u-&gt;mem_rx_status.wr_addr); uint32_t tx_s = u-&gt;mem_tx_status.val; printf("tx_st=0x%X\n",tx_s); printf("tx_rd=0x%X\n",(tx_s&gt;&gt;2)&amp;2047); printf("tx_wr=0x%X\n",(tx_s&gt;&gt;13)&amp;2047); } uart_config_t uart_config = { .baud_rate = 115200, .data_bits = UART_DATA_8_BITS, .parity = UART_PARITY_DISABLE, .stop_bits = UART_STOP_BITS_1, .flow_ctrl = UART_HW_FLOWCTRL_DISABLE }; void UARTtest(void * param) { uart_param_config(UART_NUM_1,&amp;uart_config); uart_param_config(UART_NUM_2,&amp;uart_config); uart_driver_install(UART_NUM_1, 256, 0, 0, NULL, 0); uart_driver_install(UART_NUM_2, 256, 0, 0, NULL, 0); uart_set_pin(UART_NUM_1, UART_PIN_NO_CHANGE, GPIO_NUM_16, UART_PIN_NO_CHANGE, UART_PIN_NO_CHANGE); uart_set_pin(UART_NUM_2, UART_PIN_NO_CHANGE, GPIO_NUM_16, UART_PIN_NO_CHANGE, UART_PIN_NO_CHANGE); vTaskDelay(1000/portTICK_PERIOD_MS); while (1) { print_uart_st(&amp;UART0,0); print_uart_st(&amp;UART1,1); print_uart_st(&amp;UART2,2); vTaskDelay(2000/portTICK_PERIOD_MS); char s[256]; uart_write_bytes(UART_NUM_1, s, 1); uart_write_bytes(UART_NUM_2, s, 2); if(gets(s)!=NULL) { printf("recived=%s\n",s); } } } void app_main(void) { xTaskCreate(UARTtest, "UARTtest", 4096, NULL, 5, NULL); }</span></span></span></span></code> </pre> <br><p>  Apr√®s le d√©marrage, nous obtenons: </p><br><blockquote>  UART0: <br>  rx_st = 0x300600 <br>  rx_rd = 0x180 <br>  rx_wr = 0x180 <br>  tx_st = 0xCE058 <br>  tx_rd = 0x16 <br>  tx_wr = 0x67 <br>  UART1: <br>  rx_st = 0x400800 <br>  rx_rd = 0x200 <br>  rx_wr = 0x200 <br>  tx_st = 0x100200 <br>  tx_rd = 0x80 <br>  tx_wr = 0x80 <br>  UART2: <br>  rx_st = 0x500A00 <br>  rx_rd = 0x280 <br>  rx_wr = 0x280 <br>  tx_st = 0x200400 <br>  tx_rd = 0x100 <br>  tx_wr = 0x100 <br></blockquote><p>  La sortie s'effectue via UART0, donc tx_wr et tx_rd sont diff√©rents de 0. Selon les r√©sultats obtenus, l'allocation de m√©moire entre les tampons FIFO UART0,1,2 est la suivante: </p><br><table><tbody><tr><th>  Adresses </th><th>  UART </th></tr><tr><td>  0x00 ... 0x7F </td><td>  UART0 TX_FIFO </td></tr><tr><td>  0x80 ... 0xFF </td><td>  UART1 TX_FIFO </td></tr><tr><td>  0x100 ... 0x17F </td><td>  UART2 TX_FIFO </td></tr><tr><td>  0x180 ... 0x1FF </td><td>  UART0 RX_FIFO </td></tr><tr><td>  0x200 ... 0x27F </td><td>  UART1 RX_FIFO </td></tr><tr><td>  0x280 ... 0x2FF </td><td>  UART2 RX_FIFO </td></tr></tbody></table><br><p>  De plus, les registres d'√©tat des tampons FIFO ont une capacit√© en bits de 11 bits, ce qui signifie que la taille de la m√©moire allou√©e pour le tampon FIFO = 2Kb est possible.  Lorsque vous d√©finissez UART0.mem_conf.tx_size = 15 (la m√©moire est allou√©e en morceaux de 128 octets de long), 1920 octets seront allou√©s et le registre tx_wr sera compt√© jusqu'en 1919 pendant la transmission et continuera √† compter jusqu'√† 0.  Cependant, la m√©moire n'est adress√©e que ml.  10 bits, c'est-√†-dire  m√©moire totale r√©elle allou√©e au tampon FIFO = 1 Ko. </p><br><p>  <b>Total:</b> <br><br></p><ol><li>  L'allocation de m√©moire partag√©e allou√©e √† ESP32 pour FIFO UART ne correspond pas au manuel de r√©f√©rence technique 3.5; <br></li><li>  La quantit√© de m√©moire partag√©e FIFO UART = 1 Ko. <br></li></ol><br></div></div><p>Source: <a rel="nofollow" href="https://habr.com/ru/post/fr419955/">https://habr.com/ru/post/fr419955/</a></p>
<section class="more-articles-navigation-panel js-more-articles-navigation-panel">
<h4>More articles:</h4>
<nav class="list-of-articles-container js-list-of-articles-container"><ul class="list-of-pages js-list-of-pages">
<li><a href="../fr419945/index.html">Comment se pr√©parer √† un entretien sur Google et ne pas le passer. Deux fois</a></li>
<li><a href="../fr419947/index.html">Connectez-vous √† PiZeroW avec Raspbian Stretch Lite, sans adaptateurs suppl√©mentaires ni moniteur</a></li>
<li><a href="../fr419949/index.html">Quels codecs vid√©o (non) les navigateurs utilisent-ils pour les appels vid√©o?</a></li>
<li><a href="../fr419951/index.html">Exp√©rience de l'utilisation de WebRTC. Conf√©rence Yandex</a></li>
<li><a href="../fr419953/index.html">J'√©cris un livre sur la premi√®re ¬´notre¬ª startup qui a conquis le monde: aide</a></li>
<li><a href="../fr419961/index.html">Le condens√© de mat√©riaux int√©ressants pour le d√©veloppeur mobile # 265 (6 ao√ªt - 12 ao√ªt)</a></li>
<li><a href="../fr419963/index.html">Nous fabriquons un contr√¥leur "intelligent" pour le climatiseur sur l'ESP8266</a></li>
<li><a href="../fr419965/index.html">Caract√©ristiques de configuration du commutateur ExtremeXOS</a></li>
<li><a href="../fr419969/index.html">Dissimulation en rubis. Masquer √©galement les classes de niveau sup√©rieur</a></li>
<li><a href="../fr419971/index.html">Rocket Lab r√©pare, agrandit et acc√©l√®re</a></li>
</ul></nav>
</section><br />
<a href="../../allArticles.html"><strong>All Articles</strong></a>
<script src="../../js/main.js"></script>

<!-- Yandex.Metrika counter -->
<script type="text/javascript" >
  (function (d, w, c) {
      (w[c] = w[c] || []).push(function() {
          try {
              w.yaCounter57283870 = new Ya.Metrika({
                  id:57283870,
                  clickmap:true,
                  trackLinks:true,
                  accurateTrackBounce:true,
                  webvisor:true
              });
          } catch(e) { }
      });

      var n = d.getElementsByTagName("script")[0],
          s = d.createElement("script"),
          f = function () { n.parentNode.insertBefore(s, n); };
      s.type = "text/javascript";
      s.async = true;
      s.src = "https://mc.yandex.ru/metrika/watch.js";

      if (w.opera == "[object Opera]") {
          d.addEventListener("DOMContentLoaded", f, false);
      } else { f(); }
  })(document, window, "yandex_metrika_callbacks");
</script>
<noscript><div><img src="https://mc.yandex.ru/watch/57283870" style="position:absolute; left:-9999px;" alt="" /></div></noscript>

<!-- Google Analytics -->
  <script>
    window.ga = function () { ga.q.push(arguments) }; ga.q = []; ga.l = +new Date;
    ga('create', 'UA-134228602-6', 'auto'); ga('send', 'pageview')
  </script>
  <script src="https://www.google-analytics.com/analytics.js" async defer></script>

</section>

<footer class="page-footer">
  <div class="page-footer-legal-info-container page-footer-element">
    <p>
      Weekly-Geekly ES | <span class="page-footer-legal-info-year js-page-footer-legal-info-year">2019</span>
    </p>
  </div>
  <div class="page-footer-counters-container page-footer-element">
    <a class="page-footer-counter-clustrmap" href='#'  title='Visit tracker'><img src='https://clustrmaps.com/map_v2.png?cl=698e5a&w=271&t=t&d=9uU9J9pq8z7k8xEBHYSfs6DenIBAHs3vLIHcPIJW9d0&co=3a3a3a&ct=ffffff'/></a>
  </div>
</footer>
  
</body>

</html>