Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jun 24 02:37:31 2021
| Host         : DESKTOP-2IQELU5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mod_mul_with_oled_control_sets_placed.rpt
| Design       : mod_mul_with_oled
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    40 |
| Unused register locations in slices containing registers |   133 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              49 |           14 |
| Yes          | No                    | No                     |             443 |          122 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             121 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                    Enable Signal                    |                         Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | Initialize/temp_vdd2_out                            |                                                                 |                1 |              1 |
|  clk_IBUF_BUFG | Initialize/temp_vbat3_out                           |                                                                 |                1 |              1 |
|  clk_IBUF_BUFG | Initialize/spi_comp/current_state_n_0               | rst_IBUF                                                        |                1 |              3 |
|  clk_IBUF_BUFG | Drive_OLED_Screen/spi_comp/current_state_n_0        | rst_IBUF                                                        |                1 |              3 |
|  clk_IBUF_BUFG | Drive_OLED_Screen/after_char_state                  | Drive_OLED_Screen/temp_char[6]_i_1_n_0                          |                1 |              4 |
|  clk_IBUF_BUFG | Drive_OLED_Screen/E[0]                              | rst_IBUF                                                        |                3 |              4 |
|  clk_IBUF_BUFG | Drive_OLED_Screen/temp_sdata[5]_i_1_n_0             | Drive_OLED_Screen/temp_sdata[7]_i_1__0_n_0                      |                1 |              4 |
|  clk_IBUF_BUFG | Drive_OLED_Screen/temp_sdata[5]_i_1_n_0             |                                                                 |                1 |              4 |
|  clk_IBUF_BUFG | start                                               | rst_IBUF                                                        |                2 |              4 |
|  clk_IBUF_BUFG |                                                     | Drive_OLED_Screen/spi_comp/counter                              |                1 |              5 |
|  clk_IBUF_BUFG | Initialize/delay_comp/E[0]                          | rst_IBUF                                                        |                2 |              5 |
|  clk_IBUF_BUFG |                                                     | Initialize/spi_comp/counter                                     |                1 |              5 |
|  clk_IBUF_BUFG |                                                     | rst_IBUF                                                        |                2 |              5 |
|  clk_IBUF_BUFG | Drive_OLED_Screen/g0_b0__0_n_0                      |                                                                 |                2 |              5 |
|  clk_IBUF_BUFG | Drive_OLED_Screen/after_page_state                  |                                                                 |                1 |              5 |
|  clk_IBUF_BUFG | Drive_OLED_Screen/delay_comp/E[0]                   |                                                                 |                2 |              5 |
|  clk_IBUF_BUFG | Drive_OLED_Screen/spi_comp/temp_sdata               | Drive_OLED_Screen/spi_comp/FSM_onehot_current_state_reg_n_0_[0] |                2 |              5 |
|  clk_IBUF_BUFG | Initialize/spi_comp/temp_sdata                      | Initialize/spi_comp/FSM_onehot_current_state_reg_n_0_[0]        |                2 |              5 |
|  clk_IBUF_BUFG | Initialize/after_state__0                           |                                                                 |                1 |              5 |
|  clk_IBUF_BUFG | Drive_OLED_Screen/spi_comp/shift_register           |                                                                 |                2 |              7 |
|  clk_IBUF_BUFG | Initialize/spi_comp/shift_register_0                |                                                                 |                2 |              7 |
|  clk_IBUF_BUFG | Drive_OLED_Screen/after_char_state                  |                                                                 |                5 |              8 |
|  clk_IBUF_BUFG | Initialize/g0_b0__3_n_0                             |                                                                 |                2 |              8 |
|  clk_IBUF_BUFG | Drive_OLED_Screen/g0_b0__1_n_0                      |                                                                 |                3 |             10 |
|  clk_IBUF_BUFG | Initialize/delay_comp/clk_counter_i_1_n_0           | Initialize/delay_comp/ms_counter[0]_i_1_n_0                     |                3 |             12 |
|  clk_IBUF_BUFG | Drive_OLED_Screen/current_screen[3,6]               | Drive_OLED_Screen/current_screen[0,3][6]_i_1_n_0                |                3 |             12 |
|  clk_IBUF_BUFG | Drive_OLED_Screen/delay_comp/clk_counter_i_1__0_n_0 | Drive_OLED_Screen/delay_comp/ms_counter[0]_i_1__0_n_0           |                3 |             12 |
|  clk_IBUF_BUFG | Drive_OLED_Screen/current_screen[3,6]               |                                                                 |                4 |             14 |
|  clk_IBUF_BUFG |                                                     |                                                                 |                7 |             14 |
|  clk_IBUF_BUFG | barret/z[15]_i_2_n_0                                | barret/z[15]_i_1_n_0                                            |                2 |             16 |
|  clk_IBUF_BUFG | barret/E[0]                                         | rst_IBUF                                                        |                2 |             16 |
|  clk_IBUF_BUFG | next_state                                          | a_reg[15]_i_1_n_0                                               |                2 |             16 |
|  clk_IBUF_BUFG |                                                     | Initialize/delay_comp/clk_counter__0                            |                5 |             17 |
|  clk_IBUF_BUFG |                                                     | Drive_OLED_Screen/delay_comp/clk_counter__0                     |                5 |             17 |
|  clk_IBUF_BUFG | barret/t_reg__0                                     |                                                                 |               14 |             52 |
|  clk_IBUF_BUFG | barret/t                                            |                                                                 |               12 |             52 |
|  clk_IBUF_BUFG | barret/z_reg__0                                     |                                                                 |               16 |             64 |
|  clk_IBUF_BUFG | barret/z_reg3                                       |                                                                 |               17 |             64 |
|  clk_IBUF_BUFG | barret/y_reg                                        |                                                                 |               19 |             65 |
|  clk_IBUF_BUFG | barret/z_reg2                                       |                                                                 |               17 |             66 |
+----------------+-----------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 3      |                     2 |
| 4      |                     5 |
| 5      |                    10 |
| 7      |                     2 |
| 8      |                     2 |
| 10     |                     1 |
| 12     |                     3 |
| 14     |                     2 |
| 16+    |                    11 |
+--------+-----------------------+


