{
  "module_name": "rohm-bd71828.h",
  "hash_id": "4c3a5868886a5545f8b9ad9ff5bd1d19a075fd0eaf3e2cf197c2e4be44d19a91",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/rohm-bd71828.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_BD71828_H__\n#define __LINUX_MFD_BD71828_H__\n\n#include <linux/mfd/rohm-generic.h>\n#include <linux/mfd/rohm-shared.h>\n\n \nenum {\n\tBD71828_BUCK1,\n\tBD71828_BUCK2,\n\tBD71828_BUCK3,\n\tBD71828_BUCK4,\n\tBD71828_BUCK5,\n\tBD71828_BUCK6,\n\tBD71828_BUCK7,\n\tBD71828_LDO1,\n\tBD71828_LDO2,\n\tBD71828_LDO3,\n\tBD71828_LDO4,\n\tBD71828_LDO5,\n\tBD71828_LDO6,\n\tBD71828_LDO_SNVS,\n\tBD71828_REGULATOR_AMOUNT,\n};\n\n#define BD71828_BUCK1267_VOLTS\t\t0x100\n#define BD71828_BUCK3_VOLTS\t\t0x20\n#define BD71828_BUCK4_VOLTS\t\t0x40\n#define BD71828_BUCK5_VOLTS\t\t0x20\n#define BD71828_LDO_VOLTS\t\t0x40\n \n#define BD71828_LDO_6_VOLTAGE\t\t1800000\n\n \n\n \n#define BD71828_REG_PS_CTRL_1\t\t0x04\n#define BD71828_REG_PS_CTRL_2\t\t0x05\n#define BD71828_REG_PS_CTRL_3\t\t0x06\n\n\n#define BD71828_MASK_RUN_LVL_CTRL\t0x30\n\n \n\n#define BD71828_MASK_RAMP_DELAY\t\t0x6\n\n#define BD71828_MASK_RUN_EN\t\t0x08\n#define BD71828_MASK_SUSP_EN\t\t0x04\n#define BD71828_MASK_IDLE_EN\t\t0x02\n#define BD71828_MASK_LPSR_EN\t\t0x01\n\n#define BD71828_MASK_RUN0_EN\t\t0x01\n#define BD71828_MASK_RUN1_EN\t\t0x02\n#define BD71828_MASK_RUN2_EN\t\t0x04\n#define BD71828_MASK_RUN3_EN\t\t0x08\n\n#define BD71828_MASK_DVS_BUCK1_CTRL\t0x10\n#define BD71828_DVS_BUCK1_CTRL_I2C\t0\n#define BD71828_DVS_BUCK1_USE_RUNLVL\t0x10\n\n#define BD71828_MASK_DVS_BUCK2_CTRL\t0x20\n#define BD71828_DVS_BUCK2_CTRL_I2C\t0\n#define BD71828_DVS_BUCK2_USE_RUNLVL\t0x20\n\n#define BD71828_MASK_DVS_BUCK6_CTRL\t0x40\n#define BD71828_DVS_BUCK6_CTRL_I2C\t0\n#define BD71828_DVS_BUCK6_USE_RUNLVL\t0x40\n\n#define BD71828_MASK_DVS_BUCK7_CTRL\t0x80\n#define BD71828_DVS_BUCK7_CTRL_I2C\t0\n#define BD71828_DVS_BUCK7_USE_RUNLVL\t0x80\n\n#define BD71828_MASK_BUCK1267_VOLT\t0xff\n#define BD71828_MASK_BUCK3_VOLT\t\t0x1f\n#define BD71828_MASK_BUCK4_VOLT\t\t0x3f\n#define BD71828_MASK_BUCK5_VOLT\t\t0x1f\n#define BD71828_MASK_LDO_VOLT\t\t0x3f\n\n \n#define BD71828_REG_BUCK1_EN\t\t0x08\n#define BD71828_REG_BUCK1_CTRL\t\t0x09\n#define BD71828_REG_BUCK1_MODE\t\t0x0a\n#define BD71828_REG_BUCK1_IDLE_VOLT\t0x0b\n#define BD71828_REG_BUCK1_SUSP_VOLT\t0x0c\n#define BD71828_REG_BUCK1_VOLT\t\t0x0d\n\n#define BD71828_REG_BUCK2_EN\t\t0x12\n#define BD71828_REG_BUCK2_CTRL\t\t0x13\n#define BD71828_REG_BUCK2_MODE\t\t0x14\n#define BD71828_REG_BUCK2_IDLE_VOLT\t0x15\n#define BD71828_REG_BUCK2_SUSP_VOLT\t0x16\n#define BD71828_REG_BUCK2_VOLT\t\t0x17\n\n#define BD71828_REG_BUCK3_EN\t\t0x1c\n#define BD71828_REG_BUCK3_MODE\t\t0x1d\n#define BD71828_REG_BUCK3_VOLT\t\t0x1e\n\n#define BD71828_REG_BUCK4_EN\t\t0x1f\n#define BD71828_REG_BUCK4_MODE\t\t0x20\n#define BD71828_REG_BUCK4_VOLT\t\t0x21\n\n#define BD71828_REG_BUCK5_EN\t\t0x22\n#define BD71828_REG_BUCK5_MODE\t\t0x23\n#define BD71828_REG_BUCK5_VOLT\t\t0x24\n\n#define BD71828_REG_BUCK6_EN\t\t0x25\n#define BD71828_REG_BUCK6_CTRL\t\t0x26\n#define BD71828_REG_BUCK6_MODE\t\t0x27\n#define BD71828_REG_BUCK6_IDLE_VOLT\t0x28\n#define BD71828_REG_BUCK6_SUSP_VOLT\t0x29\n#define BD71828_REG_BUCK6_VOLT\t\t0x2a\n\n#define BD71828_REG_BUCK7_EN\t\t0x2f\n#define BD71828_REG_BUCK7_CTRL\t\t0x30\n#define BD71828_REG_BUCK7_MODE\t\t0x31\n#define BD71828_REG_BUCK7_IDLE_VOLT\t0x32\n#define BD71828_REG_BUCK7_SUSP_VOLT\t0x33\n#define BD71828_REG_BUCK7_VOLT\t\t0x34\n\n#define BD71828_REG_LDO1_EN\t\t0x39\n#define BD71828_REG_LDO1_VOLT\t\t0x3a\n#define BD71828_REG_LDO2_EN\t\t0x3b\n#define BD71828_REG_LDO2_VOLT\t\t0x3c\n#define BD71828_REG_LDO3_EN\t\t0x3d\n#define BD71828_REG_LDO3_VOLT\t\t0x3e\n#define BD71828_REG_LDO4_EN\t\t0x3f\n#define BD71828_REG_LDO4_VOLT\t\t0x40\n#define BD71828_REG_LDO5_EN\t\t0x41\n#define BD71828_REG_LDO5_VOLT\t\t0x43\n#define BD71828_REG_LDO5_VOLT_OPT\t0x42\n#define BD71828_REG_LDO6_EN\t\t0x44\n\n#define BD71828_REG_LDO7_EN\t\t0x45\n#define BD71828_REG_LDO7_VOLT\t\t0x46\n\n \n\n#define BD71828_GPIO_DRIVE_MASK\t\t0x2\n#define BD71828_GPIO_OPEN_DRAIN\t\t0x0\n#define BD71828_GPIO_PUSH_PULL\t\t0x2\n#define BD71828_GPIO_OUT_HI\t\t0x1\n#define BD71828_GPIO_OUT_LO\t\t0x0\n#define BD71828_GPIO_OUT_MASK\t\t0x1\n\n#define BD71828_REG_GPIO_CTRL1\t\t0x47\n#define BD71828_REG_GPIO_CTRL2\t\t0x48\n#define BD71828_REG_GPIO_CTRL3\t\t0x49\n#define BD71828_REG_IO_STAT\t\t0xed\n\n \n#define BD71828_REG_OUT32K\t\t0x4b\n\n \n#define BD71828_REG_RTC_SEC\t\t0x4c\n#define BD71828_REG_RTC_MINUTE\t\t0x4d\n#define BD71828_REG_RTC_HOUR\t\t0x4e\n#define BD71828_REG_RTC_WEEK\t\t0x4f\n#define BD71828_REG_RTC_DAY\t\t0x50\n#define BD71828_REG_RTC_MONTH\t\t0x51\n#define BD71828_REG_RTC_YEAR\t\t0x52\n\n#define BD71828_REG_RTC_ALM0_SEC\t0x53\n#define BD71828_REG_RTC_ALM_START\tBD71828_REG_RTC_ALM0_SEC\n#define BD71828_REG_RTC_ALM0_MINUTE\t0x54\n#define BD71828_REG_RTC_ALM0_HOUR\t0x55\n#define BD71828_REG_RTC_ALM0_WEEK\t0x56\n#define BD71828_REG_RTC_ALM0_DAY\t0x57\n#define BD71828_REG_RTC_ALM0_MONTH\t0x58\n#define BD71828_REG_RTC_ALM0_YEAR\t0x59\n#define BD71828_REG_RTC_ALM0_MASK\t0x61\n\n#define BD71828_REG_RTC_ALM1_SEC\t0x5a\n#define BD71828_REG_RTC_ALM1_MINUTE\t0x5b\n#define BD71828_REG_RTC_ALM1_HOUR\t0x5c\n#define BD71828_REG_RTC_ALM1_WEEK\t0x5d\n#define BD71828_REG_RTC_ALM1_DAY\t0x5e\n#define BD71828_REG_RTC_ALM1_MONTH\t0x5f\n#define BD71828_REG_RTC_ALM1_YEAR\t0x60\n#define BD71828_REG_RTC_ALM1_MASK\t0x62\n\n#define BD71828_REG_RTC_ALM2\t\t0x63\n#define BD71828_REG_RTC_START\t\tBD71828_REG_RTC_SEC\n\n \n#define BD71828_REG_CHG_STATE\t\t0x65\n#define BD71828_REG_CHG_FULL\t\t0xd2\n\n \n#define BD71828_REG_LED_CTRL\t\t0x4A\n#define BD71828_MASK_LED_AMBER\t\t0x80\n#define BD71828_MASK_LED_GREEN\t\t0x40\n#define BD71828_LED_ON\t\t\t0xff\n#define BD71828_LED_OFF\t\t\t0x0\n\n \n#define BD71828_REG_INT_MASK_BUCK\t0xd3\n#define BD71828_REG_INT_MASK_DCIN1\t0xd4\n#define BD71828_REG_INT_MASK_DCIN2\t0xd5\n#define BD71828_REG_INT_MASK_VSYS\t0xd6\n#define BD71828_REG_INT_MASK_CHG\t0xd7\n#define BD71828_REG_INT_MASK_BAT\t0xd8\n#define BD71828_REG_INT_MASK_BAT_MON1\t0xd9\n#define BD71828_REG_INT_MASK_BAT_MON2\t0xda\n#define BD71828_REG_INT_MASK_BAT_MON3\t0xdb\n#define BD71828_REG_INT_MASK_BAT_MON4\t0xdc\n#define BD71828_REG_INT_MASK_TEMP\t0xdd\n#define BD71828_REG_INT_MASK_RTC\t0xde\n\n#define BD71828_REG_INT_MAIN\t\t0xdf\n#define BD71828_REG_INT_BUCK\t\t0xe0\n#define BD71828_REG_INT_DCIN1\t\t0xe1\n#define BD71828_REG_INT_DCIN2\t\t0xe2\n#define BD71828_REG_INT_VSYS\t\t0xe3\n#define BD71828_REG_INT_CHG\t\t0xe4\n#define BD71828_REG_INT_BAT\t\t0xe5\n#define BD71828_REG_INT_BAT_MON1\t0xe6\n#define BD71828_REG_INT_BAT_MON2\t0xe7\n#define BD71828_REG_INT_BAT_MON3\t0xe8\n#define BD71828_REG_INT_BAT_MON4\t0xe9\n#define BD71828_REG_INT_TEMP\t\t0xea\n#define BD71828_REG_INT_RTC\t\t0xeb\n#define BD71828_REG_INT_UPDATE\t\t0xec\n\n#define BD71828_MAX_REGISTER BD71828_REG_IO_STAT\n\n \nenum {\n\tBD71828_INT_BUCK,\n#define BD71828_INT_BUCK_MASK BIT(BD71828_INT_BUCK)\n\tBD71828_INT_DCIN,\n#define BD71828_INT_DCIN_MASK BIT(BD71828_INT_DCIN)\n\tBD71828_INT_VSYS,\n#define BD71828_INT_VSYS_MASK BIT(BD71828_INT_VSYS)\n\tBD71828_INT_CHG,\n#define BD71828_INT_CHG_MASK BIT(BD71828_INT_CHG)\n\tBD71828_INT_BAT,\n#define BD71828_INT_BAT_MASK BIT(BD71828_INT_BAT)\n\tBD71828_INT_BAT_MON,\n#define BD71828_INT_BAT_MON_MASK BIT(BD71828_INT_BAT_MON)\n\tBD71828_INT_TEMP,\n#define BD71828_INT_TEMP_MASK BIT(BD71828_INT_TEMP)\n\tBD71828_INT_RTC,\n#define BD71828_INT_RTC_MASK BIT(BD71828_INT_RTC)\n};\n\n \nenum {\n\t \n\tBD71828_INT_BUCK1_OCP,\n\tBD71828_INT_BUCK2_OCP,\n\tBD71828_INT_BUCK3_OCP,\n\tBD71828_INT_BUCK4_OCP,\n\tBD71828_INT_BUCK5_OCP,\n\tBD71828_INT_BUCK6_OCP,\n\tBD71828_INT_BUCK7_OCP,\n\tBD71828_INT_PGFAULT,\n\t \n\tBD71828_INT_DCIN_DET,\n\tBD71828_INT_DCIN_RMV,\n\tBD71828_INT_CLPS_OUT,\n\tBD71828_INT_CLPS_IN,\n\t \n\tBD71828_INT_DCIN_MON_RES,\n\tBD71828_INT_DCIN_MON_DET,\n\tBD71828_INT_LONGPUSH,\n\tBD71828_INT_MIDPUSH,\n\tBD71828_INT_SHORTPUSH,\n\tBD71828_INT_PUSH,\n\tBD71828_INT_WDOG,\n\tBD71828_INT_SWRESET,\n\t \n\tBD71828_INT_VSYS_UV_RES,\n\tBD71828_INT_VSYS_UV_DET,\n\tBD71828_INT_VSYS_LOW_RES,\n\tBD71828_INT_VSYS_LOW_DET,\n\tBD71828_INT_VSYS_HALL_IN,\n\tBD71828_INT_VSYS_HALL_TOGGLE,\n\tBD71828_INT_VSYS_MON_RES,\n\tBD71828_INT_VSYS_MON_DET,\n\t \n\tBD71828_INT_CHG_DCIN_ILIM,\n\tBD71828_INT_CHG_TOPOFF_TO_DONE,\n\tBD71828_INT_CHG_WDG_TEMP,\n\tBD71828_INT_CHG_WDG_TIME,\n\tBD71828_INT_CHG_RECHARGE_RES,\n\tBD71828_INT_CHG_RECHARGE_DET,\n\tBD71828_INT_CHG_RANGED_TEMP_TRANSITION,\n\tBD71828_INT_CHG_STATE_TRANSITION,\n\t \n\tBD71828_INT_BAT_TEMP_NORMAL,\n\tBD71828_INT_BAT_TEMP_ERANGE,\n\tBD71828_INT_BAT_TEMP_WARN,\n\tBD71828_INT_BAT_REMOVED,\n\tBD71828_INT_BAT_DETECTED,\n\tBD71828_INT_THERM_REMOVED,\n\tBD71828_INT_THERM_DETECTED,\n\t \n\tBD71828_INT_BAT_DEAD,\n\tBD71828_INT_BAT_SHORTC_RES,\n\tBD71828_INT_BAT_SHORTC_DET,\n\tBD71828_INT_BAT_LOW_VOLT_RES,\n\tBD71828_INT_BAT_LOW_VOLT_DET,\n\tBD71828_INT_BAT_OVER_VOLT_RES,\n\tBD71828_INT_BAT_OVER_VOLT_DET,\n\t \n\tBD71828_INT_BAT_MON_RES,\n\tBD71828_INT_BAT_MON_DET,\n\t \n\tBD71828_INT_BAT_CC_MON1,\n\tBD71828_INT_BAT_CC_MON2,\n\tBD71828_INT_BAT_CC_MON3,\n\t \n\tBD71828_INT_BAT_OVER_CURR_1_RES,\n\tBD71828_INT_BAT_OVER_CURR_1_DET,\n\tBD71828_INT_BAT_OVER_CURR_2_RES,\n\tBD71828_INT_BAT_OVER_CURR_2_DET,\n\tBD71828_INT_BAT_OVER_CURR_3_RES,\n\tBD71828_INT_BAT_OVER_CURR_3_DET,\n\t \n\tBD71828_INT_TEMP_BAT_LOW_RES,\n\tBD71828_INT_TEMP_BAT_LOW_DET,\n\tBD71828_INT_TEMP_BAT_HI_RES,\n\tBD71828_INT_TEMP_BAT_HI_DET,\n\tBD71828_INT_TEMP_CHIP_OVER_125_RES,\n\tBD71828_INT_TEMP_CHIP_OVER_125_DET,\n\tBD71828_INT_TEMP_CHIP_OVER_VF_DET,\n\tBD71828_INT_TEMP_CHIP_OVER_VF_RES,\n\t \n\tBD71828_INT_RTC0,\n\tBD71828_INT_RTC1,\n\tBD71828_INT_RTC2,\n};\n\n#define BD71828_INT_BUCK1_OCP_MASK\t\t\t0x1\n#define BD71828_INT_BUCK2_OCP_MASK\t\t\t0x2\n#define BD71828_INT_BUCK3_OCP_MASK\t\t\t0x4\n#define BD71828_INT_BUCK4_OCP_MASK\t\t\t0x8\n#define BD71828_INT_BUCK5_OCP_MASK\t\t\t0x10\n#define BD71828_INT_BUCK6_OCP_MASK\t\t\t0x20\n#define BD71828_INT_BUCK7_OCP_MASK\t\t\t0x40\n#define BD71828_INT_PGFAULT_MASK\t\t\t0x80\n\n#define BD71828_INT_DCIN_DET_MASK\t\t\t0x1\n#define BD71828_INT_DCIN_RMV_MASK\t\t\t0x2\n#define BD71828_INT_CLPS_OUT_MASK\t\t\t0x4\n#define BD71828_INT_CLPS_IN_MASK\t\t\t0x8\n\t \n#define BD71828_INT_DCIN_MON_RES_MASK\t\t\t0x1\n#define BD71828_INT_DCIN_MON_DET_MASK\t\t\t0x2\n#define BD71828_INT_LONGPUSH_MASK\t\t\t0x4\n#define BD71828_INT_MIDPUSH_MASK\t\t\t0x8\n#define BD71828_INT_SHORTPUSH_MASK\t\t\t0x10\n#define BD71828_INT_PUSH_MASK\t\t\t\t0x20\n#define BD71828_INT_WDOG_MASK\t\t\t\t0x40\n#define BD71828_INT_SWRESET_MASK\t\t\t0x80\n\t \n#define BD71828_INT_VSYS_UV_RES_MASK\t\t\t0x1\n#define BD71828_INT_VSYS_UV_DET_MASK\t\t\t0x2\n#define BD71828_INT_VSYS_LOW_RES_MASK\t\t\t0x4\n#define BD71828_INT_VSYS_LOW_DET_MASK\t\t\t0x8\n#define BD71828_INT_VSYS_HALL_IN_MASK\t\t\t0x10\n#define BD71828_INT_VSYS_HALL_TOGGLE_MASK\t\t0x20\n#define BD71828_INT_VSYS_MON_RES_MASK\t\t\t0x40\n#define BD71828_INT_VSYS_MON_DET_MASK\t\t\t0x80\n\t \n#define BD71828_INT_CHG_DCIN_ILIM_MASK\t\t\t0x1\n#define BD71828_INT_CHG_TOPOFF_TO_DONE_MASK\t\t0x2\n#define BD71828_INT_CHG_WDG_TEMP_MASK\t\t\t0x4\n#define BD71828_INT_CHG_WDG_TIME_MASK\t\t\t0x8\n#define BD71828_INT_CHG_RECHARGE_RES_MASK\t\t0x10\n#define BD71828_INT_CHG_RECHARGE_DET_MASK\t\t0x20\n#define BD71828_INT_CHG_RANGED_TEMP_TRANSITION_MASK\t0x40\n#define BD71828_INT_CHG_STATE_TRANSITION_MASK\t\t0x80\n\t \n#define BD71828_INT_BAT_TEMP_NORMAL_MASK\t\t0x1\n#define BD71828_INT_BAT_TEMP_ERANGE_MASK\t\t0x2\n#define BD71828_INT_BAT_TEMP_WARN_MASK\t\t\t0x4\n#define BD71828_INT_BAT_REMOVED_MASK\t\t\t0x10\n#define BD71828_INT_BAT_DETECTED_MASK\t\t\t0x20\n#define BD71828_INT_THERM_REMOVED_MASK\t\t\t0x40\n#define BD71828_INT_THERM_DETECTED_MASK\t\t\t0x80\n\t \n#define BD71828_INT_BAT_DEAD_MASK\t\t\t0x2\n#define BD71828_INT_BAT_SHORTC_RES_MASK\t\t\t0x4\n#define BD71828_INT_BAT_SHORTC_DET_MASK\t\t\t0x8\n#define BD71828_INT_BAT_LOW_VOLT_RES_MASK\t\t0x10\n#define BD71828_INT_BAT_LOW_VOLT_DET_MASK\t\t0x20\n#define BD71828_INT_BAT_OVER_VOLT_RES_MASK\t\t0x40\n#define BD71828_INT_BAT_OVER_VOLT_DET_MASK\t\t0x80\n\t \n#define BD71828_INT_BAT_MON_RES_MASK\t\t\t0x1\n#define BD71828_INT_BAT_MON_DET_MASK\t\t\t0x2\n\t \n#define BD71828_INT_BAT_CC_MON1_MASK\t\t\t0x1\n#define BD71828_INT_BAT_CC_MON2_MASK\t\t\t0x2\n#define BD71828_INT_BAT_CC_MON3_MASK\t\t\t0x4\n\t \n#define BD71828_INT_BAT_OVER_CURR_1_RES_MASK\t\t0x1\n#define BD71828_INT_BAT_OVER_CURR_1_DET_MASK\t\t0x2\n#define BD71828_INT_BAT_OVER_CURR_2_RES_MASK\t\t0x4\n#define BD71828_INT_BAT_OVER_CURR_2_DET_MASK\t\t0x8\n#define BD71828_INT_BAT_OVER_CURR_3_RES_MASK\t\t0x10\n#define BD71828_INT_BAT_OVER_CURR_3_DET_MASK\t\t0x20\n\t \n#define BD71828_INT_TEMP_BAT_LOW_RES_MASK\t\t0x1\n#define BD71828_INT_TEMP_BAT_LOW_DET_MASK\t\t0x2\n#define BD71828_INT_TEMP_BAT_HI_RES_MASK\t\t0x4\n#define BD71828_INT_TEMP_BAT_HI_DET_MASK\t\t0x8\n#define BD71828_INT_TEMP_CHIP_OVER_125_RES_MASK\t\t0x10\n#define BD71828_INT_TEMP_CHIP_OVER_125_DET_MASK\t\t0x20\n#define BD71828_INT_TEMP_CHIP_OVER_VF_RES_MASK\t\t0x40\n#define BD71828_INT_TEMP_CHIP_OVER_VF_DET_MASK\t\t0x80\n\t \n#define BD71828_INT_RTC0_MASK\t\t\t\t0x1\n#define BD71828_INT_RTC1_MASK\t\t\t\t0x2\n#define BD71828_INT_RTC2_MASK\t\t\t\t0x4\n\n#define BD71828_OUT_TYPE_MASK\t\t\t\t0x2\n#define BD71828_OUT_TYPE_OPEN_DRAIN\t\t\t0x0\n#define BD71828_OUT_TYPE_CMOS\t\t\t\t0x2\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}