Flow report for test
Sun Jun 14 15:18:58 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Sun Jun 14 15:18:58 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; test                                        ;
; Top-level Entity Name              ; test_alg                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 114 / 6,272 ( 2 % )                         ;
;     Total combinational functions  ; 114 / 6,272 ( 2 % )                         ;
;     Dedicated logic registers      ; 10 / 6,272 ( < 1 % )                        ;
; Total registers                    ; 10                                          ;
; Total pins                         ; 29 / 92 ( 32 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
; Device                             ; EP4CE6E22C6                                 ;
; Timing Models                      ; Final                                       ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 06/02/2020 21:26:57 ;
; Main task         ; Compilation         ;
; Revision Name     ; test                ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                  ;
+-------------------------------------+--------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                                        ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+--------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 229549749933847.159112241711960                              ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; On                                                           ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR       ; D:/AlteraProjects/stand_test_algoritm/Test4/simulation/qsim/ ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                                  ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)                                    ; <None>        ; --          ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                       ; --            ; test_alg    ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                       ; --            ; test_alg    ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                       ; --            ; test_alg    ; Top            ;
; TOP_LEVEL_ENTITY                    ; test_alg                                                     ; test          ; --          ; --             ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS  ; Off                                                          ; --            ; --          ; eda_blast_fpga ;
+-------------------------------------+--------------------------------------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:10     ; 1.0                     ; 4803 MB             ; 00:00:22                           ;
; Fitter               ; 00:00:05     ; 1.0                     ; 5506 MB             ; 00:00:06                           ;
; Assembler            ; 00:00:01     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:02     ; 1.0                     ; 4778 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4645 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4635 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4644 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4635 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4644 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4627 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4636 MB             ; 00:00:01                           ;
; Total                ; 00:00:24     ; --                      ; --                  ; 00:00:37                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-1IJEN2J  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; DESKTOP-1IJEN2J  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; DESKTOP-1IJEN2J  ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; DESKTOP-1IJEN2J  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-1IJEN2J  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-1IJEN2J  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-1IJEN2J  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-1IJEN2J  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-1IJEN2J  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-1IJEN2J  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-1IJEN2J  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off test -c test
quartus_fit --read_settings_files=off --write_settings_files=off test -c test
quartus_asm --read_settings_files=off --write_settings_files=off test -c test
quartus_sta test -c test
quartus_eda --read_settings_files=off --write_settings_files=off test -c test
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off test -c test --vector_source=C:/test-stands/stand_test_algoritm/stand/Waveform.vwf --testbench_file=C:/test-stands/stand_test_algoritm/stand/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/test-stands/stand_test_algoritm/stand/simulation/qsim/ test -c test
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off test -c test --vector_source=C:/test-stands/stand_test_algoritm/stand/Waveform.vwf --testbench_file=C:/test-stands/stand_test_algoritm/stand/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/test-stands/stand_test_algoritm/stand/simulation/qsim/ test -c test
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off test -c test --vector_source=C:/test-stands/stand_test_algoritm/stand/Waveform.vwf --testbench_file=C:/test-stands/stand_test_algoritm/stand/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/test-stands/stand_test_algoritm/stand/simulation/qsim/ test -c test



