<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 38th Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 38th Design Automation Conference" title="Proceedings of the 38th Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/2001/DAC-2001.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2><br/><em>Proceedings of the 38th Design Automation Conference</em><br/>DAC, 2001.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/dac/2001">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+38th+Design+Automation+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick=""/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-2001,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=378239">378239</a>",
</span>	address       = "Las Vegas, Nevada, USA",
	booktitle     = "{DAC}",
<span id="isbn">	isbn          = "1-58113-297-2",
</span>	publisher     = "{ACM}",
	title         = "{Proceedings of the 38th Design Automation Conference}",
	year          = 2001,
}</pre>
</div>
<hr/>
<h3>Contents (153 items)</h3><dl class="toc"><div class="rbox"><span class="tag">33 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">18 ×<a href="tag/analysis.html">#analysis</a></span><br/><span class="tag">18 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">15 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">10 ×<a href="tag/architecture.html">#architecture</a></span><br/><span class="tag">10 ×<a href="tag/embedded.html">#embedded</a></span><br/><span class="tag">10 ×<a href="tag/synthesis.html">#synthesis</a></span><br/><span class="tag">10 ×<a href="tag/verification.html">#verification</a></span><br/><span class="tag">8 ×<a href="tag/modelling.html">#modelling</a></span><br/><span class="tag">8 ×<a href="tag/power management.html">#power management</a></span><br/></div><dt><a href="DAC-2001-SylvesterK.html">DAC-2001-SylvesterK</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Future Performance Challenges in Nanometer Design (<abbr title="Dennis Sylvester">DS</abbr>, <abbr title="Himanshu Kaul">HK</abbr>), pp. 3–8.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-Maly.html">DAC-2001-Maly</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>IC Design in High-Cost Nanometer-Technologies Era (<abbr title="Wojciech Maly">WM</abbr>), pp. 9–14.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-LahiriRL.html">DAC-2001-LahiriRL</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>LOTTERYBUS: A New High-Performance Communication Architecture for System-on-Chip Designs (<abbr title="Kanishka Lahiri">KL</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Ganesh Lakshminarayana">GL</abbr>), pp. 15–20.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-ChelceaN.html">DAC-2001-ChelceaN</a> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span></dt><dd>Robust Interfaces for Mixed-Timing Systems with Application to Latency-Insensitive Protocols (<abbr title="Tiberiu Chelcea">TC</abbr>, <abbr title="Steven M. Nowick">SMN</abbr>), pp. 21–26.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-MeguerdichianDK.html">DAC-2001-MeguerdichianDK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Latency-Driven Design of Multi-Purpose Systems-On-Chip (<abbr title="Seapahn Meguerdichian">SM</abbr>, <abbr title="Milenko Drinic">MD</abbr>, <abbr title="Darko Kirovski">DK</abbr>), pp. 27–30.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-SanghaviW.html">DAC-2001-SanghaviW</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/power%20of.html" title="power of">#power of</a></span></dt><dd>Estimation of Speed, Area, and Power of Parameterizable, Soft IP (<abbr title="Jagesh V. Sanghavi">JVS</abbr>, <abbr title="Albert Wang">AW</abbr>), pp. 31–34.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-WangHLKZMD.html">DAC-2001-WangHLKZMD</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/refinement.html" title="refinement">#refinement</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Property Verification by Abstraction Refinement with Formal, Simulation and Hybrid Engines (<abbr title="Dong Wang">DW</abbr>, <abbr title="Pei-Hsin Ho">PHH</abbr>, <abbr title="Jiang Long">JL</abbr>, <abbr title="James H. Kukula">JHK</abbr>, <abbr title="Yunshan Zhu">YZ</abbr>, <abbr title="Hi-Keung Tony Ma">HKTM</abbr>, <abbr title="Robert F. Damiano">RFD</abbr>), pp. 35–40.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-MneimnehAWCSA.html">DAC-2001-MneimnehAWCSA</a> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Scalable Hybrid Verification of Complex Microprocessors (<abbr title="Maher N. Mneimneh">MNM</abbr>, <abbr title="Fadi A. Aloul">FAA</abbr>, <abbr title="Christopher T. Weaver">CTW</abbr>, <abbr title="Saugata Chatterjee">SC</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>, <abbr title="Todd M. Austin">TMA</abbr>), pp. 41–46.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-KolblKD.html">DAC-2001-KolblKD</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Symbolic RTL Simulation (<abbr title="Alfred Kölbl">AK</abbr>, <abbr title="James H. Kukula">JHK</abbr>, <abbr title="Robert F. Damiano">RFD</abbr>), pp. 47–52.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-Dervisoglu.html">DAC-2001-Dervisoglu</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/data%20access.html" title="data access">#data access</a></span></dt><dd>A Unified DFT Architecture for Use with IEEE 1149.1 and VSIA/IEEE P1500 Compliant Test Access Controllers (<abbr title="Bulent I. Dervisoglu">BID</abbr>), pp. 53–58.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-LaiC.html">DAC-2001-LaiC</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Instruction-Level DFT for Testing Processor and IP Cores in System-on-a-Chip (<abbr title="Wei-Cheng Lai">WCL</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 59–64.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-OckunzziP.html">DAC-2001-OckunzziP</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>Test Strategies for BIST at the Algorithmic and Register-Transfer Levels (<abbr title="Kelly A. Ockunzzi">KAO</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 65–70.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-GrobmanTWYTD.html">DAC-2001-GrobmanTWYTD</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span></dt><dd>Reticle Enhancement Technology: Implications and Challenges for Physical Design (<abbr title="Warren Grobman">WG</abbr>, <abbr title="M. Thompson">MT</abbr>, <abbr title="R. Wang">RW</abbr>, <abbr title="C. Yuan">CY</abbr>, <abbr title="Ruiqi Tian">RT</abbr>, <abbr title="E. Demircan">ED</abbr>), pp. 73–78.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-LiebmannLHG.html">DAC-2001-LiebmannLHG</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Enabling Alternating Phase Shifted Mask Designs for a Full Logic Gate Level: Design Rules and Design Rule Checking (<abbr title="Lars Liebmann">LL</abbr>, <abbr title="Jennifer Lund">JL</abbr>, <abbr title="Fook-Luen Heng">FLH</abbr>, <abbr title="Ioana Graur">IG</abbr>), pp. 79–84.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-RiegerMP.html">DAC-2001-RiegerMP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Layout Design Methodologies for Sub-Wavelength Manufacturing (<abbr title="Michael L. Rieger">MLR</abbr>, <abbr title="Jeffrey P. Mayhew">JPM</abbr>, <abbr title="Sridhar Panchapakesan">SP</abbr>), pp. 85–88.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-SchellenbergTCS.html">DAC-2001-SchellenbergTCS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Adoption of OPC and the Impact on Design and Layout (<abbr title="Franklin M. Schellenberg">FMS</abbr>, <abbr title="Olivier Toublan">OT</abbr>, <abbr title="Luigi Capodieci">LC</abbr>, <abbr title="Bob Socha">BS</abbr>), pp. 89–92.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-SanieCHM.html">DAC-2001-SanieCHM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>A Practical Application of Full-Feature Alternating Phase-Shifting Technology for a Phase-Aware Standard-Cell Design Flow (<abbr title="Michael Sanie">MS</abbr>, <abbr title="Michel Côté">MC</abbr>, <abbr title="Philippe Hurat">PH</abbr>, <abbr title="Vinod Malhotra">VM</abbr>), pp. 93–96.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-ChangWM.html">DAC-2001-ChangWM</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Layout-Driven Hot-Carrier Degradation Minimization Using Logic Restructuring Techniques (<abbr title="Chih-Wei Jim Chang">CWJC</abbr>, <abbr title="Kai Wang">KW</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 97–102.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-MishchenkoSP.html">DAC-2001-MishchenkoSP</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>An Algorithm for Bi-Decomposition of Logic Functions (<abbr title="Alan Mishchenko">AM</abbr>, <abbr title="Bernd Steinbach">BS</abbr>, <abbr title="Marek A. Perkowski">MAP</abbr>), pp. 103–108.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-GolumbicMR.html">DAC-2001-GolumbicMR</a> <span class="tag"><a href="tag/recognition.html" title="recognition">#recognition</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Factoring and Recognition of Read-Once Functions using Cographs and Normality (<abbr title="Martin Charles Golumbic">MCG</abbr>, <abbr title="Aviad Mintz">AM</abbr>, <abbr title="Udi Rotics">UR</abbr>), pp. 109–114.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-Ciriani.html">DAC-2001-Ciriani</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Logic Minimization using Exclusive OR Gates (<abbr title="Valentina Ciriani">VC</abbr>), pp. 115–120.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-SavojR.html">DAC-2001-SavojR</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design of Half-Rate Clock and Data Recovery Circuits for Optical Communication Systems (<abbr title="Jafar Savoj">JS</abbr>, <abbr title="Behzad Razavi">BR</abbr>), pp. 121–126.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-GorenSW.html">DAC-2001-GorenSW</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span></dt><dd>A Novel Method for Stochastic Nonlinearity Analysis of a CMOS Pipeline ADC (<abbr title="David Goren">DG</abbr>, <abbr title="Eliyahu Shamsaev">ES</abbr>, <abbr title="Israel A. Wagner">IAW</abbr>), pp. 127–132.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-GanesanV.html">DAC-2001-GanesanV</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Behavioral Partitioning in the Synthesis of Mixed Analog-Digital Systems (<abbr title="Sree Ganesan">SG</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 133–138.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-VerhaegenG.html">DAC-2001-VerhaegenG</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Efficient DDD-based Symbolic Analysis of Large Linear Analog Circuits (<abbr title="Wim Verhaegen">WV</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 139–144.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-Pomeranz.html">DAC-2001-Pomeranz</a> <span class="tag"><a href="tag/random.html" title="random">#random</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Random Limited-Scan to Improve Random Pattern Testing of Scan Circuits (<abbr title="Irith Pomeranz">IP</abbr>), pp. 145–150.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-BayraktarogluO.html">DAC-2001-BayraktarogluO</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Test Volume and Application Time Reduction Through Scan Chain Concealment (<abbr title="Ismet Bayraktaroglu">IB</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 151–155.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2001-PomeranzR.html">DAC-2001-PomeranzR</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>An Approach to Test Compaction for Scan Circuits that Enhances At-Speed Testing (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 156–161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-WangC.html">DAC-2001-WangC</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Generating Efficient Tests for Continuous Scan (<abbr title="Sying-Jyan Wang">SJW</abbr>, <abbr title="Sheng-Nan Chiou">SNC</abbr>), pp. 162–165.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-ChandraC.html">DAC-2001-ChandraC</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Combining Low-Power Scan Testing and Test Data Compression for System-on-a-Chip (<abbr title="Anshuman Chandra">AC</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 166–169.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-SchaumontVKS.html">DAC-2001-SchaumontVKS</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>A Quick Safari Through the Reconfiguration Jungle (<abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>, <abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 172–177.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-SalefskiC.html">DAC-2001-SalefskiC</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Re-Configurable Computing in Wireless (<abbr title="Bill Salefski">BS</abbr>, <abbr title="Levent Caglar">LC</abbr>), pp. 178–183.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-WangKMR.html">DAC-2001-WangKMR</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span></dt><dd>Hardware/Software Instruction Set Configurability for System-on-Chip Processors (<abbr title="Albert Wang">AW</abbr>, <abbr title="Earl Killian">EK</abbr>, <abbr title="Dror E. Maydan">DEM</abbr>, <abbr title="Chris Rowen">CR</abbr>), pp. 184–188.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2001-AlpertHSV.html">DAC-2001-AlpertHSV</a> <span class="tag"><a href="tag/resource%20management.html" title="resource management">#resource management</a></span></dt><dd>A Practical Methodology for Early Buffer and Wire Resource Allocation (<abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Jiang Hu">JH</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>, <abbr title="Paul Villarrubia">PV</abbr>), pp. 189–194.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-BozorgzadehKS.html">DAC-2001-BozorgzadehKS</a> <span class="tag"><a href="tag/flexibility.html" title="flexibility">#flexibility</a></span></dt><dd>Creating and Exploiting Flexibility in Steiner Trees (<abbr title="Elaheh Bozorgzadeh">EB</abbr>, <abbr title="Ryan Kastner">RK</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 195–198.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-LepakLH.html">DAC-2001-LepakLH</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Simultaneous Shield Insertion and Net Ordering under Explicit RLC Noise Constraint (<abbr title="Kevin M. Lepak">KML</abbr>, <abbr title="Irwan Luwandi">IL</abbr>, <abbr title="Lei He">LH</abbr>), pp. 199–202.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-FanLWC.html">DAC-2001-FanLWC</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Optimum Switch Box Designs for 2-D FPGAs (<abbr title="Hongbing Fan">HF</abbr>, <abbr title="Jiping Liu">JL</abbr>, <abbr title="Yu-Liang Wu">YLW</abbr>, <abbr title="Chak-Chung Cheung">CCC</abbr>), pp. 203–208.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-BhanjaR.html">DAC-2001-BhanjaR</a> <span class="tag"><a href="tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Dependency Preserving Probabilistic Modeling of Switching Activity using Bayesian Networks (<abbr title="Sanjukta Bhanja">SB</abbr>, <abbr title="N. Ranganathan">NR</abbr>), pp. 209–214.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-KimCL.html">DAC-2001-KimCL</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>A Static Estimation Technique of Power Sensitivity in Logic Circuits (<abbr title="Taewhan Kim">TK</abbr>, <abbr title="Ki-Seok Chung">KSC</abbr>, <abbr title="Chien-Liang Liu">CLL</abbr>), pp. 215–219.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2001-SinhaC.html">DAC-2001-SinhaC</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/profiling.html" title="profiling">#profiling</a></span> <span class="tag"><a href="tag/web.html" title="web">#web</a></span></dt><dd>JouleTrack — A Web Based Tool for Software Energy Profiling (<abbr title="Amit Sinha">AS</abbr>, <abbr title="Anantha Chandrakasan">AC</abbr>), pp. 220–225.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-VelevB.html">DAC-2001-VelevB</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Effective Use of Boolean Satisfiability Procedures in the Formal Verification of Superscalar and VLIW Microprocessors (<abbr title="Miroslav N. Velev">MNV</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 226–231.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-KuehlmannGP.html">DAC-2001-KuehlmannGP</a> <span class="tag"><a href="tag/reasoning.html" title="reasoning">#reasoning</a></span></dt><dd>Circuit-based Boolean Reasoning (<abbr title="Andreas Kuehlmann">AK</abbr>, <abbr title="Malay K. Ganai">MKG</abbr>, <abbr title="Viresh Paruthi">VP</abbr>), pp. 232–237.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-SchollB.html">DAC-2001-SchollB</a> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Checking Equivalence for Partial Implementations (<abbr title="Christoph Scholl">CS</abbr>, <abbr title="Bernd Becker">BB</abbr>), pp. 238–243.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-Bentley.html">DAC-2001-Bentley</a> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Validating the Intel Pentium 4 Microprocessor (<abbr title="Bob Bentley">BB</abbr>), pp. 244–248.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2001-Albin.html">DAC-2001-Albin</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Nuts and Bolts of Core and SoC Verification (<abbr title="Ken Albin">KA</abbr>), pp. 249–252.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-OzgunerMDWSH.html">DAC-2001-OzgunerMDWSH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/education.html" title="education">#education</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Teaching Future Verification Engineers: The Forgotten Side of Logic Design (<abbr title="Füsun Özgüner">FÖ</abbr>, <abbr title="Duane W. Marhefka">DWM</abbr>, <abbr title="Joanne DeGroat">JD</abbr>, <abbr title="Bruce Wile">BW</abbr>, <abbr title="Jennifer Stofer">JS</abbr>, <abbr title="Lyle Hanrahan">LH</abbr>), pp. 253–255.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-2001-GrahmC.html">DAC-2001-GrahmC</a> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>SoC Integration of Reusable Baseband Bluetooth IP (<abbr title="Torbjörn Grahm">TG</abbr>, <abbr title="Barry Clark">BC</abbr>), pp. 256–261.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-Zeijl.html">DAC-2001-Zeijl</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>One-chip Bluetooth ASIC Challenges (<abbr title="Paul T. M. van Zeijl">PTMvZ</abbr>), p. 262.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2001-TheobaldN.html">DAC-2001-TheobaldN</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Transformations for the Synthesis and Optimization of Asynchronous Distributed Control (<abbr title="Michael Theobald">MT</abbr>, <abbr title="Steven M. Nowick">SMN</abbr>), pp. 263–268.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-GuptaSKDGN.html">DAC-2001-GuptaSKDGN</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Speculation Techniques for High Level Synthesis of Control Intensive Designs (<abbr title="Sumit Gupta">SG</abbr>, <abbr title="Nick Savoiu">NS</abbr>, <abbr title="Sunwoo Kim">SK</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>), pp. 269–272.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-Bondalapati.html">DAC-2001-Bondalapati</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Parallelizing DSP Nested Loops on Reconfigurable Architectures using Data Context Switching (<abbr title="Kiran Bondalapati">KB</abbr>), pp. 273–276.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-PeymandoustM.html">DAC-2001-PeymandoustM</a> <span class="tag"><a href="tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using Symbolic Algebra in Algorithmic Level DSP Synthesis (<abbr title="Armita Peymandoust">AP</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 277–282.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-McDonaldB.html">DAC-2001-McDonaldB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Computing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis (<abbr title="Clayton B. McDonald">CBM</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 283–288.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-ChenGB.html">DAC-2001-ChenGB</a></dt><dd>A New Gate Delay Model for Simultaneous Switching and Its Applications (<abbr title="Liang-Chi Chen">LCC</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 289–294.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-BaiBH.html">DAC-2001-BaiBH</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Static Timing Analysis Including Power Supply Noise Effect on Propagation Delay in VLSI Circuits (<abbr title="Geng Bai">GB</abbr>, <abbr title="Sudhakar Bobba">SB</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 295–300.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-WuHCWW.html">DAC-2001-WuHCWW</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Simulation-Based Test Algorithm Generation and Port Scheduling for Multi-Port Memories (<abbr title="Chi-Feng Wu">CFW</abbr>, <abbr title="Chih-Tsun Huang">CTH</abbr>, <abbr title="Kuo-Liang Cheng">KLC</abbr>, <abbr title="Chih-Wea Wang">CWW</abbr>, <abbr title="Cheng-Wen Wu">CWW</abbr>), pp. 301–306.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-YangPT.html">DAC-2001-YangPT</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span></dt><dd>Improving Bus Test Via IDDT and Boundary Scan (<abbr title="Shih-Yu Yang">SYY</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Massood Tabib-Azar">MTA</abbr>), pp. 307–312.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-RaahemifarA.html">DAC-2001-RaahemifarA</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Fault Characterizations and Design-for-Testability Technique for Detecting IDDQ Faults in CMOS/BiCMOS Circuits (<abbr title="Kaamran Raahemifar">KR</abbr>, <abbr title="Majid Ahmadi">MA</abbr>), pp. 313–316.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-ChenBD.html">DAC-2001-ChenBD</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores (<abbr title="Li Chen">LC</abbr>, <abbr title="Xiaoliang Bai">XB</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 317–320.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-BeattieP.html">DAC-2001-BeattieP</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Inductance 101: Modeling and Extraction (<abbr title="Michael W. Beattie">MWB</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 323–328.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-GalaBWZZ.html">DAC-2001-GalaBWZZ</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Inductance 101: Analysis and Design Issues (<abbr title="Kaushik Gala">KG</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Junfeng Wang">JW</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="Min Zhao">MZ</abbr>), pp. 329–334.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-BeattieP01a.html">DAC-2001-BeattieP01a</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling Magnetic Coupling for On-Chip Interconnect (<abbr title="Michael W. Beattie">MWB</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 335–340.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-LuCYP.html">DAC-2001-LuCYP</a> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Min/max On-Chip Inductance Models and Delay Metrics (<abbr title="Yi-Chang Lu">YCL</abbr>, <abbr title="Mustafa Celik">MC</abbr>, <abbr title="Tak Young">TY</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 341–346.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-Gebotys.html">DAC-2001-Gebotys</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Utilizing Memory Bandwidth in DSP Embedded Processors (<abbr title="Catherine H. Gebotys">CHG</abbr>), pp. 347–352.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-UdayanarayananC.html">DAC-2001-UdayanarayananC</a> <span class="tag"><a href="tag/code%20generation.html" title="code generation">#code generation</a></span></dt><dd>Address Code Generation for Digital Signal Processors (<abbr title="Sathishkumar Udayanarayanan">SU</abbr>, <abbr title="Chaitali Chakrabarti">CC</abbr>), pp. 353–358.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-RamanujamHKN.html">DAC-2001-RamanujamHKN</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/requirements.html" title="requirements">#requirements</a></span></dt><dd>Reducing Memory Requirements of Nested Loops for Embedded Systems (<abbr title="J. Ramanujam">JR</abbr>, <abbr title="Jinpyo Hong">JH</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Amit Narayan">AN</abbr>), pp. 359–364.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-KjeldsbergCA.html">DAC-2001-KjeldsbergCA</a> <span class="tag"><a href="tag/data-driven.html" title="data-driven">#data-driven</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Detection of Partially Simultaneously Alive Signals in Storage Requirement Estimation for Data Intensive Applications (<abbr title="Per Gunnar Kjeldsberg">PGK</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Einar J. Aas">EJA</abbr>), pp. 365–370.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-ZhaoS.html">DAC-2001-ZhaoS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/pattern%20matching.html" title="pattern matching">#pattern matching</a></span></dt><dd>A New Structural Pattern Matching Algorithm for Technology Mapping (<abbr title="Min Zhao">MZ</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 371–376.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-KarandikarS.html">DAC-2001-KarandikarS</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Technology Mapping for SOI Domino Logic Incorporating Solutions for the Parasitic Bipolar Effect (<abbr title="Shrirang K. Karandikar">SKK</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 377–382.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-SinghMM.html">DAC-2001-SinghMM</a> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span></dt><dd>Latency and Latch Count Minimization in Wave Steered Circuits (<abbr title="Amit Singh">AS</abbr>, <abbr title="Arindam Mukherjee">AM</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 383–388.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-CongR.html">DAC-2001-CongR</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Performance-Driven Multi-Level Clustering with Application to Hierarchical FPGA Mapping (<abbr title="Jason Cong">JC</abbr>, <abbr title="Michail Romesis">MR</abbr>), pp. 389–394.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-CarballoD.html">DAC-2001-CarballoD</a> <span class="tag"><a href="tag/collaboration.html" title="collaboration">#collaboration</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span></dt><dd>Application of Constraint-Based Heuristics in Collaborative Design (<abbr title="Juan Antonio Carballo">JAC</abbr>, <abbr title="Stephen W. Director">SWD</abbr>), pp. 395–400.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-BrglezL.html">DAC-2001-BrglezL</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>A Universal Client for Distributed Networked Design and Computing (<abbr title="Franc Brglez">FB</abbr>, <abbr title="Hemang Lavana">HL</abbr>), pp. 401–406.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-KirovskiDP.html">DAC-2001-KirovskiDP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Hypermedia-Aided Design (<abbr title="Darko Kirovski">DK</abbr>, <abbr title="Milenko Drinic">MD</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 407–412.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-KuhnOWREK.html">DAC-2001-KuhnOWREK</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A Framework for Object Oriented Hardware Specification, Verification, and Synthesis (<abbr title="Tommy Kuhn">TK</abbr>, <abbr title="Tobias Oppold">TO</abbr>, <abbr title="Markus Winterholer">MW</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>, <abbr title="Mark Edwards">ME</abbr>, <abbr title="Yaron Kashai">YK</abbr>), pp. 413–418.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-ChinneryNK.html">DAC-2001-ChinneryNK</a></dt><dd>Achieving 550Mhz in an ASIC Methodology (<abbr title="David G. Chinnery">DGC</abbr>, <abbr title="Borivoje Nikolic">BN</abbr>, <abbr title="Kurt Keutzer">KK</abbr>), pp. 420–425.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-NorthropL.html">DAC-2001-NorthropL</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A Semi-Custom Design Flow in High-Performance Microprocessor Design (<abbr title="Gregory A. Northrop">GAN</abbr>, <abbr title="Pong-Fei Lu">PFL</abbr>), pp. 426–431.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-RichPS.html">DAC-2001-RichPS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Reducing the Frequency Gap Between ASIC and Custom Designs: A Custom Perspective (<abbr title="Stephen E. Rich">SER</abbr>, <abbr title="Matthew J. Parker">MJP</abbr>, <abbr title="Jim Schwartz">JS</abbr>), pp. 432–437.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-ShinKL.html">DAC-2001-ShinKL</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Low-Energy Intra-Task Voltage Scheduling Using Static Timing Analysis (<abbr title="Dongkun Shin">DS</abbr>, <abbr title="Jihong Kim">JK</abbr>, <abbr title="Seongsoo Lee">SL</abbr>), pp. 438–443.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-LuoJ.html">DAC-2001-LuoJ</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Battery-Aware Static Scheduling for Distributed Real-Time Embedded Systems (<abbr title="Jiong Luo">JL</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 444–449.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-PopEPP.html">DAC-2001-PopEPP</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span></dt><dd>An Approach to Incremental Design of Distributed Embedded Systems (<abbr title="Paul Pop">PP</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Traian Pop">TP</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 450–455.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-YuYW.html">DAC-2001-YuYW</a> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Signal Representation Guided Synthesis Using Carry-Save Adders For Synchronous Data-path Circuits (<abbr title="Zhan Yu">ZY</abbr>, <abbr title="Meng-Lin Yu">MLY</abbr>, <abbr title="Alan N. Willson Jr.">ANWJ</abbr>), pp. 456–461.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-MathurS.html">DAC-2001-MathurS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/precise.html" title="precise">#precise</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Improved Merging of Datapath Operators using Information Content and Required Precision Analysis (<abbr title="Anmol Mathur">AM</abbr>, <abbr title="Sanjeev Saluja">SS</abbr>), pp. 462–467.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-ParkK.html">DAC-2001-ParkK</a> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Digital Filter Synthesis Based on Minimal Signed Digit Representation (<abbr title="In-Cheol Park">ICP</abbr>, <abbr title="Hyeong-Ju Kang">HJK</abbr>), pp. 468–473.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-Qu.html">DAC-2001-Qu</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span></dt><dd>Publicly Detectable Techniques for the Protection of Virtual Components (<abbr title="Gang Qu">GQ</abbr>), pp. 474–479.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-MajumdarW.html">DAC-2001-MajumdarW</a> <span class="tag"><a href="tag/combinator.html" title="combinator">#combinator</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Watermarking of SAT using Combinatorial Isolation Lemmas (<abbr title="Rupak Majumdar">RM</abbr>, <abbr title="Jennifer L. Wong">JLW</abbr>), pp. 480–485.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-WolfeWP.html">DAC-2001-WolfeWP</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span></dt><dd>Watermarking Graph Partitioning Solutions (<abbr title="Gregory Wolfe">GW</abbr>, <abbr title="Jennifer L. Wong">JLW</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 486–489.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-KoushanfarQ.html">DAC-2001-KoushanfarQ</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware Metering (<abbr title="Farinaz Koushanfar">FK</abbr>, <abbr title="Gang Qu">GQ</abbr>), pp. 490–493.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-Restle.html">DAC-2001-Restle</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/visualisation.html" title="visualisation">#visualisation</a></span></dt><dd>Technical Visualizations in VLSI Design (<abbr title="Phillip Restle">PR</abbr>), pp. 494–499.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-SolomonH.html">DAC-2001-SolomonH</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using Texture Mapping with Mipmapping to Render a VLSI Layout (<abbr title="Jeff Solomon">JS</abbr>, <abbr title="Mark Horowitz">MH</abbr>), pp. 500–505.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-Najork.html">DAC-2001-Najork</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/animation.html" title="animation">#animation</a></span></dt><dd>Web-based Algorithm Animation (<abbr title="Marc Najork">MN</abbr>), pp. 506–511.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-PetrovO.html">DAC-2001-PetrovO</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Speeding Up Control-Dominated Applications through Microarchitectural Customizations in Embedded Processors (<abbr title="Peter Petrov">PP</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 512–517.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-LyonnardYBJ.html">DAC-2001-LyonnardYBJ</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip (<abbr title="Damien Lyonnard">DL</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Amer Baghdadi">AB</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 518–523.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-SimunicBAGM.html">DAC-2001-SimunicBAGM</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Dynamic Voltage Scaling and Power Management for Portable Systems (<abbr title="Tajana Simunic">TS</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Andrea Acquaviva">AA</abbr>, <abbr title="Peter W. Glynn">PWG</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 524–529.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-MoskewiczMZZM.html">DAC-2001-MoskewiczMZZM</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Chaff: Engineering an Efficient SAT Solver (<abbr title="Matthew W. Moskewicz">MWM</abbr>, <abbr title="Conor F. Madigan">CFM</abbr>, <abbr title="Ying Zhao">YZ</abbr>, <abbr title="Lintao Zhang">LZ</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 530–535.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-GuptaGYA.html">DAC-2001-GuptaGYA</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/image.html" title="image">#image</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Dynamic Detection and Removal of Inactive Clauses in SAT with Application in Image Computation (<abbr title="Aarti Gupta">AG</abbr>, <abbr title="Anubhav Gupta">AG</abbr>, <abbr title="Zijiang Yang">ZY</abbr>, <abbr title="Pranav Ashar">PA</abbr>), pp. 536–541.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-WhittemoreKS.html">DAC-2001-WhittemoreKS</a> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>SATIRE: A New Incremental Satisfiability Engine (<abbr title="Jesse Whittemore">JW</abbr>, <abbr title="Joonyoung Kim">JK</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>), pp. 542–545.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-GizdarskiF.html">DAC-2001-GizdarskiF</a> <span class="tag"><a href="tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/learning.html" title="learning">#learning</a></span></dt><dd>A Framework for Low Complexity Static Learning (<abbr title="Emil Gizdarski">EG</abbr>, <abbr title="Hideo Fujiwara">HF</abbr>), pp. 546–549.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-TanS.html">DAC-2001-TanS</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Power/Ground Network Optimization Based on Equivalent Circuit Modeling (<abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 550–554.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2001-UchinoC.html">DAC-2001-UchinoC</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span></dt><dd>An Interconnect Energy Model Considering Coupling Effects (<abbr title="Taku Uchino">TU</abbr>, <abbr title="Jason Cong">JC</abbr>), pp. 555–558.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-ChenC.html">DAC-2001-ChenC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Efficient Large-Scale Power Grid Analysis Based on Preconditioned Krylov-Subspace Iterative Methods (<abbr title="Tsung-Hao Chen">THC</abbr>, <abbr title="Charlie Chung-Ping Chen">CCPC</abbr>), pp. 559–562.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-DanielSW.html">DAC-2001-DanielSW</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using Conduction Modes Basis Functions for Efficient Electromagnetic Analysis of On-Chip and Off-Chip Interconnect (<abbr title="Luca Daniel">LD</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 563–566.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-AjamiBPG.html">DAC-2001-AjamiBPG</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Analysis of Non-Uniform Temperature-Dependent Interconnect Performance in High Performance ICs (<abbr title="Amir H. Ajami">AHA</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>, <abbr title="Massoud Pedram">MP</abbr>, <abbr title="Lukas P. P. P. van Ginneken">LPPPvG</abbr>), pp. 567–572.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-JaniszewskiHM.html">DAC-2001-JaniszewskiHM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>VHDL-Based Design and Design Methodology for Reusable High Performance Direct Digital Frequency Synthesizers (<abbr title="Ireneusz Janiszewski">IJ</abbr>, <abbr title="Bernhard Hoppe">BH</abbr>, <abbr title="Hermann Meuth">HM</abbr>), pp. 573–578.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-KarriWMK.html">DAC-2001-KarriWMK</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Concurrent Error Detection of Fault-Based Side-Channel Cryptanalysis of 128-Bit Symmetric Block Ciphers (<abbr title="Ramesh Karri">RK</abbr>, <abbr title="Kaijie Wu">KW</abbr>, <abbr title="Piyush Mishra">PM</abbr>, <abbr title="Yongkook Kim">YK</abbr>), pp. 579–585.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-2001-MeguerdichianKMPP.html">DAC-2001-MeguerdichianKMPP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>MetaCores: Design and Optimization Techniques (<abbr title="Seapahn Meguerdichian">SM</abbr>, <abbr title="Farinaz Koushanfar">FK</abbr>, <abbr title="Advait Mogre">AM</abbr>, <abbr title="Dusan Petranovic">DP</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 585–590.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-ReyneriCSL.html">DAC-2001-ReyneriCSL</a> <span class="tag"><a href="tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/library.html" title="library">#library</a></span></dt><dd>A Hardware/Software Co-design Flow and IP Library Based of SimulinkTM (<abbr title="Leonardo Maria Reyneri">LMR</abbr>, <abbr title="F. Cucinotta">FC</abbr>, <abbr title="A. Serra">AS</abbr>, <abbr title="Luciano Lavagno">LL</abbr>), pp. 593–598.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-NandiM.html">DAC-2001-NandiM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>System-Level Power/Performance Analysis for Embedded Systems Design (<abbr title="Amit Nandi">AN</abbr>, <abbr title="Radu Marculescu">RM</abbr>), pp. 599–604.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-TanRLJ.html">DAC-2001-TanRLJ</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>High-level Software Energy Macro-modeling (<abbr title="Tat Kee Tan">TKT</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Ganesh Lakshminarayana">GL</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 605–610.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-ChoiYLR.html">DAC-2001-ChoiYLR</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Model Checking of S3C2400X Industrial Embedded SOC Product (<abbr title="Hoon Choi">HC</abbr>, <abbr title="Byeong-Whee Yun">BWY</abbr>, <abbr title="Yun-Tae Lee">YTL</abbr>, <abbr title="Hyunglae Roh">HR</abbr>), pp. 611–616.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-DushinaBG.html">DAC-2001-DushinaBG</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Semi-Formal Test Generation with Genevieve (<abbr title="Julia Dushina">JD</abbr>, <abbr title="Mike Benjamin">MB</abbr>, <abbr title="Daniel Geist">DG</abbr>), pp. 617–622.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-KudlugiHSP.html">DAC-2001-KudlugiHSP</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/transaction.html" title="transaction">#transaction</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A Transaction-Based Unified Simulation/Emulation Architecture for Functional Verification (<abbr title="Murali Kudlugi">MK</abbr>, <abbr title="Soha Hassoun">SH</abbr>, <abbr title="Charles Selvidge">CS</abbr>, <abbr title="Duaine Pryor">DP</abbr>), pp. 623–628.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-DoboliV.html">DAC-2001-DoboliV</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Integrated High-Level Synthesis and Power-Net Routing for Digital Design under Switching Noise Constraints (<abbr title="Alex Doboli">AD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 629–634.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-BazarganOS.html">DAC-2001-BazarganOS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Integrating Scheduling and Physical Design into a Coherent Compilation Cycle for Reconfigurable Computing Architectures (<abbr title="Kia Bazargan">KB</abbr>, <abbr title="Seda Ogrenci">SO</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 635–640.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-BruniBB.html">DAC-2001-BruniBB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Statistical Design Space Exploration for Application-Specific Unit Synthesis (<abbr title="Davide Bruni">DB</abbr>, <abbr title="Alessandro Bogliolo">AB</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 641–646.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-KudlugiST.html">DAC-2001-KudlugiST</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Static Scheduling of Multiple Asynchronous Domains For Functional Verification (<abbr title="Murali Kudlugi">MK</abbr>, <abbr title="Charles Selvidge">CS</abbr>, <abbr title="Russell Tessier">RT</abbr>), pp. 647–652.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-XiaoM.html">DAC-2001-XiaoM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span></dt><dd>Functional Correlation Analysis in Crosstalk Induced Critical Paths Identification (<abbr title="Tong Xiao">TX</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 653–656.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-YalcinPMBSH.html">DAC-2001-YalcinPMBSH</a> <span class="tag"><a href="tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>An Advanced Timing Characterization Method Using Mode Dependency (<abbr title="Hakan Yalcin">HY</abbr>, <abbr title="Robert Palermo">RP</abbr>, <abbr title="Mohammad Mortazavi">MM</abbr>, <abbr title="Cyrus Bamji">CB</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 657–660.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-LiouCKK.html">DAC-2001-LiouCKK</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Fast Statistical Timing Analysis By Probabilistic Event Propagation (<abbr title="Jing-Jia Liou">JJL</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Sandip Kundu">SK</abbr>, <abbr title="Angela Krstic">AK</abbr>), pp. 661–666.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-SgroiSMKMRS.html">DAC-2001-SgroiSMKMRS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design (<abbr title="Marco Sgroi">MS</abbr>, <abbr title="Michael Sheets">MS</abbr>, <abbr title="Andrew Mihal">AM</abbr>, <abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Sharad Malik">SM</abbr>, <abbr title="Jan M. Rabaey">JMR</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 667–672.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-Wingard.html">DAC-2001-Wingard</a> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span></dt><dd>MicroNetwork-Based Integration for SOCs (<abbr title="Drew Wingard">DW</abbr>), pp. 673–677.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2001-KarimNDR.html">DAC-2001-KarimNDR</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>On-Chip Communication Architecture for OC-768 Network Processors (<abbr title="Faraydon Karim">FK</abbr>, <abbr title="Anh Nguyen">AN</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Ramesh R. Rao">RRR</abbr>), pp. 678–683.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-DallyT.html">DAC-2001-DallyT</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Route Packets, Not Wires: On-Chip Interconnection Networks (<abbr title="William J. Dally">WJD</abbr>, <abbr title="Brian Towles">BT</abbr>), pp. 684–689.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-KandemirRIVKP.html">DAC-2001-KandemirRIVKP</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Dynamic Management of Scratch-Pad Memory Space (<abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="J. Ramanujam">JR</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Ismail Kadayif">IK</abbr>, <abbr title="Amisha Parikh">AP</abbr>), pp. 690–695.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-JacomeVP.html">DAC-2001-JacomeVP</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Clustered VLIW Architectures with Predicated Switching (<abbr title="Margarida F. Jacome">MFJ</abbr>, <abbr title="Gustavo de Veciana">GdV</abbr>, <abbr title="Satish Pillai">SP</abbr>), pp. 696–701.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-LapinskiiJV.html">DAC-2001-LapinskiiJV</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>High-Quality Operation Binding for Clustered VLIW Datapaths (<abbr title="Viktor S. Lapinskii">VSL</abbr>, <abbr title="Margarida F. Jacome">MFJ</abbr>, <abbr title="Gustavo de Veciana">GdV</abbr>), pp. 702–707.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-KedingCLM.html">DAC-2001-KedingCLM</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fast Bit-True Simulation (<abbr title="Holger Keding">HK</abbr>, <abbr title="Martin Coors">MC</abbr>, <abbr title="Olaf Lüthje">OL</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 708–713.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-ZhouSN.html">DAC-2001-ZhouSN</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/fixpoint.html" title="fixpoint">#fixpoint</a></span></dt><dd>Timing Analysis with Crosstalk as Fixpoints on Complete Lattice (<abbr title="Hai Zhou">HZ</abbr>, <abbr title="Narendra V. Shenoy">NVS</abbr>, <abbr title="William Nicholls">WN</abbr>), pp. 714–719.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-SirichotiyakulBOLZZ.html">DAC-2001-SirichotiyakulBOLZZ</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Driver Modeling and Alignment for Worst-Case Delay Noise (<abbr title="Supamas Sirichotiyakul">SS</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Chanhee Oh">CO</abbr>, <abbr title="Rafi Levy">RL</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="Jingyan Zuo">JZ</abbr>), pp. 720–725.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-ArunachalamBP.html">DAC-2001-ArunachalamBP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>False Coupling Interactions in Static Timing Analysis (<abbr title="Ravishankar Arunachalam">RA</abbr>, <abbr title="Ronald D. Blanton">RDB</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 726–731.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-KimJSLK.html">DAC-2001-KimJSLK</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Coupling Delay Optimization by Temporal Decorrelation using Dual Threshold Voltage Technique (<abbr title="Ki-Wook Kim">KWK</abbr>, <abbr title="Seong-Ook Jung">SOJ</abbr>, <abbr title="Prashant Saxena">PS</abbr>, <abbr title="C. L. Liu">CLL</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 732–737.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-WangRLJ.html">DAC-2001-WangRLJ</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Input Space Adaptive Design: A High-level Methodology for Energy and Performance Optimization (<abbr title="Weidong Wang">WW</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Ganesh Lakshminarayana">GL</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 738–743.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-HenkelL.html">DAC-2001-HenkelL</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A2BC: Adaptive Address Bus Coding for Low Power Deep Sub-Micron Designs (<abbr title="Jörg Henkel">JH</abbr>, <abbr title="Haris Lekatsas">HL</abbr>), pp. 744–749.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-ShinS.html">DAC-2001-ShinS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Coupling-Driven Bus Design for Low-Power Application-Specific Systems (<abbr title="Youngsoo Shin">YS</abbr>, <abbr title="Takayasu Sakurai">TS</abbr>), pp. 750–753.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-TaylorDZ.html">DAC-2001-TaylorDZ</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling and Minimization of Interconnect Energy Dissipation in Nanometer Technologies (<abbr title="Clark N. Taylor">CNT</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Yi Zhao">YZ</abbr>), pp. 754–757.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-KimZP.html">DAC-2001-KimZP</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A True Single-Phase 8-bit Adiabatic Multiplier (<abbr title="Suhwan Kim">SK</abbr>, <abbr title="Conrad H. Ziesler">CHZ</abbr>, <abbr title="Marios C. Papaefthymiou">MCP</abbr>), pp. 758–763.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-LinC.html">DAC-2001-LinC</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="tag/transitive.html" title="transitive">#transitive</a></span></dt><dd>TCG: A Transitive Closure Graph-Based Representation for Non-Slicing Floorplans (<abbr title="Jai-Ming Lin">JML</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 764–769.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-MaHDCCG.html">DAC-2001-MaHDCCG</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Floorplanning with Abutment Constraints and L-Shaped/T-Shaped Blocks based on Corner Block List (<abbr title="Yuchun Ma">YM</abbr>, <abbr title="Xianlong Hong">XH</abbr>, <abbr title="Sheqin Dong">SD</abbr>, <abbr title="Yici Cai">YC</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Jun Gu">JG</abbr>), pp. 770–775.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-YildizM.html">DAC-2001-YildizM</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span></dt><dd>Improved Cut Sequences for Partitioning Based Placement (<abbr title="Mehmet Can Yildiz">MCY</abbr>, <abbr title="Patrick H. Madden">PHM</abbr>), pp. 776–779.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-HalpinCS.html">DAC-2001-HalpinCS</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Timing Driven Placement using Physical Net Constraints (<abbr title="Bill Halpin">BH</abbr>, <abbr title="C. Y. Roger Chen">CYRC</abbr>, <abbr title="Naresh Sehgal">NS</abbr>), pp. 780–783.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2001-BeniniMMMP.html">DAC-2001-BeniniMMMP</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>From Architecture to Layout: Partitioned Memory Synthesis for Embedded Systems-on-Chip (<abbr title="Luca Benini">LB</abbr>, <abbr title="Luca Macchiarulo">LM</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 784–789.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-NouraniA.html">DAC-2001-NouraniA</a> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>Built-In Self-Test for Signal Integrity (<abbr title="Mehrdad Nourani">MN</abbr>, <abbr title="Amir Attarha">AA</abbr>), pp. 792–797.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-BanerjeeM.html">DAC-2001-BanerjeeM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Analysis of On-Chip Inductance Effects using a Novel Performance Optimization Methodology for Distributed RLC Interconnects (<abbr title="Kaustav Banerjee">KB</abbr>, <abbr title="Amit Mehrotra">AM</abbr>), pp. 798–803.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-MassoudKMW.html">DAC-2001-MassoudKMW</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/difference.html" title="difference">#difference</a></span> <span class="tag"><a href="tag/induction.html" title="induction">#induction</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling and Analysis of Differential Signaling for Minimizing Inductive Cross-Talk (<abbr title="Yehia Massoud">YM</abbr>, <abbr title="Jamil Kawa">JK</abbr>, <abbr title="Don MacMillen">DM</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 804–809.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-KroeningP.html">DAC-2001-KroeningP</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Automated Pipeline Design (<abbr title="Daniel Kröning">DK</abbr>, <abbr title="Wolfgang J. Paul">WJP</abbr>), pp. 810–815.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-KohnoM.html">DAC-2001-KohnoM</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A New Verification Methodology for Complex Pipeline Behavior (<abbr title="Kazuyoshi Kohno">KK</abbr>, <abbr title="Nobu Matsumoto">NM</abbr>), pp. 816–821.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-LeeT.html">DAC-2001-LeeT</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Pre-silicon Verification of the Alpha 21364 Microprocessor Error Handling System (<abbr title="Richard Lee">RL</abbr>, <abbr title="Benjamin Tsien">BT</abbr>), pp. 822–827.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-QuanH.html">DAC-2001-QuanH</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Energy Efficient Fixed-Priority Scheduling for Real-Time Systems on Variable Voltage Processors (<abbr title="Gang Quan">GQ</abbr>, <abbr title="Xiaobo Hu">XH</abbr>), pp. 828–833.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-QiuWP.html">DAC-2001-QiuWP</a> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Dynamic Power Management in a Mobile Multimedia System with Guaranteed Quality-of-Service (<abbr title="Qinru Qiu">QQ</abbr>, <abbr title="Qing Wu">QW</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 834–839.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-LiuCBK.html">DAC-2001-LiuCBK</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Power-Aware Scheduling under Timing Constraints for Mission-Critical Embedded Systems (<abbr title="Jinfeng Liu">JL</abbr>, <abbr title="Pai H. Chou">PHC</abbr>, <abbr title="Nader Bagherzadeh">NB</abbr>, <abbr title="Fadi J. Kurdahi">FJK</abbr>), pp. 840–845.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-ZhangRKJ.html">DAC-2001-ZhangRKJ</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span></dt><dd>Exploring SOI Device Structures and Interconnect Architectures for 3-Dimensional Integration (<abbr title="Rongtian Zhang">RZ</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Cheng-Kok Koh">CKK</abbr>, <abbr title="David B. Janes">DBJ</abbr>), pp. 846–851.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-LeeNCKD.html">DAC-2001-LeeNCKD</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span></dt><dd>Two-Dimensional Position Detection System with MEMS Accelerometer for MOUSE Applications (<abbr title="Seungbae Lee">SL</abbr>, <abbr title="Gi-Joon Nam">GJN</abbr>, <abbr title="Junseok Chae">JC</abbr>, <abbr title="Hanseup Kim">HK</abbr>, <abbr title="Alan J. Drake">AJD</abbr>), pp. 852–857.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2001-SchenkelPZSGA.html">DAC-2001-SchenkelPZSGA</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Mismatch Analysis and Direct Yield Optimization by Spec-Wise Linearization and Feasibility-Guided Search (<abbr title="Frank Schenkel">FS</abbr>, <abbr title="Michael Pronath">MP</abbr>, <abbr title="Stephan Zizala">SZ</abbr>, <abbr title="Robert Schwencker">RS</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 858–863.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>