	component init_mac is
		port (
			clk        : in  std_logic                     := 'X';             -- clk
			reset      : in  std_logic                     := 'X';             -- reset
			ADR_O      : out std_logic_vector(9 downto 0);                     -- address
			DAT_I      : in  std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
			DAT_O      : out std_logic_vector(31 downto 0);                    -- writedata
			RD         : out std_logic;                                        -- read
			WR         : out std_logic;                                        -- write
			BUSY       : in  std_logic                     := 'X';             -- waitrequest
			mac_inited : out std_logic                                         -- mac_inited
		);
	end component init_mac;

