################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2020/10/27 17:01:07)
# requested at line 3 in E:\LtrProjects\SharedProjects\my_chisel\verilog_output\.dvt\default.build


################ Verilog Auto-config Directives ################
+dvt_init




### AUTOCONFIG WARNING: Missing macro definitions
# The following macros are used but not defined:
# +define+INIT_RANDOM
# +define+RANDOMIZE_DELAY
# +define+FIRRTL_AFTER_INITIAL
# +define+FIRRTL_BEFORE_INITIAL

# Available `ifdef / `ifndef controls:
# +define+RANDOMIZE_INVALID_ASSIGN
# +define+VERILATOR
# +define+INIT_RANDOM
# +define+RANDOMIZE_DELAY
# +define+RANDOMIZE_MEM_INIT
# +define+FIRRTL_AFTER_INITIAL
# +define+RANDOMIZE_GARBAGE_ASSIGN
# +define+SYNTHESIS
# +define+RANDOMIZE_REG_INIT
# +define+FIRRTL_BEFORE_INITIAL

BRAMGen.v
CORDIC.v
Conwaylife.v
ConwaylifeBetter.v
Counter.v
FSM.v
FirFilter.v
FirMore.v
PWM.v
simplerFIR.v
BcdTable.v
MyRoutingArbiter.v
PE.v
Table.v
tb/tb_CORDIC.sv
