vhdl work "E:\Facultate\1.2\Proiectare Logica\Lab\rec_sec_din_mealy)\rec_sec_din_mealy_2\rec_sec_din_mealy_2.vhd"
