
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000056                       # Number of seconds simulated
sim_ticks                                    55988000                       # Number of ticks simulated
final_tick                                   55988000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134262                       # Simulator instruction rate (inst/s)
host_op_rate                                   142682                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               86666650                       # Simulator tick rate (ticks/s)
host_mem_usage                                 646676                       # Number of bytes of host memory used
host_seconds                                     0.65                       # Real time elapsed on the host
sim_insts                                       86730                       # Number of instructions simulated
sim_ops                                         92172                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           37312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           24768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              62080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        37312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             9                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  9                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          666428520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          442380510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1108809031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     666428520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        666428520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        10287919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10287919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        10287919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         666428520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         442380510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1119096949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         971                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          9                       # Number of write requests accepted
system.mem_ctrls.readBursts                       971                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        9                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  61760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   62144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  576                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      55979500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   971                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    9                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    335.644444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   212.677399                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.072207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           51     28.33%     28.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           47     26.11%     54.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22     12.22%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      8.33%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      4.44%     79.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      5.00%     84.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.78%     87.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.78%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18     10.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          180                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      7941250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                26035000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4825000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8229.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26979.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1103.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1109.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.30                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      779                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      57121.94                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1111320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   606375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6084000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3559920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             32036850                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              4755750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               48154215                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            879.308210                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      8011750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      45294750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   241920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   132000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1154400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3559920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             21505815                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             13993500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               40587555                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            741.139075                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     23156000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      29801500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                   14906                       # Number of BP lookups
system.cpu.branchPred.condPredicted             12738                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1193                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                12807                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    9401                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.405169                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     809                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.cpu.numCycles                           111977                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              30713                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         139962                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       14906                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              10210                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         48616                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2461                       # Number of cycles fetch has spent squashing
system.cpu.fetch.CacheLines                     18064                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   621                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              80559                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.846200                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.018366                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    54772     67.99%     67.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2212      2.75%     70.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1957      2.43%     73.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1613      2.00%     75.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     2067      2.57%     77.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1521      1.89%     79.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1928      2.39%     82.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5590      6.94%     88.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     8899     11.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                80559                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.133117                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.249917                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    19063                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 41798                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      9985                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  8765                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    948                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  957                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   295                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 131474                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1070                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    948                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    22102                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    6586                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6120                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     15535                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 29268                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 128724                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  18754                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    130                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   9401                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              157376                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                625237                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           194917                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                22                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                113439                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    43937                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                123                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            121                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     42632                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                27860                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8892                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1041                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              427                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     124762                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 258                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     97229                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2597                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           32848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       139034                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             83                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         80559                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.206929                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.953019                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               29973     37.21%     37.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3943      4.89%     42.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               46643     57.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           80559                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 54995     56.56%     56.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12857     13.22%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                22123     22.75%     92.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7251      7.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  97229                       # Type of FU issued
system.cpu.iq.rate                           0.868294                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             277558                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            157867                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        95692                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  56                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 28                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  97201                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      28                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               71                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         7566                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1958                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    948                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    4321                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   482                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              125029                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               104                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 27860                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 8892                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                113                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   455                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             27                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            411                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          529                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  940                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 96552                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 21691                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               677                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             9                       # number of nop insts executed
system.cpu.iew.exec_refs                        28825                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     8682                       # Number of branches executed
system.cpu.iew.exec_stores                       7134                       # Number of stores executed
system.cpu.iew.exec_rate                     0.862248                       # Inst execution rate
system.cpu.iew.wb_sent                          95885                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         95720                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     76210                       # num instructions producing a value
system.cpu.iew.wb_consumers                    142284                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.854818                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.535619                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           32860                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               911                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        75819                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.215685                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.006978                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        39806     52.50%     52.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        14441     19.05%     71.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        12671     16.71%     88.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2710      3.57%     91.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          425      0.56%     92.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          721      0.95%     93.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          657      0.87%     94.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           92      0.12%     94.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         4296      5.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        75819                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                86730                       # Number of instructions committed
system.cpu.commit.committedOps                  92172                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          27228                       # Number of memory references committed
system.cpu.commit.loads                         20294                       # Number of loads committed
system.cpu.commit.membars                         107                       # Number of memory barriers committed
system.cpu.commit.branches                       8076                       # Number of branches committed
system.cpu.commit.fp_insts                         28                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     84564                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  269                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            52120     56.55%     56.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12821     13.91%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           20294     22.02%     92.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6934      7.52%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             92172                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  4296                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       196372                       # The number of ROB reads
system.cpu.rob.rob_writes                      254815                       # The number of ROB writes
system.cpu.timesIdled                             383                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           31418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       86730                       # Number of Instructions Simulated
system.cpu.committedOps                         92172                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.291099                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.291099                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.774534                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.774534                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   145387                       # number of integer regfile reads
system.cpu.int_regfile_writes                   77272                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        6                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    352684                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    40090                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   29630                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    106                       # number of misc regfile writes
system.cpu.dcache.tags.replacements                25                       # number of replacements
system.cpu.dcache.tags.tagsinuse           239.861356                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               25122                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               387                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.914729                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   239.861356                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.234240                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.234240                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          362                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.353516                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             56943                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            56943                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data        21139                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           21139                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         3878                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3878                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            3                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             3                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         25017                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            25017                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        25020                       # number of overall hits
system.cpu.dcache.overall_hits::total           25020                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          249                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           249                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2905                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         3154                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3154                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3154                       # number of overall misses
system.cpu.dcache.overall_misses::total          3154                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     13922000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13922000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    152416492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    152416492                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       114750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       114750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    166338492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    166338492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    166338492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    166338492                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        21388                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        21388                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         6783                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6783                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        28171                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        28171                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        28174                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        28174                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.011642                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011642                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.428277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.428277                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.111959                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.111959                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.111947                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.111947                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55911.646586                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55911.646586                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52466.950775                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52466.950775                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        57375                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        57375                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 52738.900444                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52738.900444                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 52738.900444                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52738.900444                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          462                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           89                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         2680                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2680                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2769                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2769                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2769                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2769                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          160                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          160                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          225                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          225                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          385                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          385                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          385                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          385                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      9138000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9138000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     12260245                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12260245                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       107750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       107750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     21398245                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21398245                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     21398245                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21398245                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.033171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013667                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013665                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013665                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57112.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57112.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54489.977778                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54489.977778                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        53875                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        53875                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55579.857143                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55579.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55579.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55579.857143                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               205                       # number of replacements
system.cpu.icache.tags.tagsinuse           271.903704                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17306                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               583                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             29.684391                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   271.903704                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.531062                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.531062                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             36711                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            36711                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst        17306                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           17306                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         17306                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            17306                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        17306                       # number of overall hits
system.cpu.icache.overall_hits::total           17306                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          758                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           758                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          758                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            758                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          758                       # number of overall misses
system.cpu.icache.overall_misses::total           758                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     41584500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41584500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     41584500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41584500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     41584500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41584500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        18064                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        18064                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        18064                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        18064                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        18064                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        18064                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.041962                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.041962                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.041962                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.041962                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.041962                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.041962                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54860.817942                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54860.817942                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54860.817942                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54860.817942                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54860.817942                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54860.817942                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          204                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           51                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          174                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          174                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          174                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          174                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          174                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          174                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          584                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          584                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          584                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          584                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          584                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          584                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     31912250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31912250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     31912250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31912250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     31912250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31912250                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.032329                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032329                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.032329                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032329                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.032329                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032329                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54644.263699                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54644.263699                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54644.263699                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54644.263699                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54644.263699                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54644.263699                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 746                       # Transaction distribution
system.membus.trans_dist::ReadResp                745                       # Transaction distribution
system.membus.trans_dist::Writeback                 9                       # Transaction distribution
system.membus.trans_dist::ReadExReq               225                       # Transaction distribution
system.membus.trans_dist::ReadExResp              225                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        37312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        25344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   62656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples               980                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                     980    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 980                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1245500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3100250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2063500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
