
Flying-Probe_tester.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e09c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000660  0800e270  0800e270  0000f270  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e8d0  0800e8d0  00010200  2**0
                  CONTENTS
  4 .ARM          00000008  0800e8d0  0800e8d0  0000f8d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e8d8  0800e8d8  00010200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e8d8  0800e8d8  0000f8d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e8dc  0800e8dc  0000f8dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000200  20000000  0800e8e0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002284  20000200  0800eae0  00010200  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002484  0800eae0  00010484  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010200  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022d00  00000000  00000000  00010230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a67  00000000  00000000  00032f30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d20  00000000  00000000  00037998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001695  00000000  00000000  000396b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bca2  00000000  00000000  0003ad4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028247  00000000  00000000  000669ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb040  00000000  00000000  0008ec36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00189c76  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008e08  00000000  00000000  00189cbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00192ac4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000200 	.word	0x20000200
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e254 	.word	0x0800e254

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000204 	.word	0x20000204
 800020c:	0800e254 	.word	0x0800e254

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2uiz>:
 8000b98:	004a      	lsls	r2, r1, #1
 8000b9a:	d211      	bcs.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d211      	bcs.n	8000bc6 <__aeabi_d2uiz+0x2e>
 8000ba2:	d50d      	bpl.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d40e      	bmi.n	8000bcc <__aeabi_d2uiz+0x34>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	fa23 f002 	lsr.w	r0, r3, r2
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d102      	bne.n	8000bd2 <__aeabi_d2uiz+0x3a>
 8000bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000bd0:	4770      	bx	lr
 8000bd2:	f04f 0000 	mov.w	r0, #0
 8000bd6:	4770      	bx	lr

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b9a0 	b.w	8000fd0 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f83c 	bl	8000d14 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_d2lz>:
 8000ca8:	b538      	push	{r3, r4, r5, lr}
 8000caa:	2200      	movs	r2, #0
 8000cac:	2300      	movs	r3, #0
 8000cae:	4604      	mov	r4, r0
 8000cb0:	460d      	mov	r5, r1
 8000cb2:	f7ff ff33 	bl	8000b1c <__aeabi_dcmplt>
 8000cb6:	b928      	cbnz	r0, 8000cc4 <__aeabi_d2lz+0x1c>
 8000cb8:	4620      	mov	r0, r4
 8000cba:	4629      	mov	r1, r5
 8000cbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cc0:	f000 b80a 	b.w	8000cd8 <__aeabi_d2ulz>
 8000cc4:	4620      	mov	r0, r4
 8000cc6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cca:	f000 f805 	bl	8000cd8 <__aeabi_d2ulz>
 8000cce:	4240      	negs	r0, r0
 8000cd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd4:	bd38      	pop	{r3, r4, r5, pc}
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_d2ulz>:
 8000cd8:	b5d0      	push	{r4, r6, r7, lr}
 8000cda:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <__aeabi_d2ulz+0x34>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	4606      	mov	r6, r0
 8000ce0:	460f      	mov	r7, r1
 8000ce2:	f7ff fca9 	bl	8000638 <__aeabi_dmul>
 8000ce6:	f7ff ff57 	bl	8000b98 <__aeabi_d2uiz>
 8000cea:	4604      	mov	r4, r0
 8000cec:	f7ff fc2a 	bl	8000544 <__aeabi_ui2d>
 8000cf0:	4b07      	ldr	r3, [pc, #28]	@ (8000d10 <__aeabi_d2ulz+0x38>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f7ff fca0 	bl	8000638 <__aeabi_dmul>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	460b      	mov	r3, r1
 8000cfc:	4630      	mov	r0, r6
 8000cfe:	4639      	mov	r1, r7
 8000d00:	f7ff fae2 	bl	80002c8 <__aeabi_dsub>
 8000d04:	f7ff ff48 	bl	8000b98 <__aeabi_d2uiz>
 8000d08:	4621      	mov	r1, r4
 8000d0a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d0c:	3df00000 	.word	0x3df00000
 8000d10:	41f00000 	.word	0x41f00000

08000d14 <__udivmoddi4>:
 8000d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d18:	9d08      	ldr	r5, [sp, #32]
 8000d1a:	460c      	mov	r4, r1
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d14e      	bne.n	8000dbe <__udivmoddi4+0xaa>
 8000d20:	4694      	mov	ip, r2
 8000d22:	458c      	cmp	ip, r1
 8000d24:	4686      	mov	lr, r0
 8000d26:	fab2 f282 	clz	r2, r2
 8000d2a:	d962      	bls.n	8000df2 <__udivmoddi4+0xde>
 8000d2c:	b14a      	cbz	r2, 8000d42 <__udivmoddi4+0x2e>
 8000d2e:	f1c2 0320 	rsb	r3, r2, #32
 8000d32:	4091      	lsls	r1, r2
 8000d34:	fa20 f303 	lsr.w	r3, r0, r3
 8000d38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d3c:	4319      	orrs	r1, r3
 8000d3e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d42:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d46:	fa1f f68c 	uxth.w	r6, ip
 8000d4a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d4e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d52:	fb07 1114 	mls	r1, r7, r4, r1
 8000d56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d5a:	fb04 f106 	mul.w	r1, r4, r6
 8000d5e:	4299      	cmp	r1, r3
 8000d60:	d90a      	bls.n	8000d78 <__udivmoddi4+0x64>
 8000d62:	eb1c 0303 	adds.w	r3, ip, r3
 8000d66:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d6a:	f080 8112 	bcs.w	8000f92 <__udivmoddi4+0x27e>
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	f240 810f 	bls.w	8000f92 <__udivmoddi4+0x27e>
 8000d74:	3c02      	subs	r4, #2
 8000d76:	4463      	add	r3, ip
 8000d78:	1a59      	subs	r1, r3, r1
 8000d7a:	fa1f f38e 	uxth.w	r3, lr
 8000d7e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d82:	fb07 1110 	mls	r1, r7, r0, r1
 8000d86:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d8a:	fb00 f606 	mul.w	r6, r0, r6
 8000d8e:	429e      	cmp	r6, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x94>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d9a:	f080 80fc 	bcs.w	8000f96 <__udivmoddi4+0x282>
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	f240 80f9 	bls.w	8000f96 <__udivmoddi4+0x282>
 8000da4:	4463      	add	r3, ip
 8000da6:	3802      	subs	r0, #2
 8000da8:	1b9b      	subs	r3, r3, r6
 8000daa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dae:	2100      	movs	r1, #0
 8000db0:	b11d      	cbz	r5, 8000dba <__udivmoddi4+0xa6>
 8000db2:	40d3      	lsrs	r3, r2
 8000db4:	2200      	movs	r2, #0
 8000db6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d905      	bls.n	8000dce <__udivmoddi4+0xba>
 8000dc2:	b10d      	cbz	r5, 8000dc8 <__udivmoddi4+0xb4>
 8000dc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dc8:	2100      	movs	r1, #0
 8000dca:	4608      	mov	r0, r1
 8000dcc:	e7f5      	b.n	8000dba <__udivmoddi4+0xa6>
 8000dce:	fab3 f183 	clz	r1, r3
 8000dd2:	2900      	cmp	r1, #0
 8000dd4:	d146      	bne.n	8000e64 <__udivmoddi4+0x150>
 8000dd6:	42a3      	cmp	r3, r4
 8000dd8:	d302      	bcc.n	8000de0 <__udivmoddi4+0xcc>
 8000dda:	4290      	cmp	r0, r2
 8000ddc:	f0c0 80f0 	bcc.w	8000fc0 <__udivmoddi4+0x2ac>
 8000de0:	1a86      	subs	r6, r0, r2
 8000de2:	eb64 0303 	sbc.w	r3, r4, r3
 8000de6:	2001      	movs	r0, #1
 8000de8:	2d00      	cmp	r5, #0
 8000dea:	d0e6      	beq.n	8000dba <__udivmoddi4+0xa6>
 8000dec:	e9c5 6300 	strd	r6, r3, [r5]
 8000df0:	e7e3      	b.n	8000dba <__udivmoddi4+0xa6>
 8000df2:	2a00      	cmp	r2, #0
 8000df4:	f040 8090 	bne.w	8000f18 <__udivmoddi4+0x204>
 8000df8:	eba1 040c 	sub.w	r4, r1, ip
 8000dfc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e00:	fa1f f78c 	uxth.w	r7, ip
 8000e04:	2101      	movs	r1, #1
 8000e06:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e0a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e0e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e16:	fb07 f006 	mul.w	r0, r7, r6
 8000e1a:	4298      	cmp	r0, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x11c>
 8000e1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e22:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x11a>
 8000e28:	4298      	cmp	r0, r3
 8000e2a:	f200 80cd 	bhi.w	8000fc8 <__udivmoddi4+0x2b4>
 8000e2e:	4626      	mov	r6, r4
 8000e30:	1a1c      	subs	r4, r3, r0
 8000e32:	fa1f f38e 	uxth.w	r3, lr
 8000e36:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e3a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e3e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e42:	fb00 f707 	mul.w	r7, r0, r7
 8000e46:	429f      	cmp	r7, r3
 8000e48:	d908      	bls.n	8000e5c <__udivmoddi4+0x148>
 8000e4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e4e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e52:	d202      	bcs.n	8000e5a <__udivmoddi4+0x146>
 8000e54:	429f      	cmp	r7, r3
 8000e56:	f200 80b0 	bhi.w	8000fba <__udivmoddi4+0x2a6>
 8000e5a:	4620      	mov	r0, r4
 8000e5c:	1bdb      	subs	r3, r3, r7
 8000e5e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e62:	e7a5      	b.n	8000db0 <__udivmoddi4+0x9c>
 8000e64:	f1c1 0620 	rsb	r6, r1, #32
 8000e68:	408b      	lsls	r3, r1
 8000e6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e6e:	431f      	orrs	r7, r3
 8000e70:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e74:	fa04 f301 	lsl.w	r3, r4, r1
 8000e78:	ea43 030c 	orr.w	r3, r3, ip
 8000e7c:	40f4      	lsrs	r4, r6
 8000e7e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e82:	0c38      	lsrs	r0, r7, #16
 8000e84:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e88:	fbb4 fef0 	udiv	lr, r4, r0
 8000e8c:	fa1f fc87 	uxth.w	ip, r7
 8000e90:	fb00 441e 	mls	r4, r0, lr, r4
 8000e94:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e98:	fb0e f90c 	mul.w	r9, lr, ip
 8000e9c:	45a1      	cmp	r9, r4
 8000e9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000ea2:	d90a      	bls.n	8000eba <__udivmoddi4+0x1a6>
 8000ea4:	193c      	adds	r4, r7, r4
 8000ea6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eaa:	f080 8084 	bcs.w	8000fb6 <__udivmoddi4+0x2a2>
 8000eae:	45a1      	cmp	r9, r4
 8000eb0:	f240 8081 	bls.w	8000fb6 <__udivmoddi4+0x2a2>
 8000eb4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000eb8:	443c      	add	r4, r7
 8000eba:	eba4 0409 	sub.w	r4, r4, r9
 8000ebe:	fa1f f983 	uxth.w	r9, r3
 8000ec2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ec6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eca:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ece:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ed2:	45a4      	cmp	ip, r4
 8000ed4:	d907      	bls.n	8000ee6 <__udivmoddi4+0x1d2>
 8000ed6:	193c      	adds	r4, r7, r4
 8000ed8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000edc:	d267      	bcs.n	8000fae <__udivmoddi4+0x29a>
 8000ede:	45a4      	cmp	ip, r4
 8000ee0:	d965      	bls.n	8000fae <__udivmoddi4+0x29a>
 8000ee2:	3b02      	subs	r3, #2
 8000ee4:	443c      	add	r4, r7
 8000ee6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000eea:	fba0 9302 	umull	r9, r3, r0, r2
 8000eee:	eba4 040c 	sub.w	r4, r4, ip
 8000ef2:	429c      	cmp	r4, r3
 8000ef4:	46ce      	mov	lr, r9
 8000ef6:	469c      	mov	ip, r3
 8000ef8:	d351      	bcc.n	8000f9e <__udivmoddi4+0x28a>
 8000efa:	d04e      	beq.n	8000f9a <__udivmoddi4+0x286>
 8000efc:	b155      	cbz	r5, 8000f14 <__udivmoddi4+0x200>
 8000efe:	ebb8 030e 	subs.w	r3, r8, lr
 8000f02:	eb64 040c 	sbc.w	r4, r4, ip
 8000f06:	fa04 f606 	lsl.w	r6, r4, r6
 8000f0a:	40cb      	lsrs	r3, r1
 8000f0c:	431e      	orrs	r6, r3
 8000f0e:	40cc      	lsrs	r4, r1
 8000f10:	e9c5 6400 	strd	r6, r4, [r5]
 8000f14:	2100      	movs	r1, #0
 8000f16:	e750      	b.n	8000dba <__udivmoddi4+0xa6>
 8000f18:	f1c2 0320 	rsb	r3, r2, #32
 8000f1c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f20:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f24:	fa24 f303 	lsr.w	r3, r4, r3
 8000f28:	4094      	lsls	r4, r2
 8000f2a:	430c      	orrs	r4, r1
 8000f2c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f30:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f34:	fa1f f78c 	uxth.w	r7, ip
 8000f38:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f3c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f40:	0c23      	lsrs	r3, r4, #16
 8000f42:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f46:	fb00 f107 	mul.w	r1, r0, r7
 8000f4a:	4299      	cmp	r1, r3
 8000f4c:	d908      	bls.n	8000f60 <__udivmoddi4+0x24c>
 8000f4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f52:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f56:	d22c      	bcs.n	8000fb2 <__udivmoddi4+0x29e>
 8000f58:	4299      	cmp	r1, r3
 8000f5a:	d92a      	bls.n	8000fb2 <__udivmoddi4+0x29e>
 8000f5c:	3802      	subs	r0, #2
 8000f5e:	4463      	add	r3, ip
 8000f60:	1a5b      	subs	r3, r3, r1
 8000f62:	b2a4      	uxth	r4, r4
 8000f64:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f68:	fb08 3311 	mls	r3, r8, r1, r3
 8000f6c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f70:	fb01 f307 	mul.w	r3, r1, r7
 8000f74:	42a3      	cmp	r3, r4
 8000f76:	d908      	bls.n	8000f8a <__udivmoddi4+0x276>
 8000f78:	eb1c 0404 	adds.w	r4, ip, r4
 8000f7c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f80:	d213      	bcs.n	8000faa <__udivmoddi4+0x296>
 8000f82:	42a3      	cmp	r3, r4
 8000f84:	d911      	bls.n	8000faa <__udivmoddi4+0x296>
 8000f86:	3902      	subs	r1, #2
 8000f88:	4464      	add	r4, ip
 8000f8a:	1ae4      	subs	r4, r4, r3
 8000f8c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f90:	e739      	b.n	8000e06 <__udivmoddi4+0xf2>
 8000f92:	4604      	mov	r4, r0
 8000f94:	e6f0      	b.n	8000d78 <__udivmoddi4+0x64>
 8000f96:	4608      	mov	r0, r1
 8000f98:	e706      	b.n	8000da8 <__udivmoddi4+0x94>
 8000f9a:	45c8      	cmp	r8, r9
 8000f9c:	d2ae      	bcs.n	8000efc <__udivmoddi4+0x1e8>
 8000f9e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fa2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fa6:	3801      	subs	r0, #1
 8000fa8:	e7a8      	b.n	8000efc <__udivmoddi4+0x1e8>
 8000faa:	4631      	mov	r1, r6
 8000fac:	e7ed      	b.n	8000f8a <__udivmoddi4+0x276>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	e799      	b.n	8000ee6 <__udivmoddi4+0x1d2>
 8000fb2:	4630      	mov	r0, r6
 8000fb4:	e7d4      	b.n	8000f60 <__udivmoddi4+0x24c>
 8000fb6:	46d6      	mov	lr, sl
 8000fb8:	e77f      	b.n	8000eba <__udivmoddi4+0x1a6>
 8000fba:	4463      	add	r3, ip
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	e74d      	b.n	8000e5c <__udivmoddi4+0x148>
 8000fc0:	4606      	mov	r6, r0
 8000fc2:	4623      	mov	r3, r4
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e70f      	b.n	8000de8 <__udivmoddi4+0xd4>
 8000fc8:	3e02      	subs	r6, #2
 8000fca:	4463      	add	r3, ip
 8000fcc:	e730      	b.n	8000e30 <__udivmoddi4+0x11c>
 8000fce:	bf00      	nop

08000fd0 <__aeabi_idiv0>:
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop

08000fd4 <__lcd_delay_us>:
 * @param[in] htim     : LCD timer handler
 * @param[in] delay_us : Delay period in microseconds
 * @return None
 */
void __lcd_delay_us(LCD_TimerType htim, uint16_t delay_us)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
 8000fdc:	460b      	mov	r3, r1
 8000fde:	807b      	strh	r3, [r7, #2]
  __HAL_TIM_SET_COUNTER(htim, 0);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_Base_Start(htim);
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f004 ff73 	bl	8005ed4 <HAL_TIM_Base_Start>
  while(__HAL_TIM_GET_COUNTER(htim) < delay_us);
 8000fee:	bf00      	nop
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000ff6:	887b      	ldrh	r3, [r7, #2]
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	d3f9      	bcc.n	8000ff0 <__lcd_delay_us+0x1c>
  HAL_TIM_Base_Stop(htim);
 8000ffc:	6878      	ldr	r0, [r7, #4]
 8000ffe:	f004 ffd9 	bl	8005fb4 <HAL_TIM_Base_Stop>
}
 8001002:	bf00      	nop
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
	...

0800100c <__lcd_i2c_write>:
 * @param[in] hlcd : LCD handler with I2C interface
 * @param[in] data : Display data byte
 * @return None
 */
void __lcd_i2c_write(LCD_I2C_HandleTypeDef* hlcd, uint8_t rsRwBits, uint8_t data)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af02      	add	r7, sp, #8
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	460b      	mov	r3, r1
 8001016:	70fb      	strb	r3, [r7, #3]
 8001018:	4613      	mov	r3, r2
 800101a:	70bb      	strb	r3, [r7, #2]
    /* most significant nibble */
    __lcd_i2c_buffer[0] = rsRwBits | LCD_I2C_BIT_E | LCD_I2C_BIT_BACKIGHT_ON | (data & 0xF0);
 800101c:	78bb      	ldrb	r3, [r7, #2]
 800101e:	f023 030f 	bic.w	r3, r3, #15
 8001022:	b2da      	uxtb	r2, r3
 8001024:	78fb      	ldrb	r3, [r7, #3]
 8001026:	4313      	orrs	r3, r2
 8001028:	b2db      	uxtb	r3, r3
 800102a:	f043 030c 	orr.w	r3, r3, #12
 800102e:	b2da      	uxtb	r2, r3
 8001030:	4b21      	ldr	r3, [pc, #132]	@ (80010b8 <__lcd_i2c_write+0xac>)
 8001032:	701a      	strb	r2, [r3, #0]
    __lcd_i2c_buffer[1] = __lcd_i2c_buffer[0];
 8001034:	4b20      	ldr	r3, [pc, #128]	@ (80010b8 <__lcd_i2c_write+0xac>)
 8001036:	781a      	ldrb	r2, [r3, #0]
 8001038:	4b1f      	ldr	r3, [pc, #124]	@ (80010b8 <__lcd_i2c_write+0xac>)
 800103a:	705a      	strb	r2, [r3, #1]
    __lcd_i2c_buffer[2] = rsRwBits | LCD_I2C_BIT_BACKIGHT_ON | (data & 0xF0);
 800103c:	78bb      	ldrb	r3, [r7, #2]
 800103e:	f023 030f 	bic.w	r3, r3, #15
 8001042:	b2da      	uxtb	r2, r3
 8001044:	78fb      	ldrb	r3, [r7, #3]
 8001046:	4313      	orrs	r3, r2
 8001048:	b2db      	uxtb	r3, r3
 800104a:	f043 0308 	orr.w	r3, r3, #8
 800104e:	b2da      	uxtb	r2, r3
 8001050:	4b19      	ldr	r3, [pc, #100]	@ (80010b8 <__lcd_i2c_write+0xac>)
 8001052:	709a      	strb	r2, [r3, #2]

    /* least significant nibble */
    __lcd_i2c_buffer[3] = rsRwBits | LCD_I2C_BIT_E | LCD_I2C_BIT_BACKIGHT_ON | ((data << 4) & 0xF0);
 8001054:	78bb      	ldrb	r3, [r7, #2]
 8001056:	011b      	lsls	r3, r3, #4
 8001058:	b2da      	uxtb	r2, r3
 800105a:	78fb      	ldrb	r3, [r7, #3]
 800105c:	4313      	orrs	r3, r2
 800105e:	b2db      	uxtb	r3, r3
 8001060:	f043 030c 	orr.w	r3, r3, #12
 8001064:	b2da      	uxtb	r2, r3
 8001066:	4b14      	ldr	r3, [pc, #80]	@ (80010b8 <__lcd_i2c_write+0xac>)
 8001068:	70da      	strb	r2, [r3, #3]
    __lcd_i2c_buffer[4] = __lcd_i2c_buffer[3];
 800106a:	4b13      	ldr	r3, [pc, #76]	@ (80010b8 <__lcd_i2c_write+0xac>)
 800106c:	78da      	ldrb	r2, [r3, #3]
 800106e:	4b12      	ldr	r3, [pc, #72]	@ (80010b8 <__lcd_i2c_write+0xac>)
 8001070:	711a      	strb	r2, [r3, #4]
    __lcd_i2c_buffer[5] = rsRwBits | LCD_I2C_BIT_BACKIGHT_ON | ((data << 4) & 0xF0);
 8001072:	78bb      	ldrb	r3, [r7, #2]
 8001074:	011b      	lsls	r3, r3, #4
 8001076:	b2da      	uxtb	r2, r3
 8001078:	78fb      	ldrb	r3, [r7, #3]
 800107a:	4313      	orrs	r3, r2
 800107c:	b2db      	uxtb	r3, r3
 800107e:	f043 0308 	orr.w	r3, r3, #8
 8001082:	b2da      	uxtb	r2, r3
 8001084:	4b0c      	ldr	r3, [pc, #48]	@ (80010b8 <__lcd_i2c_write+0xac>)
 8001086:	715a      	strb	r2, [r3, #5]

    HAL_I2C_Master_Transmit(hlcd->I2C, (hlcd->Address << 1), (uint8_t*)__lcd_i2c_buffer, 6, hlcd->Timeout);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6818      	ldr	r0, [r3, #0]
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	889b      	ldrh	r3, [r3, #4]
 8001090:	005b      	lsls	r3, r3, #1
 8001092:	b299      	uxth	r1, r3
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	9300      	str	r3, [sp, #0]
 800109a:	2306      	movs	r3, #6
 800109c:	4a06      	ldr	r2, [pc, #24]	@ (80010b8 <__lcd_i2c_write+0xac>)
 800109e:	f002 fad9 	bl	8003654 <HAL_I2C_Master_Transmit>

    __lcd_delay(hlcd->Timer, 0.05);  // > 41 us
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	68db      	ldr	r3, [r3, #12]
 80010a6:	2132      	movs	r1, #50	@ 0x32
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff ff93 	bl	8000fd4 <__lcd_delay_us>
}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	2000021c 	.word	0x2000021c

080010bc <__lcd_i2c_write_command>:
 * @param[in] hlcd    : LCD handler with I2C interface
 * @param[in] command : Display command @see lcd.h/Define
 * @return None
 */
void __lcd_i2c_write_command(LCD_I2C_HandleTypeDef* hlcd, uint8_t data)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	460b      	mov	r3, r1
 80010c6:	70fb      	strb	r3, [r7, #3]
  __lcd_i2c_write(hlcd, LCD_COMMAND_REG, data);
 80010c8:	78fb      	ldrb	r3, [r7, #3]
 80010ca:	461a      	mov	r2, r3
 80010cc:	2100      	movs	r1, #0
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f7ff ff9c 	bl	800100c <__lcd_i2c_write>
}
 80010d4:	bf00      	nop
 80010d6:	3708      	adds	r7, #8
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}

080010dc <__lcd_i2c_write_data>:
 * @param[in] hlcd : LCD handler with I2C interface
 * @param[in] data : Display data byte
 * @return None
 */
void __lcd_i2c_write_data(LCD_I2C_HandleTypeDef* hlcd, uint8_t data)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	460b      	mov	r3, r1
 80010e6:	70fb      	strb	r3, [r7, #3]
  __lcd_i2c_write(hlcd, LCD_DATA_REG, data);
 80010e8:	78fb      	ldrb	r3, [r7, #3]
 80010ea:	461a      	mov	r2, r3
 80010ec:	2101      	movs	r1, #1
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f7ff ff8c 	bl	800100c <__lcd_i2c_write>
}
 80010f4:	bf00      	nop
 80010f6:	3708      	adds	r7, #8
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}

080010fc <LCD_I2C_Init>:
 * @note Cursor off, Cursor increment on, No blink @see HD44780 technical note.
 * @param[in] hlcd : LCD handler with I2C interface
 * @return None
 */
void LCD_I2C_Init(LCD_I2C_HandleTypeDef* hlcd)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
    // Step 1: Initial delay after power-on
    __lcd_delay(hlcd->Timer, 50); // Wait at least 40 ms after power-on
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff ff61 	bl	8000fd4 <__lcd_delay_us>

    // Step 2: Force LCD into 4-bit mode
    __lcd_i2c_write_command(hlcd, 0x03);  // Function set: 8-bit mode
 8001112:	2103      	movs	r1, #3
 8001114:	6878      	ldr	r0, [r7, #4]
 8001116:	f7ff ffd1 	bl	80010bc <__lcd_i2c_write_command>
    __lcd_delay(hlcd->Timer, 5);          // Wait > 4.1 ms
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	68db      	ldr	r3, [r3, #12]
 800111e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001122:	4618      	mov	r0, r3
 8001124:	f7ff ff56 	bl	8000fd4 <__lcd_delay_us>

    __lcd_i2c_write_command(hlcd, 0x03);  // Function set: 8-bit mode
 8001128:	2103      	movs	r1, #3
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f7ff ffc6 	bl	80010bc <__lcd_i2c_write_command>
    __lcd_delay(hlcd->Timer, 1);          // Wait > 100 µs
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	68db      	ldr	r3, [r3, #12]
 8001134:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff ff4b 	bl	8000fd4 <__lcd_delay_us>

    __lcd_i2c_write_command(hlcd, 0x03);  // Function set: 8-bit mode
 800113e:	2103      	movs	r1, #3
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	f7ff ffbb 	bl	80010bc <__lcd_i2c_write_command>
    __lcd_delay(hlcd->Timer, 1);          // Short delay
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	68db      	ldr	r3, [r3, #12]
 800114a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800114e:	4618      	mov	r0, r3
 8001150:	f7ff ff40 	bl	8000fd4 <__lcd_delay_us>

    __lcd_i2c_write_command(hlcd, 0x02);  // Function set: 4-bit mode
 8001154:	2102      	movs	r1, #2
 8001156:	6878      	ldr	r0, [r7, #4]
 8001158:	f7ff ffb0 	bl	80010bc <__lcd_i2c_write_command>
    __lcd_delay(hlcd->Timer, 1);          // Short delay
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff ff35 	bl	8000fd4 <__lcd_delay_us>

    // Step 3: Configure display
    __lcd_i2c_write_command(hlcd, LCD_FUNCTION_SET | LCD_OPT_N);        // Function set: 4-bit, 2-line, 5x8 dots
 800116a:	2128      	movs	r1, #40	@ 0x28
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f7ff ffa5 	bl	80010bc <__lcd_i2c_write_command>
    __lcd_i2c_write_command(hlcd, LCD_DISPLAY_ON_OFF_CONTROL | LCD_OPT_D); // Display on, cursor off, blink off
 8001172:	210c      	movs	r1, #12
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f7ff ffa1 	bl	80010bc <__lcd_i2c_write_command>
    __lcd_i2c_write_command(hlcd, LCD_CLEAR_DISPLAY);                   // Clear display
 800117a:	2101      	movs	r1, #1
 800117c:	6878      	ldr	r0, [r7, #4]
 800117e:	f7ff ff9d 	bl	80010bc <__lcd_i2c_write_command>
    __lcd_delay(hlcd->Timer, 2);                                        // Wait > 1.52 ms
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	68db      	ldr	r3, [r3, #12]
 8001186:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff ff22 	bl	8000fd4 <__lcd_delay_us>
    __lcd_i2c_write_command(hlcd, LCD_ENTRY_MODE_SET | LCD_OPT_INC);    // Entry mode: increment cursor, no shift
 8001190:	2106      	movs	r1, #6
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff ff92 	bl	80010bc <__lcd_i2c_write_command>

    // Mark as initialized
    hlcd->IsInitialized = 1;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2201      	movs	r2, #1
 800119c:	741a      	strb	r2, [r3, #16]
}
 800119e:	bf00      	nop
 80011a0:	3708      	adds	r7, #8
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}

080011a6 <LCD_I2C_printCustomChar>:
 * @param[in] hlcd   : LCD custom character handler with I2C interface
 * @return None
 */


void LCD_I2C_printCustomChar(LCD_I2C_HandleTypeDef* hlcd, uint8_t code) {
 80011a6:	b580      	push	{r7, lr}
 80011a8:	b082      	sub	sp, #8
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
 80011ae:	460b      	mov	r3, r1
 80011b0:	70fb      	strb	r3, [r7, #3]
  // Assuming __lcd_i2c_write_data allows sending custom character code directly
  __lcd_i2c_write_data(hlcd, code);
 80011b2:	78fb      	ldrb	r3, [r7, #3]
 80011b4:	4619      	mov	r1, r3
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f7ff ff90 	bl	80010dc <__lcd_i2c_write_data>
}
 80011bc:	bf00      	nop
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <LCD_I2C_SetCursor>:
 * @param[in] row  : Display row (line): 0 to N
 * @param[in] col  : Display column: 0 to 15 (16 character display) or 19 (20 character display)
 * @return None
 */
void LCD_I2C_SetCursor(LCD_I2C_HandleTypeDef* hlcd, uint8_t row, uint8_t col)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
 80011cc:	460b      	mov	r3, r1
 80011ce:	70fb      	strb	r3, [r7, #3]
 80011d0:	4613      	mov	r3, r2
 80011d2:	70bb      	strb	r3, [r7, #2]
  #ifdef LCD20xN
  __lcd_i2c_write_command(hlcd, LCD_SET_DDRAM_ADDR + LCD_ROW_20[row] + col);
  #endif

  #ifdef LCD16xN
  __lcd_i2c_write_command(hlcd, LCD_SET_DDRAM_ADDR + LCD_ROW_16[row] + col);
 80011d4:	78fb      	ldrb	r3, [r7, #3]
 80011d6:	4a07      	ldr	r2, [pc, #28]	@ (80011f4 <LCD_I2C_SetCursor+0x30>)
 80011d8:	5cd2      	ldrb	r2, [r2, r3]
 80011da:	78bb      	ldrb	r3, [r7, #2]
 80011dc:	4413      	add	r3, r2
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	3b80      	subs	r3, #128	@ 0x80
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	4619      	mov	r1, r3
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f7ff ff68 	bl	80010bc <__lcd_i2c_write_command>
  #endif
}
 80011ec:	bf00      	nop
 80011ee:	3708      	adds	r7, #8
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	0800e474 	.word	0x0800e474

080011f8 <LCD_I2C_Clear>:
 * @brief Clear the screen.
 * @param[in] hlcd : LCD handler with I2C interface
 * @return None
 */
void LCD_I2C_Clear(LCD_I2C_HandleTypeDef * hlcd)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  __lcd_i2c_write_command(hlcd, LCD_CLEAR_DISPLAY);
 8001200:	2101      	movs	r1, #1
 8001202:	6878      	ldr	r0, [r7, #4]
 8001204:	f7ff ff5a 	bl	80010bc <__lcd_i2c_write_command>
}
 8001208:	bf00      	nop
 800120a:	3708      	adds	r7, #8
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}

08001210 <LCD_I2C_DefineChar>:
 * @param[in] code   : Defined character code in display memory @see HD44780 technical note.
 * @param[in] bitmap : Defined character array @see HD44780 technical note.
 * @return None
 */
void LCD_I2C_DefineChar(LCD_I2C_HandleTypeDef* hlcd, uint8_t code, uint8_t bitmap[])
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	460b      	mov	r3, r1
 800121a:	607a      	str	r2, [r7, #4]
 800121c:	72fb      	strb	r3, [r7, #11]
  __lcd_i2c_write_command(hlcd, LCD_SETCGRAM_ADDR + (code << 3));
 800121e:	7afb      	ldrb	r3, [r7, #11]
 8001220:	00db      	lsls	r3, r3, #3
 8001222:	b2db      	uxtb	r3, r3
 8001224:	3340      	adds	r3, #64	@ 0x40
 8001226:	b2db      	uxtb	r3, r3
 8001228:	4619      	mov	r1, r3
 800122a:	68f8      	ldr	r0, [r7, #12]
 800122c:	f7ff ff46 	bl	80010bc <__lcd_i2c_write_command>

  for(uint8_t i=0; i < 8; ++i)
 8001230:	2300      	movs	r3, #0
 8001232:	75fb      	strb	r3, [r7, #23]
 8001234:	e00a      	b.n	800124c <LCD_I2C_DefineChar+0x3c>
    __lcd_i2c_write_data(hlcd, bitmap[i]);
 8001236:	7dfb      	ldrb	r3, [r7, #23]
 8001238:	687a      	ldr	r2, [r7, #4]
 800123a:	4413      	add	r3, r2
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	4619      	mov	r1, r3
 8001240:	68f8      	ldr	r0, [r7, #12]
 8001242:	f7ff ff4b 	bl	80010dc <__lcd_i2c_write_data>
  for(uint8_t i=0; i < 8; ++i)
 8001246:	7dfb      	ldrb	r3, [r7, #23]
 8001248:	3301      	adds	r3, #1
 800124a:	75fb      	strb	r3, [r7, #23]
 800124c:	7dfb      	ldrb	r3, [r7, #23]
 800124e:	2b07      	cmp	r3, #7
 8001250:	d9f1      	bls.n	8001236 <LCD_I2C_DefineChar+0x26>
}
 8001252:	bf00      	nop
 8001254:	bf00      	nop
 8001256:	3718      	adds	r7, #24
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}

0800125c <LCD_I2C_DisplaySequentialGlossyText>:
 * @param[in] hlcd : LCD handler with I2C interface
 * @param[in] row  : Row number to display the text
 * @return None
 */
void LCD_I2C_DisplaySequentialGlossyText(LCD_I2C_HandleTypeDef* hlcd, uint8_t row)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b088      	sub	sp, #32
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	460b      	mov	r3, r1
 8001266:	70fb      	strb	r3, [r7, #3]
    // Ensure row is valid (0 or 1 for a 2x16 LCD)


    const char* text = "BONGO BONG";
 8001268:	4b23      	ldr	r3, [pc, #140]	@ (80012f8 <LCD_I2C_DisplaySequentialGlossyText+0x9c>)
 800126a:	61bb      	str	r3, [r7, #24]
    uint8_t len = strlen(text);
 800126c:	69b8      	ldr	r0, [r7, #24]
 800126e:	f7fe ffcf 	bl	8000210 <strlen>
 8001272:	4603      	mov	r3, r0
 8001274:	75fb      	strb	r3, [r7, #23]

    // Create a highlight custom character
    uint8_t highlight_char[8] = {
 8001276:	4a21      	ldr	r2, [pc, #132]	@ (80012fc <LCD_I2C_DisplaySequentialGlossyText+0xa0>)
 8001278:	f107 030c 	add.w	r3, r7, #12
 800127c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001280:	e883 0003 	stmia.w	r3, {r0, r1}
        0b11111,
        0b11111
    };

    // Define the custom character in CGRAM
    LCD_I2C_DefineChar(hlcd, 0, highlight_char);
 8001284:	f107 030c 	add.w	r3, r7, #12
 8001288:	461a      	mov	r2, r3
 800128a:	2100      	movs	r1, #0
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	f7ff ffbf 	bl	8001210 <LCD_I2C_DefineChar>

    // Start from the first character
    for (uint8_t i = 0; i < len; i++) {
 8001292:	2300      	movs	r3, #0
 8001294:	77fb      	strb	r3, [r7, #31]
 8001296:	e025      	b.n	80012e4 <LCD_I2C_DisplaySequentialGlossyText+0x88>
        // Highlight the current character
        LCD_I2C_SetCursor(hlcd, row, i+3);
 8001298:	7ffb      	ldrb	r3, [r7, #31]
 800129a:	3303      	adds	r3, #3
 800129c:	b2da      	uxtb	r2, r3
 800129e:	78fb      	ldrb	r3, [r7, #3]
 80012a0:	4619      	mov	r1, r3
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f7ff ff8e 	bl	80011c4 <LCD_I2C_SetCursor>
        LCD_I2C_printCustomChar(hlcd, 0);
 80012a8:	2100      	movs	r1, #0
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f7ff ff7b 	bl	80011a6 <LCD_I2C_printCustomChar>

        // Wait to create the glossy effect
        __lcd_delay(hlcd->Timer, 200); // Adjust delay for visual preference
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	68db      	ldr	r3, [r3, #12]
 80012b4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff fe8b 	bl	8000fd4 <__lcd_delay_us>

        // Replace the highlighted character with the original character
        LCD_I2C_SetCursor(hlcd, row, i+3);
 80012be:	7ffb      	ldrb	r3, [r7, #31]
 80012c0:	3303      	adds	r3, #3
 80012c2:	b2da      	uxtb	r2, r3
 80012c4:	78fb      	ldrb	r3, [r7, #3]
 80012c6:	4619      	mov	r1, r3
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	f7ff ff7b 	bl	80011c4 <LCD_I2C_SetCursor>
        __lcd_i2c_write_data(hlcd, text[i]);
 80012ce:	7ffb      	ldrb	r3, [r7, #31]
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	4413      	add	r3, r2
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	4619      	mov	r1, r3
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f7ff feff 	bl	80010dc <__lcd_i2c_write_data>
    for (uint8_t i = 0; i < len; i++) {
 80012de:	7ffb      	ldrb	r3, [r7, #31]
 80012e0:	3301      	adds	r3, #1
 80012e2:	77fb      	strb	r3, [r7, #31]
 80012e4:	7ffa      	ldrb	r2, [r7, #31]
 80012e6:	7dfb      	ldrb	r3, [r7, #23]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d3d5      	bcc.n	8001298 <LCD_I2C_DisplaySequentialGlossyText+0x3c>
    }
}
 80012ec:	bf00      	nop
 80012ee:	bf00      	nop
 80012f0:	3720      	adds	r7, #32
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	0800e27c 	.word	0x0800e27c
 80012fc:	0800e288 	.word	0x0800e288

08001300 <HAL_TIM_PWM_PulseFinishedCallback>:
uint32_t stepsTaken;
////////// HAL FUNCTIONS //////////

// PWM callback for step counting
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001300:	b480      	push	{r7}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  for(int i = 0; i < MAX_MOTORS; i++){
 8001308:	2300      	movs	r3, #0
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	e02a      	b.n	8001364 <HAL_TIM_PWM_PulseFinishedCallback+0x64>
	  if (htim->Instance == motors[i].driver.htim->Instance){ // Check which motor's timer called back
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	4919      	ldr	r1, [pc, #100]	@ (8001378 <HAL_TIM_PWM_PulseFinishedCallback+0x78>)
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2058      	movs	r0, #88	@ 0x58
 8001318:	fb00 f303 	mul.w	r3, r0, r3
 800131c:	440b      	add	r3, r1
 800131e:	330c      	adds	r3, #12
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	429a      	cmp	r2, r3
 8001326:	d11a      	bne.n	800135e <HAL_TIM_PWM_PulseFinishedCallback+0x5e>
		  motors[i].stepsTaken++;
 8001328:	4a13      	ldr	r2, [pc, #76]	@ (8001378 <HAL_TIM_PWM_PulseFinishedCallback+0x78>)
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	2158      	movs	r1, #88	@ 0x58
 800132e:	fb01 f303 	mul.w	r3, r1, r3
 8001332:	4413      	add	r3, r2
 8001334:	3344      	adds	r3, #68	@ 0x44
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	1c5a      	adds	r2, r3, #1
 800133a:	490f      	ldr	r1, [pc, #60]	@ (8001378 <HAL_TIM_PWM_PulseFinishedCallback+0x78>)
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	2058      	movs	r0, #88	@ 0x58
 8001340:	fb00 f303 	mul.w	r3, r0, r3
 8001344:	440b      	add	r3, r1
 8001346:	3344      	adds	r3, #68	@ 0x44
 8001348:	601a      	str	r2, [r3, #0]
		  stepsTaken = motors[i].stepsTaken;  // increment counter
 800134a:	4a0b      	ldr	r2, [pc, #44]	@ (8001378 <HAL_TIM_PWM_PulseFinishedCallback+0x78>)
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	2158      	movs	r1, #88	@ 0x58
 8001350:	fb01 f303 	mul.w	r3, r1, r3
 8001354:	4413      	add	r3, r2
 8001356:	3344      	adds	r3, #68	@ 0x44
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a08      	ldr	r2, [pc, #32]	@ (800137c <HAL_TIM_PWM_PulseFinishedCallback+0x7c>)
 800135c:	6013      	str	r3, [r2, #0]
  for(int i = 0; i < MAX_MOTORS; i++){
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	3301      	adds	r3, #1
 8001362:	60fb      	str	r3, [r7, #12]
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	2b00      	cmp	r3, #0
 8001368:	ddd1      	ble.n	800130e <HAL_TIM_PWM_PulseFinishedCallback+0xe>
	  }
  }

}
 800136a:	bf00      	nop
 800136c:	bf00      	nop
 800136e:	3714      	adds	r7, #20
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr
 8001378:	20000228 	.word	0x20000228
 800137c:	20000224 	.word	0x20000224

08001380 <myprintf>:
void uart_transmit_string(const char *str) {
    HAL_UART_Transmit(&huart3, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
}

// UART-based custom printf
void myprintf(const char *fmt, ...) {
 8001380:	b40f      	push	{r0, r1, r2, r3}
 8001382:	b580      	push	{r7, lr}
 8001384:	b082      	sub	sp, #8
 8001386:	af00      	add	r7, sp, #0
    static char buffer[256];
    va_list args;
    va_start(args, fmt);
 8001388:	f107 0314 	add.w	r3, r7, #20
 800138c:	607b      	str	r3, [r7, #4]
    vsnprintf(buffer, sizeof(buffer), fmt, args);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	693a      	ldr	r2, [r7, #16]
 8001392:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001396:	480a      	ldr	r0, [pc, #40]	@ (80013c0 <myprintf+0x40>)
 8001398:	f00a febe 	bl	800c118 <vsniprintf>
    va_end(args);

    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 800139c:	4808      	ldr	r0, [pc, #32]	@ (80013c0 <myprintf+0x40>)
 800139e:	f7fe ff37 	bl	8000210 <strlen>
 80013a2:	4603      	mov	r3, r0
 80013a4:	b29a      	uxth	r2, r3
 80013a6:	f04f 33ff 	mov.w	r3, #4294967295
 80013aa:	4905      	ldr	r1, [pc, #20]	@ (80013c0 <myprintf+0x40>)
 80013ac:	4805      	ldr	r0, [pc, #20]	@ (80013c4 <myprintf+0x44>)
 80013ae:	f005 fd6d 	bl	8006e8c <HAL_UART_Transmit>
}
 80013b2:	bf00      	nop
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80013bc:	b004      	add	sp, #16
 80013be:	4770      	bx	lr
 80013c0:	200019f4 	.word	0x200019f4
 80013c4:	20001d18 	.word	0x20001d18

080013c8 <parse_gcode>:

void parse_gcode(const char *line) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b088      	sub	sp, #32
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
    float x = 0.0f, y = 0.0f, z = 0.0f;
 80013d0:	f04f 0300 	mov.w	r3, #0
 80013d4:	61fb      	str	r3, [r7, #28]
 80013d6:	f04f 0300 	mov.w	r3, #0
 80013da:	61bb      	str	r3, [r7, #24]
 80013dc:	f04f 0300 	mov.w	r3, #0
 80013e0:	617b      	str	r3, [r7, #20]
    bool x_found = false, y_found = false, z_found = false;
 80013e2:	2300      	movs	r3, #0
 80013e4:	74fb      	strb	r3, [r7, #19]
 80013e6:	2300      	movs	r3, #0
 80013e8:	74bb      	strb	r3, [r7, #18]
 80013ea:	2300      	movs	r3, #0
 80013ec:	747b      	strb	r3, [r7, #17]

    const char *ptr = line;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	60fb      	str	r3, [r7, #12]
    while (*ptr != '\0') {
 80013f2:	e03b      	b.n	800146c <parse_gcode+0xa4>
        if (*ptr == 'X') {
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	2b58      	cmp	r3, #88	@ 0x58
 80013fa:	d10e      	bne.n	800141a <parse_gcode+0x52>
            ptr++;
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	3301      	adds	r3, #1
 8001400:	60fb      	str	r3, [r7, #12]
            x = strtof(ptr, (char **) &ptr);
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	f107 020c 	add.w	r2, r7, #12
 8001408:	4611      	mov	r1, r2
 800140a:	4618      	mov	r0, r3
 800140c:	f00a fcf0 	bl	800bdf0 <strtof>
 8001410:	ed87 0a07 	vstr	s0, [r7, #28]
            x_found = true;
 8001414:	2301      	movs	r3, #1
 8001416:	74fb      	strb	r3, [r7, #19]
 8001418:	e028      	b.n	800146c <parse_gcode+0xa4>
        } else if (*ptr == 'Y') {
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	2b59      	cmp	r3, #89	@ 0x59
 8001420:	d10e      	bne.n	8001440 <parse_gcode+0x78>
            ptr++;
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	3301      	adds	r3, #1
 8001426:	60fb      	str	r3, [r7, #12]
            y = strtof(ptr, (char **) &ptr);
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	f107 020c 	add.w	r2, r7, #12
 800142e:	4611      	mov	r1, r2
 8001430:	4618      	mov	r0, r3
 8001432:	f00a fcdd 	bl	800bdf0 <strtof>
 8001436:	ed87 0a06 	vstr	s0, [r7, #24]
            y_found = true;
 800143a:	2301      	movs	r3, #1
 800143c:	74bb      	strb	r3, [r7, #18]
 800143e:	e015      	b.n	800146c <parse_gcode+0xa4>
        } else if (*ptr == 'Z') {
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	2b5a      	cmp	r3, #90	@ 0x5a
 8001446:	d10e      	bne.n	8001466 <parse_gcode+0x9e>
            ptr++;
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	3301      	adds	r3, #1
 800144c:	60fb      	str	r3, [r7, #12]
            z = strtof(ptr, (char **) &ptr);
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	f107 020c 	add.w	r2, r7, #12
 8001454:	4611      	mov	r1, r2
 8001456:	4618      	mov	r0, r3
 8001458:	f00a fcca 	bl	800bdf0 <strtof>
 800145c:	ed87 0a05 	vstr	s0, [r7, #20]
            z_found = true;
 8001460:	2301      	movs	r3, #1
 8001462:	747b      	strb	r3, [r7, #17]
 8001464:	e002      	b.n	800146c <parse_gcode+0xa4>
        } else {
            ptr++;  // Ignore other characters
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	3301      	adds	r3, #1
 800146a:	60fb      	str	r3, [r7, #12]
    while (*ptr != '\0') {
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d1bf      	bne.n	80013f4 <parse_gcode+0x2c>
        }
    }

    // Store the parsed coordinates if valid
    if (coordinate_index < MAX_COORD_COUNT) {
 8001474:	4b17      	ldr	r3, [pc, #92]	@ (80014d4 <parse_gcode+0x10c>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800147c:	da23      	bge.n	80014c6 <parse_gcode+0xfe>
        if (x_found) coordinates_x[coordinate_index] = x;
 800147e:	7cfb      	ldrb	r3, [r7, #19]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d006      	beq.n	8001492 <parse_gcode+0xca>
 8001484:	4b13      	ldr	r3, [pc, #76]	@ (80014d4 <parse_gcode+0x10c>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a13      	ldr	r2, [pc, #76]	@ (80014d8 <parse_gcode+0x110>)
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	4413      	add	r3, r2
 800148e:	69fa      	ldr	r2, [r7, #28]
 8001490:	601a      	str	r2, [r3, #0]
        if (y_found) coordinates_y[coordinate_index] = y;
 8001492:	7cbb      	ldrb	r3, [r7, #18]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d006      	beq.n	80014a6 <parse_gcode+0xde>
 8001498:	4b0e      	ldr	r3, [pc, #56]	@ (80014d4 <parse_gcode+0x10c>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a0f      	ldr	r2, [pc, #60]	@ (80014dc <parse_gcode+0x114>)
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	4413      	add	r3, r2
 80014a2:	69ba      	ldr	r2, [r7, #24]
 80014a4:	601a      	str	r2, [r3, #0]
        if (z_found) coordinates_z[coordinate_index] = z;
 80014a6:	7c7b      	ldrb	r3, [r7, #17]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d006      	beq.n	80014ba <parse_gcode+0xf2>
 80014ac:	4b09      	ldr	r3, [pc, #36]	@ (80014d4 <parse_gcode+0x10c>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a0b      	ldr	r2, [pc, #44]	@ (80014e0 <parse_gcode+0x118>)
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	4413      	add	r3, r2
 80014b6:	697a      	ldr	r2, [r7, #20]
 80014b8:	601a      	str	r2, [r3, #0]
        coordinate_index++;
 80014ba:	4b06      	ldr	r3, [pc, #24]	@ (80014d4 <parse_gcode+0x10c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	3301      	adds	r3, #1
 80014c0:	4a04      	ldr	r2, [pc, #16]	@ (80014d4 <parse_gcode+0x10c>)
 80014c2:	6013      	str	r3, [r2, #0]
    } else {
        myprintf("Coordinate buffer full, cannot store more data!\r\n");
    }
}
 80014c4:	e002      	b.n	80014cc <parse_gcode+0x104>
        myprintf("Coordinate buffer full, cannot store more data!\r\n");
 80014c6:	4807      	ldr	r0, [pc, #28]	@ (80014e4 <parse_gcode+0x11c>)
 80014c8:	f7ff ff5a 	bl	8001380 <myprintf>
}
 80014cc:	bf00      	nop
 80014ce:	3720      	adds	r7, #32
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	200019f0 	.word	0x200019f0
 80014d8:	20000280 	.word	0x20000280
 80014dc:	20000a50 	.word	0x20000a50
 80014e0:	20001220 	.word	0x20001220
 80014e4:	0800e320 	.word	0x0800e320

080014e8 <process_raw_gcode>:

/* Process the G-code file */
void process_raw_gcode(FIL *fil) {
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b0e6      	sub	sp, #408	@ 0x198
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80014f2:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80014f6:	6018      	str	r0, [r3, #0]
    char buffer[BUFFER_SIZE];
    UINT bytes_read = 0;
 80014f8:	2300      	movs	r3, #0
 80014fa:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    char line[LINE_BUFFER_SIZE];
    int line_index = 0;
 80014fe:	2300      	movs	r3, #0
 8001500:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194

    while (f_read(fil, buffer, sizeof(buffer), &bytes_read) == FR_OK && bytes_read > 0) {
 8001504:	e044      	b.n	8001590 <process_raw_gcode+0xa8>
        for (UINT i = 0; i < bytes_read; i++) {
 8001506:	2300      	movs	r3, #0
 8001508:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 800150c:	e03a      	b.n	8001584 <process_raw_gcode+0x9c>
            char c = buffer[i];
 800150e:	f507 7286 	add.w	r2, r7, #268	@ 0x10c
 8001512:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001516:	4413      	add	r3, r2
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	f887 318f 	strb.w	r3, [r7, #399]	@ 0x18f

            if (c == '\n' || c == '\r') {
 800151e:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 8001522:	2b0a      	cmp	r3, #10
 8001524:	d003      	beq.n	800152e <process_raw_gcode+0x46>
 8001526:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 800152a:	2b0d      	cmp	r3, #13
 800152c:	d115      	bne.n	800155a <process_raw_gcode+0x72>
                if (line_index > 0) {
 800152e:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001532:	2b00      	cmp	r3, #0
 8001534:	dd21      	ble.n	800157a <process_raw_gcode+0x92>
                    line[line_index] = '\0';
 8001536:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800153a:	f5a3 72c8 	sub.w	r2, r3, #400	@ 0x190
 800153e:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001542:	4413      	add	r3, r2
 8001544:	2200      	movs	r2, #0
 8001546:	701a      	strb	r2, [r3, #0]
                    parse_gcode(line);
 8001548:	f107 0308 	add.w	r3, r7, #8
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff ff3b 	bl	80013c8 <parse_gcode>
                    line_index = 0;
 8001552:	2300      	movs	r3, #0
 8001554:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
                if (line_index > 0) {
 8001558:	e00f      	b.n	800157a <process_raw_gcode+0x92>
                }
            } else {
                if (line_index < LINE_BUFFER_SIZE - 1) {
 800155a:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800155e:	2bfe      	cmp	r3, #254	@ 0xfe
 8001560:	dc0b      	bgt.n	800157a <process_raw_gcode+0x92>
                    line[line_index++] = c;
 8001562:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001566:	1c5a      	adds	r2, r3, #1
 8001568:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
 800156c:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8001570:	f5a2 72c8 	sub.w	r2, r2, #400	@ 0x190
 8001574:	f897 118f 	ldrb.w	r1, [r7, #399]	@ 0x18f
 8001578:	54d1      	strb	r1, [r2, r3]
        for (UINT i = 0; i < bytes_read; i++) {
 800157a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800157e:	3301      	adds	r3, #1
 8001580:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8001584:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001588:	f8d7 2190 	ldr.w	r2, [r7, #400]	@ 0x190
 800158c:	429a      	cmp	r2, r3
 800158e:	d3be      	bcc.n	800150e <process_raw_gcode+0x26>
    while (f_read(fil, buffer, sizeof(buffer), &bytes_read) == FR_OK && bytes_read > 0) {
 8001590:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001594:	f507 7186 	add.w	r1, r7, #268	@ 0x10c
 8001598:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 800159c:	f5a2 70ca 	sub.w	r0, r2, #404	@ 0x194
 80015a0:	2280      	movs	r2, #128	@ 0x80
 80015a2:	6800      	ldr	r0, [r0, #0]
 80015a4:	f009 fbdc 	bl	800ad60 <f_read>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d103      	bne.n	80015b6 <process_raw_gcode+0xce>
 80015ae:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d1a7      	bne.n	8001506 <process_raw_gcode+0x1e>
            }
        }
    }

    // Handle remaining line
    if (line_index > 0) {
 80015b6:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	dd0d      	ble.n	80015da <process_raw_gcode+0xf2>
        line[line_index] = '\0';
 80015be:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80015c2:	f5a3 72c8 	sub.w	r2, r3, #400	@ 0x190
 80015c6:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80015ca:	4413      	add	r3, r2
 80015cc:	2200      	movs	r2, #0
 80015ce:	701a      	strb	r2, [r3, #0]
        parse_gcode(line);
 80015d0:	f107 0308 	add.w	r3, r7, #8
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7ff fef7 	bl	80013c8 <parse_gcode>
    }
}
 80015da:	bf00      	nop
 80015dc:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}

080015e4 <sd_card_read_gcode>:

/* Open and process the G-code file */
void sd_card_read_gcode(void) {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	f5ad 6d8d 	sub.w	sp, sp, #1128	@ 0x468
 80015ea:	af00      	add	r7, sp, #0
    // Custom Message
    myprintf("\r\n~ SD card G-code processing ~\r\n");
 80015ec:	4825      	ldr	r0, [pc, #148]	@ (8001684 <sd_card_read_gcode+0xa0>)
 80015ee:	f7ff fec7 	bl	8001380 <myprintf>
    // Mounting the SD card
    FATFS FatFs;
    FIL fil;
    FRESULT fres;

    fres = f_mount(&FatFs, "", 1);
 80015f2:	f507 730d 	add.w	r3, r7, #564	@ 0x234
 80015f6:	2201      	movs	r2, #1
 80015f8:	4923      	ldr	r1, [pc, #140]	@ (8001688 <sd_card_read_gcode+0xa4>)
 80015fa:	4618      	mov	r0, r3
 80015fc:	f009 f9b0 	bl	800a960 <f_mount>
 8001600:	4603      	mov	r3, r0
 8001602:	f887 3467 	strb.w	r3, [r7, #1127]	@ 0x467
    if (fres != FR_OK) {
 8001606:	f897 3467 	ldrb.w	r3, [r7, #1127]	@ 0x467
 800160a:	2b00      	cmp	r3, #0
 800160c:	d007      	beq.n	800161e <sd_card_read_gcode+0x3a>
        myprintf("Failed to mount SD card (Error: %i)\r\n", fres);
 800160e:	f897 3467 	ldrb.w	r3, [r7, #1127]	@ 0x467
 8001612:	4619      	mov	r1, r3
 8001614:	481d      	ldr	r0, [pc, #116]	@ (800168c <sd_card_read_gcode+0xa8>)
 8001616:	f7ff feb3 	bl	8001380 <myprintf>
        while (1); // Stop if SD card mount fails
 800161a:	bf00      	nop
 800161c:	e7fd      	b.n	800161a <sd_card_read_gcode+0x36>
    }

    // Open the G-code file
    fres = f_open(&fil, "test.gco", FA_READ);
 800161e:	1d3b      	adds	r3, r7, #4
 8001620:	2201      	movs	r2, #1
 8001622:	491b      	ldr	r1, [pc, #108]	@ (8001690 <sd_card_read_gcode+0xac>)
 8001624:	4618      	mov	r0, r3
 8001626:	f009 f9e1 	bl	800a9ec <f_open>
 800162a:	4603      	mov	r3, r0
 800162c:	f887 3467 	strb.w	r3, [r7, #1127]	@ 0x467
    if (fres != FR_OK) {
 8001630:	f897 3467 	ldrb.w	r3, [r7, #1127]	@ 0x467
 8001634:	2b00      	cmp	r3, #0
 8001636:	d00c      	beq.n	8001652 <sd_card_read_gcode+0x6e>
        myprintf("Failed to open file 'test.gco' (Error: %i)\r\n", fres);
 8001638:	f897 3467 	ldrb.w	r3, [r7, #1127]	@ 0x467
 800163c:	4619      	mov	r1, r3
 800163e:	4815      	ldr	r0, [pc, #84]	@ (8001694 <sd_card_read_gcode+0xb0>)
 8001640:	f7ff fe9e 	bl	8001380 <myprintf>
        f_mount(NULL, "", 0); // Unmount before exiting
 8001644:	2200      	movs	r2, #0
 8001646:	4910      	ldr	r1, [pc, #64]	@ (8001688 <sd_card_read_gcode+0xa4>)
 8001648:	2000      	movs	r0, #0
 800164a:	f009 f989 	bl	800a960 <f_mount>
        while (1); // Stop if file open fails
 800164e:	bf00      	nop
 8001650:	e7fd      	b.n	800164e <sd_card_read_gcode+0x6a>
    }

    // Process the G-code file
    myprintf("Processing 'test.gco'...\r\n");
 8001652:	4811      	ldr	r0, [pc, #68]	@ (8001698 <sd_card_read_gcode+0xb4>)
 8001654:	f7ff fe94 	bl	8001380 <myprintf>
    process_raw_gcode(&fil);
 8001658:	1d3b      	adds	r3, r7, #4
 800165a:	4618      	mov	r0, r3
 800165c:	f7ff ff44 	bl	80014e8 <process_raw_gcode>

    // Close and unmount the SD card
    f_close(&fil);
 8001660:	1d3b      	adds	r3, r7, #4
 8001662:	4618      	mov	r0, r3
 8001664:	f009 fd39 	bl	800b0da <f_close>
    f_mount(NULL, "", 0);
 8001668:	2200      	movs	r2, #0
 800166a:	4907      	ldr	r1, [pc, #28]	@ (8001688 <sd_card_read_gcode+0xa4>)
 800166c:	2000      	movs	r0, #0
 800166e:	f009 f977 	bl	800a960 <f_mount>

    myprintf("File processing complete and SD card unmounted.\r\n");
 8001672:	480a      	ldr	r0, [pc, #40]	@ (800169c <sd_card_read_gcode+0xb8>)
 8001674:	f7ff fe84 	bl	8001380 <myprintf>
}
 8001678:	bf00      	nop
 800167a:	f507 678d 	add.w	r7, r7, #1128	@ 0x468
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	0800e354 	.word	0x0800e354
 8001688:	0800e378 	.word	0x0800e378
 800168c:	0800e37c 	.word	0x0800e37c
 8001690:	0800e3a4 	.word	0x0800e3a4
 8001694:	0800e3b0 	.word	0x0800e3b0
 8001698:	0800e3e0 	.word	0x0800e3e0
 800169c:	0800e3fc 	.word	0x0800e3fc

080016a0 <HAL_GPIO_EXTI_Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == USER_Btn_Pin) // Check if the interrupt is for the correct button
 80016aa:	88fb      	ldrh	r3, [r7, #6]
 80016ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80016b0:	d102      	bne.n	80016b8 <HAL_GPIO_EXTI_Callback+0x18>
    {
        // Disable further interrupts for the button

        // Reset the motor steps and trigger motion
    	Flag = 1;
 80016b2:	4b04      	ldr	r3, [pc, #16]	@ (80016c4 <HAL_GPIO_EXTI_Callback+0x24>)
 80016b4:	2201      	movs	r2, #1
 80016b6:	701a      	strb	r2, [r3, #0]


        // Re-enable the interrupt after the motion is complete (done in a later step)

}
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	200022e0 	.word	0x200022e0

080016c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016cc:	f001 f839 	bl	8002742 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016d0:	f000 f83a 	bl	8001748 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016d4:	f000 fab6 	bl	8001c44 <MX_GPIO_Init>
  MX_DMA_Init();
 80016d8:	f000 fa96 	bl	8001c08 <MX_DMA_Init>
  MX_USART3_UART_Init();
 80016dc:	f000 fa36 	bl	8001b4c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80016e0:	f000 fa64 	bl	8001bac <MX_USB_OTG_FS_PCD_Init>
  MX_TIM7_Init();
 80016e4:	f000 f9cc 	bl	8001a80 <MX_TIM7_Init>
  MX_I2C1_Init();
 80016e8:	f000 f89c 	bl	8001824 <MX_I2C1_Init>
  MX_TIM4_Init();
 80016ec:	f000 f972 	bl	80019d4 <MX_TIM4_Init>
  MX_TIM2_Init();
 80016f0:	f000 f916 	bl	8001920 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80016f4:	f000 f9fa 	bl	8001aec <MX_USART2_UART_Init>
  MX_FATFS_Init();
 80016f8:	f006 fea2 	bl	8008440 <MX_FATFS_Init>
  MX_SPI2_Init();
 80016fc:	f000 f8d2 	bl	80018a4 <MX_SPI2_Init>
    //TMC2209_Start(&motors[0]);

  //  testIHOLDIRUN(&motors[0], 31, 16, 8);
  //  HAL_Delay(2);

   spiPre = SD_SPI_HANDLE.Instance->CR1;
 8001700:	4b0e      	ldr	r3, [pc, #56]	@ (800173c <main+0x74>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a0e      	ldr	r2, [pc, #56]	@ (8001740 <main+0x78>)
 8001708:	6013      	str	r3, [r2, #0]

   sd_card_read_gcode();
 800170a:	f7ff ff6b 	bl	80015e4 <sd_card_read_gcode>
   spiPre = SD_SPI_HANDLE.Instance->CR1;
 800170e:	4b0b      	ldr	r3, [pc, #44]	@ (800173c <main+0x74>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a0a      	ldr	r2, [pc, #40]	@ (8001740 <main+0x78>)
 8001716:	6013      	str	r3, [r2, #0]

   LCD_I2C_Clear(&hlcd3);
 8001718:	480a      	ldr	r0, [pc, #40]	@ (8001744 <main+0x7c>)
 800171a:	f7ff fd6d 	bl	80011f8 <LCD_I2C_Clear>
   LCD_I2C_Init(&hlcd3);
 800171e:	4809      	ldr	r0, [pc, #36]	@ (8001744 <main+0x7c>)
 8001720:	f7ff fcec 	bl	80010fc <LCD_I2C_Init>
   LCD_I2C_SetCursor(&hlcd3, 3, 3);
 8001724:	2203      	movs	r2, #3
 8001726:	2103      	movs	r1, #3
 8001728:	4806      	ldr	r0, [pc, #24]	@ (8001744 <main+0x7c>)
 800172a:	f7ff fd4b 	bl	80011c4 <LCD_I2C_SetCursor>
   LCD_I2C_DisplaySequentialGlossyText(&hlcd3,1);
 800172e:	2101      	movs	r1, #1
 8001730:	4804      	ldr	r0, [pc, #16]	@ (8001744 <main+0x7c>)
 8001732:	f7ff fd93 	bl	800125c <LCD_I2C_DisplaySequentialGlossyText>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1){
 8001736:	bf00      	nop
 8001738:	e7fd      	b.n	8001736 <main+0x6e>
 800173a:	bf00      	nop
 800173c:	20001b48 	.word	0x20001b48
 8001740:	200022e4 	.word	0x200022e4
 8001744:	20000000 	.word	0x20000000

08001748 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b094      	sub	sp, #80	@ 0x50
 800174c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800174e:	f107 0320 	add.w	r3, r7, #32
 8001752:	2230      	movs	r2, #48	@ 0x30
 8001754:	2100      	movs	r1, #0
 8001756:	4618      	mov	r0, r3
 8001758:	f00a fcec 	bl	800c134 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800175c:	f107 030c 	add.w	r3, r7, #12
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	605a      	str	r2, [r3, #4]
 8001766:	609a      	str	r2, [r3, #8]
 8001768:	60da      	str	r2, [r3, #12]
 800176a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800176c:	f002 fc76 	bl	800405c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001770:	4b2a      	ldr	r3, [pc, #168]	@ (800181c <SystemClock_Config+0xd4>)
 8001772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001774:	4a29      	ldr	r2, [pc, #164]	@ (800181c <SystemClock_Config+0xd4>)
 8001776:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800177a:	6413      	str	r3, [r2, #64]	@ 0x40
 800177c:	4b27      	ldr	r3, [pc, #156]	@ (800181c <SystemClock_Config+0xd4>)
 800177e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001780:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001784:	60bb      	str	r3, [r7, #8]
 8001786:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001788:	4b25      	ldr	r3, [pc, #148]	@ (8001820 <SystemClock_Config+0xd8>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a24      	ldr	r2, [pc, #144]	@ (8001820 <SystemClock_Config+0xd8>)
 800178e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001792:	6013      	str	r3, [r2, #0]
 8001794:	4b22      	ldr	r3, [pc, #136]	@ (8001820 <SystemClock_Config+0xd8>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800179c:	607b      	str	r3, [r7, #4]
 800179e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017a0:	2301      	movs	r3, #1
 80017a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80017a4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80017a8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017aa:	2302      	movs	r3, #2
 80017ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017ae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80017b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80017b4:	2304      	movs	r3, #4
 80017b6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 80017b8:	23d8      	movs	r3, #216	@ 0xd8
 80017ba:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017bc:	2302      	movs	r3, #2
 80017be:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80017c0:	2309      	movs	r3, #9
 80017c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017c4:	f107 0320 	add.w	r3, r7, #32
 80017c8:	4618      	mov	r0, r3
 80017ca:	f002 fca7 	bl	800411c <HAL_RCC_OscConfig>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80017d4:	f000 fb4c 	bl	8001e70 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80017d8:	f002 fc50 	bl	800407c <HAL_PWREx_EnableOverDrive>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80017e2:	f000 fb45 	bl	8001e70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017e6:	230f      	movs	r3, #15
 80017e8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017ea:	2302      	movs	r3, #2
 80017ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017ee:	2300      	movs	r3, #0
 80017f0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80017f2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80017f6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017fc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80017fe:	f107 030c 	add.w	r3, r7, #12
 8001802:	2107      	movs	r1, #7
 8001804:	4618      	mov	r0, r3
 8001806:	f002 ff2d 	bl	8004664 <HAL_RCC_ClockConfig>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001810:	f000 fb2e 	bl	8001e70 <Error_Handler>
  }
}
 8001814:	bf00      	nop
 8001816:	3750      	adds	r7, #80	@ 0x50
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	40023800 	.word	0x40023800
 8001820:	40007000 	.word	0x40007000

08001824 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001828:	4b1b      	ldr	r3, [pc, #108]	@ (8001898 <MX_I2C1_Init+0x74>)
 800182a:	4a1c      	ldr	r2, [pc, #112]	@ (800189c <MX_I2C1_Init+0x78>)
 800182c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x6000030D;
 800182e:	4b1a      	ldr	r3, [pc, #104]	@ (8001898 <MX_I2C1_Init+0x74>)
 8001830:	4a1b      	ldr	r2, [pc, #108]	@ (80018a0 <MX_I2C1_Init+0x7c>)
 8001832:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001834:	4b18      	ldr	r3, [pc, #96]	@ (8001898 <MX_I2C1_Init+0x74>)
 8001836:	2200      	movs	r2, #0
 8001838:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800183a:	4b17      	ldr	r3, [pc, #92]	@ (8001898 <MX_I2C1_Init+0x74>)
 800183c:	2201      	movs	r2, #1
 800183e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001840:	4b15      	ldr	r3, [pc, #84]	@ (8001898 <MX_I2C1_Init+0x74>)
 8001842:	2200      	movs	r2, #0
 8001844:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001846:	4b14      	ldr	r3, [pc, #80]	@ (8001898 <MX_I2C1_Init+0x74>)
 8001848:	2200      	movs	r2, #0
 800184a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800184c:	4b12      	ldr	r3, [pc, #72]	@ (8001898 <MX_I2C1_Init+0x74>)
 800184e:	2200      	movs	r2, #0
 8001850:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001852:	4b11      	ldr	r3, [pc, #68]	@ (8001898 <MX_I2C1_Init+0x74>)
 8001854:	2200      	movs	r2, #0
 8001856:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001858:	4b0f      	ldr	r3, [pc, #60]	@ (8001898 <MX_I2C1_Init+0x74>)
 800185a:	2200      	movs	r2, #0
 800185c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800185e:	480e      	ldr	r0, [pc, #56]	@ (8001898 <MX_I2C1_Init+0x74>)
 8001860:	f001 fe5c 	bl	800351c <HAL_I2C_Init>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800186a:	f000 fb01 	bl	8001e70 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800186e:	2100      	movs	r1, #0
 8001870:	4809      	ldr	r0, [pc, #36]	@ (8001898 <MX_I2C1_Init+0x74>)
 8001872:	f002 fa21 	bl	8003cb8 <HAL_I2CEx_ConfigAnalogFilter>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	d001      	beq.n	8001880 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800187c:	f000 faf8 	bl	8001e70 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001880:	2100      	movs	r1, #0
 8001882:	4805      	ldr	r0, [pc, #20]	@ (8001898 <MX_I2C1_Init+0x74>)
 8001884:	f002 fa63 	bl	8003d4e <HAL_I2CEx_ConfigDigitalFilter>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800188e:	f000 faef 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001892:	bf00      	nop
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	20001af4 	.word	0x20001af4
 800189c:	40005400 	.word	0x40005400
 80018a0:	6000030d 	.word	0x6000030d

080018a4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80018a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001918 <MX_SPI2_Init+0x74>)
 80018aa:	4a1c      	ldr	r2, [pc, #112]	@ (800191c <MX_SPI2_Init+0x78>)
 80018ac:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80018ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001918 <MX_SPI2_Init+0x74>)
 80018b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80018b4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80018b6:	4b18      	ldr	r3, [pc, #96]	@ (8001918 <MX_SPI2_Init+0x74>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80018bc:	4b16      	ldr	r3, [pc, #88]	@ (8001918 <MX_SPI2_Init+0x74>)
 80018be:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80018c2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018c4:	4b14      	ldr	r3, [pc, #80]	@ (8001918 <MX_SPI2_Init+0x74>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018ca:	4b13      	ldr	r3, [pc, #76]	@ (8001918 <MX_SPI2_Init+0x74>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80018d0:	4b11      	ldr	r3, [pc, #68]	@ (8001918 <MX_SPI2_Init+0x74>)
 80018d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018d6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80018d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001918 <MX_SPI2_Init+0x74>)
 80018da:	2238      	movs	r2, #56	@ 0x38
 80018dc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018de:	4b0e      	ldr	r3, [pc, #56]	@ (8001918 <MX_SPI2_Init+0x74>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80018e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001918 <MX_SPI2_Init+0x74>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001918 <MX_SPI2_Init+0x74>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80018f0:	4b09      	ldr	r3, [pc, #36]	@ (8001918 <MX_SPI2_Init+0x74>)
 80018f2:	2207      	movs	r2, #7
 80018f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80018f6:	4b08      	ldr	r3, [pc, #32]	@ (8001918 <MX_SPI2_Init+0x74>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80018fc:	4b06      	ldr	r3, [pc, #24]	@ (8001918 <MX_SPI2_Init+0x74>)
 80018fe:	2208      	movs	r2, #8
 8001900:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001902:	4805      	ldr	r0, [pc, #20]	@ (8001918 <MX_SPI2_Init+0x74>)
 8001904:	f003 fcc4 	bl	8005290 <HAL_SPI_Init>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800190e:	f000 faaf 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001912:	bf00      	nop
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20001b48 	.word	0x20001b48
 800191c:	40003800 	.word	0x40003800

08001920 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b08a      	sub	sp, #40	@ 0x28
 8001924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001926:	f107 031c 	add.w	r3, r7, #28
 800192a:	2200      	movs	r2, #0
 800192c:	601a      	str	r2, [r3, #0]
 800192e:	605a      	str	r2, [r3, #4]
 8001930:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001932:	463b      	mov	r3, r7
 8001934:	2200      	movs	r2, #0
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	605a      	str	r2, [r3, #4]
 800193a:	609a      	str	r2, [r3, #8]
 800193c:	60da      	str	r2, [r3, #12]
 800193e:	611a      	str	r2, [r3, #16]
 8001940:	615a      	str	r2, [r3, #20]
 8001942:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001944:	4b22      	ldr	r3, [pc, #136]	@ (80019d0 <MX_TIM2_Init+0xb0>)
 8001946:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800194a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 215;
 800194c:	4b20      	ldr	r3, [pc, #128]	@ (80019d0 <MX_TIM2_Init+0xb0>)
 800194e:	22d7      	movs	r2, #215	@ 0xd7
 8001950:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001952:	4b1f      	ldr	r3, [pc, #124]	@ (80019d0 <MX_TIM2_Init+0xb0>)
 8001954:	2200      	movs	r2, #0
 8001956:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8001958:	4b1d      	ldr	r3, [pc, #116]	@ (80019d0 <MX_TIM2_Init+0xb0>)
 800195a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800195e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001960:	4b1b      	ldr	r3, [pc, #108]	@ (80019d0 <MX_TIM2_Init+0xb0>)
 8001962:	2200      	movs	r2, #0
 8001964:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001966:	4b1a      	ldr	r3, [pc, #104]	@ (80019d0 <MX_TIM2_Init+0xb0>)
 8001968:	2200      	movs	r2, #0
 800196a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800196c:	4818      	ldr	r0, [pc, #96]	@ (80019d0 <MX_TIM2_Init+0xb0>)
 800196e:	f004 fb48 	bl	8006002 <HAL_TIM_PWM_Init>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001978:	f000 fa7a 	bl	8001e70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800197c:	2300      	movs	r3, #0
 800197e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001980:	2300      	movs	r3, #0
 8001982:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001984:	f107 031c 	add.w	r3, r7, #28
 8001988:	4619      	mov	r1, r3
 800198a:	4811      	ldr	r0, [pc, #68]	@ (80019d0 <MX_TIM2_Init+0xb0>)
 800198c:	f005 f984 	bl	8006c98 <HAL_TIMEx_MasterConfigSynchronization>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001996:	f000 fa6b 	bl	8001e70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800199a:	2360      	movs	r3, #96	@ 0x60
 800199c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 800199e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80019a2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019a4:	2300      	movs	r3, #0
 80019a6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019a8:	2300      	movs	r3, #0
 80019aa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019ac:	463b      	mov	r3, r7
 80019ae:	2208      	movs	r2, #8
 80019b0:	4619      	mov	r1, r3
 80019b2:	4807      	ldr	r0, [pc, #28]	@ (80019d0 <MX_TIM2_Init+0xb0>)
 80019b4:	f004 fd2a 	bl	800640c <HAL_TIM_PWM_ConfigChannel>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 80019be:	f000 fa57 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80019c2:	4803      	ldr	r0, [pc, #12]	@ (80019d0 <MX_TIM2_Init+0xb0>)
 80019c4:	f000 fbd0 	bl	8002168 <HAL_TIM_MspPostInit>

}
 80019c8:	bf00      	nop
 80019ca:	3728      	adds	r7, #40	@ 0x28
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	20001bac 	.word	0x20001bac

080019d4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b08c      	sub	sp, #48	@ 0x30
 80019d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80019da:	f107 030c 	add.w	r3, r7, #12
 80019de:	2224      	movs	r2, #36	@ 0x24
 80019e0:	2100      	movs	r1, #0
 80019e2:	4618      	mov	r0, r3
 80019e4:	f00a fba6 	bl	800c134 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019e8:	463b      	mov	r3, r7
 80019ea:	2200      	movs	r2, #0
 80019ec:	601a      	str	r2, [r3, #0]
 80019ee:	605a      	str	r2, [r3, #4]
 80019f0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80019f2:	4b21      	ldr	r3, [pc, #132]	@ (8001a78 <MX_TIM4_Init+0xa4>)
 80019f4:	4a21      	ldr	r2, [pc, #132]	@ (8001a7c <MX_TIM4_Init+0xa8>)
 80019f6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80019f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001a78 <MX_TIM4_Init+0xa4>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001a78 <MX_TIM4_Init+0xa4>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 400;
 8001a04:	4b1c      	ldr	r3, [pc, #112]	@ (8001a78 <MX_TIM4_Init+0xa4>)
 8001a06:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001a0a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a0c:	4b1a      	ldr	r3, [pc, #104]	@ (8001a78 <MX_TIM4_Init+0xa4>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a12:	4b19      	ldr	r3, [pc, #100]	@ (8001a78 <MX_TIM4_Init+0xa4>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a20:	2301      	movs	r3, #1
 8001a22:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a24:	2300      	movs	r3, #0
 8001a26:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001a28:	230f      	movs	r3, #15
 8001a2a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a30:	2301      	movs	r3, #1
 8001a32:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a34:	2300      	movs	r3, #0
 8001a36:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8001a38:	230f      	movs	r3, #15
 8001a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001a3c:	f107 030c 	add.w	r3, r7, #12
 8001a40:	4619      	mov	r1, r3
 8001a42:	480d      	ldr	r0, [pc, #52]	@ (8001a78 <MX_TIM4_Init+0xa4>)
 8001a44:	f004 fb34 	bl	80060b0 <HAL_TIM_Encoder_Init>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001a4e:	f000 fa0f 	bl	8001e70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a52:	2300      	movs	r3, #0
 8001a54:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a56:	2300      	movs	r3, #0
 8001a58:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a5a:	463b      	mov	r3, r7
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	4806      	ldr	r0, [pc, #24]	@ (8001a78 <MX_TIM4_Init+0xa4>)
 8001a60:	f005 f91a 	bl	8006c98 <HAL_TIMEx_MasterConfigSynchronization>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001a6a:	f000 fa01 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001a6e:	bf00      	nop
 8001a70:	3730      	adds	r7, #48	@ 0x30
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	20001bf8 	.word	0x20001bf8
 8001a7c:	40000800 	.word	0x40000800

08001a80 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b084      	sub	sp, #16
 8001a84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a86:	1d3b      	adds	r3, r7, #4
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001a90:	4b14      	ldr	r3, [pc, #80]	@ (8001ae4 <MX_TIM7_Init+0x64>)
 8001a92:	4a15      	ldr	r2, [pc, #84]	@ (8001ae8 <MX_TIM7_Init+0x68>)
 8001a94:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 215;
 8001a96:	4b13      	ldr	r3, [pc, #76]	@ (8001ae4 <MX_TIM7_Init+0x64>)
 8001a98:	22d7      	movs	r2, #215	@ 0xd7
 8001a9a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a9c:	4b11      	ldr	r3, [pc, #68]	@ (8001ae4 <MX_TIM7_Init+0x64>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8001aa2:	4b10      	ldr	r3, [pc, #64]	@ (8001ae4 <MX_TIM7_Init+0x64>)
 8001aa4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001aa8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aaa:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae4 <MX_TIM7_Init+0x64>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001ab0:	480c      	ldr	r0, [pc, #48]	@ (8001ae4 <MX_TIM7_Init+0x64>)
 8001ab2:	f004 f9b7 	bl	8005e24 <HAL_TIM_Base_Init>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001abc:	f000 f9d8 	bl	8001e70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001ac8:	1d3b      	adds	r3, r7, #4
 8001aca:	4619      	mov	r1, r3
 8001acc:	4805      	ldr	r0, [pc, #20]	@ (8001ae4 <MX_TIM7_Init+0x64>)
 8001ace:	f005 f8e3 	bl	8006c98 <HAL_TIMEx_MasterConfigSynchronization>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001ad8:	f000 f9ca 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001adc:	bf00      	nop
 8001ade:	3710      	adds	r7, #16
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20001c44 	.word	0x20001c44
 8001ae8:	40001400 	.word	0x40001400

08001aec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001af0:	4b14      	ldr	r3, [pc, #80]	@ (8001b44 <MX_USART2_UART_Init+0x58>)
 8001af2:	4a15      	ldr	r2, [pc, #84]	@ (8001b48 <MX_USART2_UART_Init+0x5c>)
 8001af4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001af6:	4b13      	ldr	r3, [pc, #76]	@ (8001b44 <MX_USART2_UART_Init+0x58>)
 8001af8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001afc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001afe:	4b11      	ldr	r3, [pc, #68]	@ (8001b44 <MX_USART2_UART_Init+0x58>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b04:	4b0f      	ldr	r3, [pc, #60]	@ (8001b44 <MX_USART2_UART_Init+0x58>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b44 <MX_USART2_UART_Init+0x58>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b10:	4b0c      	ldr	r3, [pc, #48]	@ (8001b44 <MX_USART2_UART_Init+0x58>)
 8001b12:	220c      	movs	r2, #12
 8001b14:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b16:	4b0b      	ldr	r3, [pc, #44]	@ (8001b44 <MX_USART2_UART_Init+0x58>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b1c:	4b09      	ldr	r3, [pc, #36]	@ (8001b44 <MX_USART2_UART_Init+0x58>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b22:	4b08      	ldr	r3, [pc, #32]	@ (8001b44 <MX_USART2_UART_Init+0x58>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b28:	4b06      	ldr	r3, [pc, #24]	@ (8001b44 <MX_USART2_UART_Init+0x58>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b2e:	4805      	ldr	r0, [pc, #20]	@ (8001b44 <MX_USART2_UART_Init+0x58>)
 8001b30:	f005 f95e 	bl	8006df0 <HAL_UART_Init>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b3a:	f000 f999 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	20001c90 	.word	0x20001c90
 8001b48:	40004400 	.word	0x40004400

08001b4c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001b50:	4b14      	ldr	r3, [pc, #80]	@ (8001ba4 <MX_USART3_UART_Init+0x58>)
 8001b52:	4a15      	ldr	r2, [pc, #84]	@ (8001ba8 <MX_USART3_UART_Init+0x5c>)
 8001b54:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001b56:	4b13      	ldr	r3, [pc, #76]	@ (8001ba4 <MX_USART3_UART_Init+0x58>)
 8001b58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b5c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b5e:	4b11      	ldr	r3, [pc, #68]	@ (8001ba4 <MX_USART3_UART_Init+0x58>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b64:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba4 <MX_USART3_UART_Init+0x58>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba4 <MX_USART3_UART_Init+0x58>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001b70:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba4 <MX_USART3_UART_Init+0x58>)
 8001b72:	220c      	movs	r2, #12
 8001b74:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b76:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba4 <MX_USART3_UART_Init+0x58>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b7c:	4b09      	ldr	r3, [pc, #36]	@ (8001ba4 <MX_USART3_UART_Init+0x58>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b82:	4b08      	ldr	r3, [pc, #32]	@ (8001ba4 <MX_USART3_UART_Init+0x58>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b88:	4b06      	ldr	r3, [pc, #24]	@ (8001ba4 <MX_USART3_UART_Init+0x58>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001b8e:	4805      	ldr	r0, [pc, #20]	@ (8001ba4 <MX_USART3_UART_Init+0x58>)
 8001b90:	f005 f92e 	bl	8006df0 <HAL_UART_Init>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001b9a:	f000 f969 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001b9e:	bf00      	nop
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	20001d18 	.word	0x20001d18
 8001ba8:	40004800 	.word	0x40004800

08001bac <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001bb0:	4b14      	ldr	r3, [pc, #80]	@ (8001c04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bb2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001bb6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001bb8:	4b12      	ldr	r3, [pc, #72]	@ (8001c04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bba:	2206      	movs	r2, #6
 8001bbc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001bbe:	4b11      	ldr	r3, [pc, #68]	@ (8001c04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bc0:	2202      	movs	r2, #2
 8001bc2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001bc4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001bca:	4b0e      	ldr	r3, [pc, #56]	@ (8001c04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bcc:	2202      	movs	r2, #2
 8001bce:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001c04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001bdc:	4b09      	ldr	r3, [pc, #36]	@ (8001c04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001be2:	4b08      	ldr	r3, [pc, #32]	@ (8001c04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001be4:	2201      	movs	r2, #1
 8001be6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001be8:	4b06      	ldr	r3, [pc, #24]	@ (8001c04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001bee:	4805      	ldr	r0, [pc, #20]	@ (8001c04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bf0:	f002 f8f9 	bl	8003de6 <HAL_PCD_Init>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001bfa:	f000 f939 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001bfe:	bf00      	nop
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	20001e00 	.word	0x20001e00

08001c08 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c0e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c40 <MX_DMA_Init+0x38>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c12:	4a0b      	ldr	r2, [pc, #44]	@ (8001c40 <MX_DMA_Init+0x38>)
 8001c14:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c18:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c1a:	4b09      	ldr	r3, [pc, #36]	@ (8001c40 <MX_DMA_Init+0x38>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c22:	607b      	str	r3, [r7, #4]
 8001c24:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001c26:	2200      	movs	r2, #0
 8001c28:	2100      	movs	r1, #0
 8001c2a:	2010      	movs	r0, #16
 8001c2c:	f000 fee5 	bl	80029fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001c30:	2010      	movs	r0, #16
 8001c32:	f000 fefe 	bl	8002a32 <HAL_NVIC_EnableIRQ>

}
 8001c36:	bf00      	nop
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	40023800 	.word	0x40023800

08001c44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b08c      	sub	sp, #48	@ 0x30
 8001c48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c4a:	f107 031c 	add.w	r3, r7, #28
 8001c4e:	2200      	movs	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]
 8001c52:	605a      	str	r2, [r3, #4]
 8001c54:	609a      	str	r2, [r3, #8]
 8001c56:	60da      	str	r2, [r3, #12]
 8001c58:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c5a:	4b7e      	ldr	r3, [pc, #504]	@ (8001e54 <MX_GPIO_Init+0x210>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5e:	4a7d      	ldr	r2, [pc, #500]	@ (8001e54 <MX_GPIO_Init+0x210>)
 8001c60:	f043 0304 	orr.w	r3, r3, #4
 8001c64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c66:	4b7b      	ldr	r3, [pc, #492]	@ (8001e54 <MX_GPIO_Init+0x210>)
 8001c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6a:	f003 0304 	and.w	r3, r3, #4
 8001c6e:	61bb      	str	r3, [r7, #24]
 8001c70:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c72:	4b78      	ldr	r3, [pc, #480]	@ (8001e54 <MX_GPIO_Init+0x210>)
 8001c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c76:	4a77      	ldr	r2, [pc, #476]	@ (8001e54 <MX_GPIO_Init+0x210>)
 8001c78:	f043 0320 	orr.w	r3, r3, #32
 8001c7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c7e:	4b75      	ldr	r3, [pc, #468]	@ (8001e54 <MX_GPIO_Init+0x210>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c82:	f003 0320 	and.w	r3, r3, #32
 8001c86:	617b      	str	r3, [r7, #20]
 8001c88:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c8a:	4b72      	ldr	r3, [pc, #456]	@ (8001e54 <MX_GPIO_Init+0x210>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8e:	4a71      	ldr	r2, [pc, #452]	@ (8001e54 <MX_GPIO_Init+0x210>)
 8001c90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c96:	4b6f      	ldr	r3, [pc, #444]	@ (8001e54 <MX_GPIO_Init+0x210>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c9e:	613b      	str	r3, [r7, #16]
 8001ca0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca2:	4b6c      	ldr	r3, [pc, #432]	@ (8001e54 <MX_GPIO_Init+0x210>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca6:	4a6b      	ldr	r2, [pc, #428]	@ (8001e54 <MX_GPIO_Init+0x210>)
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cae:	4b69      	ldr	r3, [pc, #420]	@ (8001e54 <MX_GPIO_Init+0x210>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb2:	f003 0301 	and.w	r3, r3, #1
 8001cb6:	60fb      	str	r3, [r7, #12]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cba:	4b66      	ldr	r3, [pc, #408]	@ (8001e54 <MX_GPIO_Init+0x210>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cbe:	4a65      	ldr	r2, [pc, #404]	@ (8001e54 <MX_GPIO_Init+0x210>)
 8001cc0:	f043 0302 	orr.w	r3, r3, #2
 8001cc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cc6:	4b63      	ldr	r3, [pc, #396]	@ (8001e54 <MX_GPIO_Init+0x210>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	60bb      	str	r3, [r7, #8]
 8001cd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cd2:	4b60      	ldr	r3, [pc, #384]	@ (8001e54 <MX_GPIO_Init+0x210>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd6:	4a5f      	ldr	r2, [pc, #380]	@ (8001e54 <MX_GPIO_Init+0x210>)
 8001cd8:	f043 0308 	orr.w	r3, r3, #8
 8001cdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cde:	4b5d      	ldr	r3, [pc, #372]	@ (8001e54 <MX_GPIO_Init+0x210>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce2:	f003 0308 	and.w	r3, r3, #8
 8001ce6:	607b      	str	r3, [r7, #4]
 8001ce8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001cea:	4b5a      	ldr	r3, [pc, #360]	@ (8001e54 <MX_GPIO_Init+0x210>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cee:	4a59      	ldr	r2, [pc, #356]	@ (8001e54 <MX_GPIO_Init+0x210>)
 8001cf0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001cf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cf6:	4b57      	ldr	r3, [pc, #348]	@ (8001e54 <MX_GPIO_Init+0x210>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cfe:	603b      	str	r3, [r7, #0]
 8001d00:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9, GPIO_PIN_RESET);
 8001d02:	2200      	movs	r2, #0
 8001d04:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d08:	4853      	ldr	r0, [pc, #332]	@ (8001e58 <MX_GPIO_Init+0x214>)
 8001d0a:	f001 fbd5 	bl	80034b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_11|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001d0e:	2200      	movs	r2, #0
 8001d10:	f644 0181 	movw	r1, #18561	@ 0x4881
 8001d14:	4851      	ldr	r0, [pc, #324]	@ (8001e5c <MX_GPIO_Init+0x218>)
 8001d16:	f001 fbcf 	bl	80034b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_cs_GPIO_Port, SPI_cs_Pin, GPIO_PIN_SET);
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001d20:	484f      	ldr	r0, [pc, #316]	@ (8001e60 <MX_GPIO_Init+0x21c>)
 8001d22:	f001 fbc9 	bl	80034b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001d26:	2200      	movs	r2, #0
 8001d28:	2140      	movs	r1, #64	@ 0x40
 8001d2a:	484e      	ldr	r0, [pc, #312]	@ (8001e64 <MX_GPIO_Init+0x220>)
 8001d2c:	f001 fbc4 	bl	80034b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001d30:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d36:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001d3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001d40:	f107 031c 	add.w	r3, r7, #28
 8001d44:	4619      	mov	r1, r3
 8001d46:	4848      	ldr	r0, [pc, #288]	@ (8001e68 <MX_GPIO_Init+0x224>)
 8001d48:	f001 fa0a 	bl	8003160 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d4c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d52:	2301      	movs	r3, #1
 8001d54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d56:	2300      	movs	r3, #0
 8001d58:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d5e:	f107 031c 	add.w	r3, r7, #28
 8001d62:	4619      	mov	r1, r3
 8001d64:	483c      	ldr	r0, [pc, #240]	@ (8001e58 <MX_GPIO_Init+0x214>)
 8001d66:	f001 f9fb 	bl	8003160 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001d6a:	2308      	movs	r3, #8
 8001d6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d72:	2301      	movs	r3, #1
 8001d74:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d76:	f107 031c 	add.w	r3, r7, #28
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	483b      	ldr	r0, [pc, #236]	@ (8001e6c <MX_GPIO_Init+0x228>)
 8001d7e:	f001 f9ef 	bl	8003160 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB11 LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_11|LD3_Pin|LD2_Pin;
 8001d82:	f644 0381 	movw	r3, #18561	@ 0x4881
 8001d86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d90:	2300      	movs	r3, #0
 8001d92:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d94:	f107 031c 	add.w	r3, r7, #28
 8001d98:	4619      	mov	r1, r3
 8001d9a:	4830      	ldr	r0, [pc, #192]	@ (8001e5c <MX_GPIO_Init+0x218>)
 8001d9c:	f001 f9e0 	bl	8003160 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001da0:	2306      	movs	r3, #6
 8001da2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001da4:	2300      	movs	r3, #0
 8001da6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da8:	2300      	movs	r3, #0
 8001daa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dac:	f107 031c 	add.w	r3, r7, #28
 8001db0:	4619      	mov	r1, r3
 8001db2:	482a      	ldr	r0, [pc, #168]	@ (8001e5c <MX_GPIO_Init+0x218>)
 8001db4:	f001 f9d4 	bl	8003160 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001db8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001dbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001dc6:	f107 031c 	add.w	r3, r7, #28
 8001dca:	4619      	mov	r1, r3
 8001dcc:	4822      	ldr	r0, [pc, #136]	@ (8001e58 <MX_GPIO_Init+0x214>)
 8001dce:	f001 f9c7 	bl	8003160 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_cs_Pin */
  GPIO_InitStruct.Pin = SPI_cs_Pin;
 8001dd2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001dd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de0:	2300      	movs	r3, #0
 8001de2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(SPI_cs_GPIO_Port, &GPIO_InitStruct);
 8001de4:	f107 031c 	add.w	r3, r7, #28
 8001de8:	4619      	mov	r1, r3
 8001dea:	481d      	ldr	r0, [pc, #116]	@ (8001e60 <MX_GPIO_Init+0x21c>)
 8001dec:	f001 f9b8 	bl	8003160 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001df0:	2340      	movs	r3, #64	@ 0x40
 8001df2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001df4:	2301      	movs	r3, #1
 8001df6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001e00:	f107 031c 	add.w	r3, r7, #28
 8001e04:	4619      	mov	r1, r3
 8001e06:	4817      	ldr	r0, [pc, #92]	@ (8001e64 <MX_GPIO_Init+0x220>)
 8001e08:	f001 f9aa 	bl	8003160 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001e0c:	2380      	movs	r3, #128	@ 0x80
 8001e0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e10:	2300      	movs	r3, #0
 8001e12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e14:	2300      	movs	r3, #0
 8001e16:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001e18:	f107 031c 	add.w	r3, r7, #28
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4811      	ldr	r0, [pc, #68]	@ (8001e64 <MX_GPIO_Init+0x220>)
 8001e20:	f001 f99e 	bl	8003160 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001e24:	2302      	movs	r3, #2
 8001e26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e30:	f107 031c 	add.w	r3, r7, #28
 8001e34:	4619      	mov	r1, r3
 8001e36:	480a      	ldr	r0, [pc, #40]	@ (8001e60 <MX_GPIO_Init+0x21c>)
 8001e38:	f001 f992 	bl	8003160 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	2100      	movs	r1, #0
 8001e40:	2028      	movs	r0, #40	@ 0x28
 8001e42:	f000 fdda 	bl	80029fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001e46:	2028      	movs	r0, #40	@ 0x28
 8001e48:	f000 fdf3 	bl	8002a32 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e4c:	bf00      	nop
 8001e4e:	3730      	adds	r7, #48	@ 0x30
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	40023800 	.word	0x40023800
 8001e58:	40021400 	.word	0x40021400
 8001e5c:	40020400 	.word	0x40020400
 8001e60:	40020c00 	.word	0x40020c00
 8001e64:	40021800 	.word	0x40021800
 8001e68:	40020800 	.word	0x40020800
 8001e6c:	40020000 	.word	0x40020000

08001e70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e74:	b672      	cpsid	i
}
 8001e76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e78:	bf00      	nop
 8001e7a:	e7fd      	b.n	8001e78 <Error_Handler+0x8>

08001e7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001e82:	4b0f      	ldr	r3, [pc, #60]	@ (8001ec0 <HAL_MspInit+0x44>)
 8001e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e86:	4a0e      	ldr	r2, [pc, #56]	@ (8001ec0 <HAL_MspInit+0x44>)
 8001e88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec0 <HAL_MspInit+0x44>)
 8001e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e96:	607b      	str	r3, [r7, #4]
 8001e98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e9a:	4b09      	ldr	r3, [pc, #36]	@ (8001ec0 <HAL_MspInit+0x44>)
 8001e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e9e:	4a08      	ldr	r2, [pc, #32]	@ (8001ec0 <HAL_MspInit+0x44>)
 8001ea0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ea4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ea6:	4b06      	ldr	r3, [pc, #24]	@ (8001ec0 <HAL_MspInit+0x44>)
 8001ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eaa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eae:	603b      	str	r3, [r7, #0]
 8001eb0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eb2:	bf00      	nop
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	40023800 	.word	0x40023800

08001ec4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b0aa      	sub	sp, #168	@ 0xa8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ecc:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]
 8001ed4:	605a      	str	r2, [r3, #4]
 8001ed6:	609a      	str	r2, [r3, #8]
 8001ed8:	60da      	str	r2, [r3, #12]
 8001eda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001edc:	f107 0310 	add.w	r3, r7, #16
 8001ee0:	2284      	movs	r2, #132	@ 0x84
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f00a f925 	bl	800c134 <memset>
  if(hi2c->Instance==I2C1)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a22      	ldr	r2, [pc, #136]	@ (8001f78 <HAL_I2C_MspInit+0xb4>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d13c      	bne.n	8001f6e <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001ef4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001ef8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001efa:	2300      	movs	r3, #0
 8001efc:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001efe:	f107 0310 	add.w	r3, r7, #16
 8001f02:	4618      	mov	r0, r3
 8001f04:	f002 fdd4 	bl	8004ab0 <HAL_RCCEx_PeriphCLKConfig>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001f0e:	f7ff ffaf 	bl	8001e70 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f12:	4b1a      	ldr	r3, [pc, #104]	@ (8001f7c <HAL_I2C_MspInit+0xb8>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f16:	4a19      	ldr	r2, [pc, #100]	@ (8001f7c <HAL_I2C_MspInit+0xb8>)
 8001f18:	f043 0302 	orr.w	r3, r3, #2
 8001f1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f1e:	4b17      	ldr	r3, [pc, #92]	@ (8001f7c <HAL_I2C_MspInit+0xb8>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f22:	f003 0302 	and.w	r3, r3, #2
 8001f26:	60fb      	str	r3, [r7, #12]
 8001f28:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f2a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001f2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f32:	2312      	movs	r3, #18
 8001f34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f44:	2304      	movs	r3, #4
 8001f46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f4a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001f4e:	4619      	mov	r1, r3
 8001f50:	480b      	ldr	r0, [pc, #44]	@ (8001f80 <HAL_I2C_MspInit+0xbc>)
 8001f52:	f001 f905 	bl	8003160 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f56:	4b09      	ldr	r3, [pc, #36]	@ (8001f7c <HAL_I2C_MspInit+0xb8>)
 8001f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5a:	4a08      	ldr	r2, [pc, #32]	@ (8001f7c <HAL_I2C_MspInit+0xb8>)
 8001f5c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f60:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f62:	4b06      	ldr	r3, [pc, #24]	@ (8001f7c <HAL_I2C_MspInit+0xb8>)
 8001f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f66:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f6a:	60bb      	str	r3, [r7, #8]
 8001f6c:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001f6e:	bf00      	nop
 8001f70:	37a8      	adds	r7, #168	@ 0xa8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	40005400 	.word	0x40005400
 8001f7c:	40023800 	.word	0x40023800
 8001f80:	40020400 	.word	0x40020400

08001f84 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b08a      	sub	sp, #40	@ 0x28
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f8c:	f107 0314 	add.w	r3, r7, #20
 8001f90:	2200      	movs	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]
 8001f94:	605a      	str	r2, [r3, #4]
 8001f96:	609a      	str	r2, [r3, #8]
 8001f98:	60da      	str	r2, [r3, #12]
 8001f9a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a25      	ldr	r2, [pc, #148]	@ (8002038 <HAL_SPI_MspInit+0xb4>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d143      	bne.n	800202e <HAL_SPI_MspInit+0xaa>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001fa6:	4b25      	ldr	r3, [pc, #148]	@ (800203c <HAL_SPI_MspInit+0xb8>)
 8001fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001faa:	4a24      	ldr	r2, [pc, #144]	@ (800203c <HAL_SPI_MspInit+0xb8>)
 8001fac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fb2:	4b22      	ldr	r3, [pc, #136]	@ (800203c <HAL_SPI_MspInit+0xb8>)
 8001fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fba:	613b      	str	r3, [r7, #16]
 8001fbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fbe:	4b1f      	ldr	r3, [pc, #124]	@ (800203c <HAL_SPI_MspInit+0xb8>)
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc2:	4a1e      	ldr	r2, [pc, #120]	@ (800203c <HAL_SPI_MspInit+0xb8>)
 8001fc4:	f043 0304 	orr.w	r3, r3, #4
 8001fc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fca:	4b1c      	ldr	r3, [pc, #112]	@ (800203c <HAL_SPI_MspInit+0xb8>)
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fce:	f003 0304 	and.w	r3, r3, #4
 8001fd2:	60fb      	str	r3, [r7, #12]
 8001fd4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fd6:	4b19      	ldr	r3, [pc, #100]	@ (800203c <HAL_SPI_MspInit+0xb8>)
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fda:	4a18      	ldr	r2, [pc, #96]	@ (800203c <HAL_SPI_MspInit+0xb8>)
 8001fdc:	f043 0308 	orr.w	r3, r3, #8
 8001fe0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fe2:	4b16      	ldr	r3, [pc, #88]	@ (800203c <HAL_SPI_MspInit+0xb8>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe6:	f003 0308 	and.w	r3, r3, #8
 8001fea:	60bb      	str	r3, [r7, #8]
 8001fec:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PD3     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001fee:	230c      	movs	r3, #12
 8001ff0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ffe:	2305      	movs	r3, #5
 8002000:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002002:	f107 0314 	add.w	r3, r7, #20
 8002006:	4619      	mov	r1, r3
 8002008:	480d      	ldr	r0, [pc, #52]	@ (8002040 <HAL_SPI_MspInit+0xbc>)
 800200a:	f001 f8a9 	bl	8003160 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800200e:	2308      	movs	r3, #8
 8002010:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002012:	2302      	movs	r3, #2
 8002014:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002016:	2300      	movs	r3, #0
 8002018:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800201a:	2303      	movs	r3, #3
 800201c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800201e:	2305      	movs	r3, #5
 8002020:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002022:	f107 0314 	add.w	r3, r7, #20
 8002026:	4619      	mov	r1, r3
 8002028:	4806      	ldr	r0, [pc, #24]	@ (8002044 <HAL_SPI_MspInit+0xc0>)
 800202a:	f001 f899 	bl	8003160 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 800202e:	bf00      	nop
 8002030:	3728      	adds	r7, #40	@ 0x28
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	40003800 	.word	0x40003800
 800203c:	40023800 	.word	0x40023800
 8002040:	40020800 	.word	0x40020800
 8002044:	40020c00 	.word	0x40020c00

08002048 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002058:	d113      	bne.n	8002082 <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800205a:	4b0c      	ldr	r3, [pc, #48]	@ (800208c <HAL_TIM_PWM_MspInit+0x44>)
 800205c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205e:	4a0b      	ldr	r2, [pc, #44]	@ (800208c <HAL_TIM_PWM_MspInit+0x44>)
 8002060:	f043 0301 	orr.w	r3, r3, #1
 8002064:	6413      	str	r3, [r2, #64]	@ 0x40
 8002066:	4b09      	ldr	r3, [pc, #36]	@ (800208c <HAL_TIM_PWM_MspInit+0x44>)
 8002068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206a:	f003 0301 	and.w	r3, r3, #1
 800206e:	60fb      	str	r3, [r7, #12]
 8002070:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002072:	2200      	movs	r2, #0
 8002074:	2100      	movs	r1, #0
 8002076:	201c      	movs	r0, #28
 8002078:	f000 fcbf 	bl	80029fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800207c:	201c      	movs	r0, #28
 800207e:	f000 fcd8 	bl	8002a32 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002082:	bf00      	nop
 8002084:	3710      	adds	r7, #16
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	40023800 	.word	0x40023800

08002090 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b08a      	sub	sp, #40	@ 0x28
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002098:	f107 0314 	add.w	r3, r7, #20
 800209c:	2200      	movs	r2, #0
 800209e:	601a      	str	r2, [r3, #0]
 80020a0:	605a      	str	r2, [r3, #4]
 80020a2:	609a      	str	r2, [r3, #8]
 80020a4:	60da      	str	r2, [r3, #12]
 80020a6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a1b      	ldr	r2, [pc, #108]	@ (800211c <HAL_TIM_Encoder_MspInit+0x8c>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d130      	bne.n	8002114 <HAL_TIM_Encoder_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80020b2:	4b1b      	ldr	r3, [pc, #108]	@ (8002120 <HAL_TIM_Encoder_MspInit+0x90>)
 80020b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b6:	4a1a      	ldr	r2, [pc, #104]	@ (8002120 <HAL_TIM_Encoder_MspInit+0x90>)
 80020b8:	f043 0304 	orr.w	r3, r3, #4
 80020bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80020be:	4b18      	ldr	r3, [pc, #96]	@ (8002120 <HAL_TIM_Encoder_MspInit+0x90>)
 80020c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c2:	f003 0304 	and.w	r3, r3, #4
 80020c6:	613b      	str	r3, [r7, #16]
 80020c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020ca:	4b15      	ldr	r3, [pc, #84]	@ (8002120 <HAL_TIM_Encoder_MspInit+0x90>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ce:	4a14      	ldr	r2, [pc, #80]	@ (8002120 <HAL_TIM_Encoder_MspInit+0x90>)
 80020d0:	f043 0308 	orr.w	r3, r3, #8
 80020d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020d6:	4b12      	ldr	r3, [pc, #72]	@ (8002120 <HAL_TIM_Encoder_MspInit+0x90>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020da:	f003 0308 	and.w	r3, r3, #8
 80020de:	60fb      	str	r3, [r7, #12]
 80020e0:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = ENC_DT_Pin|ENC_CLK_Pin;
 80020e2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80020e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e8:	2302      	movs	r3, #2
 80020ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f0:	2300      	movs	r3, #0
 80020f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80020f4:	2302      	movs	r3, #2
 80020f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020f8:	f107 0314 	add.w	r3, r7, #20
 80020fc:	4619      	mov	r1, r3
 80020fe:	4809      	ldr	r0, [pc, #36]	@ (8002124 <HAL_TIM_Encoder_MspInit+0x94>)
 8002100:	f001 f82e 	bl	8003160 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002104:	2200      	movs	r2, #0
 8002106:	2100      	movs	r1, #0
 8002108:	201e      	movs	r0, #30
 800210a:	f000 fc76 	bl	80029fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800210e:	201e      	movs	r0, #30
 8002110:	f000 fc8f 	bl	8002a32 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 8002114:	bf00      	nop
 8002116:	3728      	adds	r7, #40	@ 0x28
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	40000800 	.word	0x40000800
 8002120:	40023800 	.word	0x40023800
 8002124:	40020c00 	.word	0x40020c00

08002128 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002128:	b480      	push	{r7}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a0a      	ldr	r2, [pc, #40]	@ (8002160 <HAL_TIM_Base_MspInit+0x38>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d10b      	bne.n	8002152 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800213a:	4b0a      	ldr	r3, [pc, #40]	@ (8002164 <HAL_TIM_Base_MspInit+0x3c>)
 800213c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213e:	4a09      	ldr	r2, [pc, #36]	@ (8002164 <HAL_TIM_Base_MspInit+0x3c>)
 8002140:	f043 0320 	orr.w	r3, r3, #32
 8002144:	6413      	str	r3, [r2, #64]	@ 0x40
 8002146:	4b07      	ldr	r3, [pc, #28]	@ (8002164 <HAL_TIM_Base_MspInit+0x3c>)
 8002148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214a:	f003 0320 	and.w	r3, r3, #32
 800214e:	60fb      	str	r3, [r7, #12]
 8002150:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM7_MspInit 1 */

  }

}
 8002152:	bf00      	nop
 8002154:	3714      	adds	r7, #20
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	40001400 	.word	0x40001400
 8002164:	40023800 	.word	0x40023800

08002168 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b088      	sub	sp, #32
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002170:	f107 030c 	add.w	r3, r7, #12
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
 8002178:	605a      	str	r2, [r3, #4]
 800217a:	609a      	str	r2, [r3, #8]
 800217c:	60da      	str	r2, [r3, #12]
 800217e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002188:	d11c      	bne.n	80021c4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800218a:	4b10      	ldr	r3, [pc, #64]	@ (80021cc <HAL_TIM_MspPostInit+0x64>)
 800218c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218e:	4a0f      	ldr	r2, [pc, #60]	@ (80021cc <HAL_TIM_MspPostInit+0x64>)
 8002190:	f043 0302 	orr.w	r3, r3, #2
 8002194:	6313      	str	r3, [r2, #48]	@ 0x30
 8002196:	4b0d      	ldr	r3, [pc, #52]	@ (80021cc <HAL_TIM_MspPostInit+0x64>)
 8002198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800219a:	f003 0302 	and.w	r3, r3, #2
 800219e:	60bb      	str	r3, [r7, #8]
 80021a0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021a6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a8:	2302      	movs	r3, #2
 80021aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ac:	2300      	movs	r3, #0
 80021ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b0:	2300      	movs	r3, #0
 80021b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80021b4:	2301      	movs	r3, #1
 80021b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021b8:	f107 030c 	add.w	r3, r7, #12
 80021bc:	4619      	mov	r1, r3
 80021be:	4804      	ldr	r0, [pc, #16]	@ (80021d0 <HAL_TIM_MspPostInit+0x68>)
 80021c0:	f000 ffce 	bl	8003160 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80021c4:	bf00      	nop
 80021c6:	3720      	adds	r7, #32
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	40023800 	.word	0x40023800
 80021d0:	40020400 	.word	0x40020400

080021d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b0ac      	sub	sp, #176	@ 0xb0
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021dc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80021e0:	2200      	movs	r2, #0
 80021e2:	601a      	str	r2, [r3, #0]
 80021e4:	605a      	str	r2, [r3, #4]
 80021e6:	609a      	str	r2, [r3, #8]
 80021e8:	60da      	str	r2, [r3, #12]
 80021ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80021ec:	f107 0318 	add.w	r3, r7, #24
 80021f0:	2284      	movs	r2, #132	@ 0x84
 80021f2:	2100      	movs	r1, #0
 80021f4:	4618      	mov	r0, r3
 80021f6:	f009 ff9d 	bl	800c134 <memset>
  if(huart->Instance==USART2)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a5d      	ldr	r2, [pc, #372]	@ (8002374 <HAL_UART_MspInit+0x1a0>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d171      	bne.n	80022e8 <HAL_UART_MspInit+0x114>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002204:	2380      	movs	r3, #128	@ 0x80
 8002206:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002208:	2300      	movs	r3, #0
 800220a:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800220c:	f107 0318 	add.w	r3, r7, #24
 8002210:	4618      	mov	r0, r3
 8002212:	f002 fc4d 	bl	8004ab0 <HAL_RCCEx_PeriphCLKConfig>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d001      	beq.n	8002220 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800221c:	f7ff fe28 	bl	8001e70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002220:	4b55      	ldr	r3, [pc, #340]	@ (8002378 <HAL_UART_MspInit+0x1a4>)
 8002222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002224:	4a54      	ldr	r2, [pc, #336]	@ (8002378 <HAL_UART_MspInit+0x1a4>)
 8002226:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800222a:	6413      	str	r3, [r2, #64]	@ 0x40
 800222c:	4b52      	ldr	r3, [pc, #328]	@ (8002378 <HAL_UART_MspInit+0x1a4>)
 800222e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002230:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002234:	617b      	str	r3, [r7, #20]
 8002236:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002238:	4b4f      	ldr	r3, [pc, #316]	@ (8002378 <HAL_UART_MspInit+0x1a4>)
 800223a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800223c:	4a4e      	ldr	r2, [pc, #312]	@ (8002378 <HAL_UART_MspInit+0x1a4>)
 800223e:	f043 0308 	orr.w	r3, r3, #8
 8002242:	6313      	str	r3, [r2, #48]	@ 0x30
 8002244:	4b4c      	ldr	r3, [pc, #304]	@ (8002378 <HAL_UART_MspInit+0x1a4>)
 8002246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002248:	f003 0308 	and.w	r3, r3, #8
 800224c:	613b      	str	r3, [r7, #16]
 800224e:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002250:	2360      	movs	r3, #96	@ 0x60
 8002252:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002256:	2302      	movs	r3, #2
 8002258:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225c:	2300      	movs	r3, #0
 800225e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002262:	2303      	movs	r3, #3
 8002264:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002268:	2307      	movs	r3, #7
 800226a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800226e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002272:	4619      	mov	r1, r3
 8002274:	4841      	ldr	r0, [pc, #260]	@ (800237c <HAL_UART_MspInit+0x1a8>)
 8002276:	f000 ff73 	bl	8003160 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800227a:	4b41      	ldr	r3, [pc, #260]	@ (8002380 <HAL_UART_MspInit+0x1ac>)
 800227c:	4a41      	ldr	r2, [pc, #260]	@ (8002384 <HAL_UART_MspInit+0x1b0>)
 800227e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002280:	4b3f      	ldr	r3, [pc, #252]	@ (8002380 <HAL_UART_MspInit+0x1ac>)
 8002282:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002286:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002288:	4b3d      	ldr	r3, [pc, #244]	@ (8002380 <HAL_UART_MspInit+0x1ac>)
 800228a:	2200      	movs	r2, #0
 800228c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800228e:	4b3c      	ldr	r3, [pc, #240]	@ (8002380 <HAL_UART_MspInit+0x1ac>)
 8002290:	2200      	movs	r2, #0
 8002292:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002294:	4b3a      	ldr	r3, [pc, #232]	@ (8002380 <HAL_UART_MspInit+0x1ac>)
 8002296:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800229a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800229c:	4b38      	ldr	r3, [pc, #224]	@ (8002380 <HAL_UART_MspInit+0x1ac>)
 800229e:	2200      	movs	r2, #0
 80022a0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022a2:	4b37      	ldr	r3, [pc, #220]	@ (8002380 <HAL_UART_MspInit+0x1ac>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80022a8:	4b35      	ldr	r3, [pc, #212]	@ (8002380 <HAL_UART_MspInit+0x1ac>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80022ae:	4b34      	ldr	r3, [pc, #208]	@ (8002380 <HAL_UART_MspInit+0x1ac>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022b4:	4b32      	ldr	r3, [pc, #200]	@ (8002380 <HAL_UART_MspInit+0x1ac>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80022ba:	4831      	ldr	r0, [pc, #196]	@ (8002380 <HAL_UART_MspInit+0x1ac>)
 80022bc:	f000 fbd4 	bl	8002a68 <HAL_DMA_Init>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <HAL_UART_MspInit+0xf6>
    {
      Error_Handler();
 80022c6:	f7ff fdd3 	bl	8001e70 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4a2c      	ldr	r2, [pc, #176]	@ (8002380 <HAL_UART_MspInit+0x1ac>)
 80022ce:	675a      	str	r2, [r3, #116]	@ 0x74
 80022d0:	4a2b      	ldr	r2, [pc, #172]	@ (8002380 <HAL_UART_MspInit+0x1ac>)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80022d6:	2200      	movs	r2, #0
 80022d8:	2100      	movs	r1, #0
 80022da:	2026      	movs	r0, #38	@ 0x26
 80022dc:	f000 fb8d 	bl	80029fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80022e0:	2026      	movs	r0, #38	@ 0x26
 80022e2:	f000 fba6 	bl	8002a32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80022e6:	e041      	b.n	800236c <HAL_UART_MspInit+0x198>
  else if(huart->Instance==USART3)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a26      	ldr	r2, [pc, #152]	@ (8002388 <HAL_UART_MspInit+0x1b4>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d13c      	bne.n	800236c <HAL_UART_MspInit+0x198>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80022f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022f6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80022f8:	2300      	movs	r3, #0
 80022fa:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022fc:	f107 0318 	add.w	r3, r7, #24
 8002300:	4618      	mov	r0, r3
 8002302:	f002 fbd5 	bl	8004ab0 <HAL_RCCEx_PeriphCLKConfig>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <HAL_UART_MspInit+0x13c>
      Error_Handler();
 800230c:	f7ff fdb0 	bl	8001e70 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002310:	4b19      	ldr	r3, [pc, #100]	@ (8002378 <HAL_UART_MspInit+0x1a4>)
 8002312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002314:	4a18      	ldr	r2, [pc, #96]	@ (8002378 <HAL_UART_MspInit+0x1a4>)
 8002316:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800231a:	6413      	str	r3, [r2, #64]	@ 0x40
 800231c:	4b16      	ldr	r3, [pc, #88]	@ (8002378 <HAL_UART_MspInit+0x1a4>)
 800231e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002320:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002324:	60fb      	str	r3, [r7, #12]
 8002326:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002328:	4b13      	ldr	r3, [pc, #76]	@ (8002378 <HAL_UART_MspInit+0x1a4>)
 800232a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232c:	4a12      	ldr	r2, [pc, #72]	@ (8002378 <HAL_UART_MspInit+0x1a4>)
 800232e:	f043 0308 	orr.w	r3, r3, #8
 8002332:	6313      	str	r3, [r2, #48]	@ 0x30
 8002334:	4b10      	ldr	r3, [pc, #64]	@ (8002378 <HAL_UART_MspInit+0x1a4>)
 8002336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002338:	f003 0308 	and.w	r3, r3, #8
 800233c:	60bb      	str	r3, [r7, #8]
 800233e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002340:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002344:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002348:	2302      	movs	r3, #2
 800234a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800234e:	2301      	movs	r3, #1
 8002350:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002354:	2303      	movs	r3, #3
 8002356:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800235a:	2307      	movs	r3, #7
 800235c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002360:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002364:	4619      	mov	r1, r3
 8002366:	4805      	ldr	r0, [pc, #20]	@ (800237c <HAL_UART_MspInit+0x1a8>)
 8002368:	f000 fefa 	bl	8003160 <HAL_GPIO_Init>
}
 800236c:	bf00      	nop
 800236e:	37b0      	adds	r7, #176	@ 0xb0
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	40004400 	.word	0x40004400
 8002378:	40023800 	.word	0x40023800
 800237c:	40020c00 	.word	0x40020c00
 8002380:	20001da0 	.word	0x20001da0
 8002384:	40026088 	.word	0x40026088
 8002388:	40004800 	.word	0x40004800

0800238c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b0ac      	sub	sp, #176	@ 0xb0
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002394:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002398:	2200      	movs	r2, #0
 800239a:	601a      	str	r2, [r3, #0]
 800239c:	605a      	str	r2, [r3, #4]
 800239e:	609a      	str	r2, [r3, #8]
 80023a0:	60da      	str	r2, [r3, #12]
 80023a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023a4:	f107 0318 	add.w	r3, r7, #24
 80023a8:	2284      	movs	r2, #132	@ 0x84
 80023aa:	2100      	movs	r1, #0
 80023ac:	4618      	mov	r0, r3
 80023ae:	f009 fec1 	bl	800c134 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80023ba:	d159      	bne.n	8002470 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80023bc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80023c0:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80023c2:	2300      	movs	r3, #0
 80023c4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023c8:	f107 0318 	add.w	r3, r7, #24
 80023cc:	4618      	mov	r0, r3
 80023ce:	f002 fb6f 	bl	8004ab0 <HAL_RCCEx_PeriphCLKConfig>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d001      	beq.n	80023dc <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80023d8:	f7ff fd4a 	bl	8001e70 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023dc:	4b26      	ldr	r3, [pc, #152]	@ (8002478 <HAL_PCD_MspInit+0xec>)
 80023de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e0:	4a25      	ldr	r2, [pc, #148]	@ (8002478 <HAL_PCD_MspInit+0xec>)
 80023e2:	f043 0301 	orr.w	r3, r3, #1
 80023e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80023e8:	4b23      	ldr	r3, [pc, #140]	@ (8002478 <HAL_PCD_MspInit+0xec>)
 80023ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ec:	f003 0301 	and.w	r3, r3, #1
 80023f0:	617b      	str	r3, [r7, #20]
 80023f2:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80023f4:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80023f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fc:	2302      	movs	r3, #2
 80023fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002402:	2300      	movs	r3, #0
 8002404:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002408:	2303      	movs	r3, #3
 800240a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800240e:	230a      	movs	r3, #10
 8002410:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002414:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002418:	4619      	mov	r1, r3
 800241a:	4818      	ldr	r0, [pc, #96]	@ (800247c <HAL_PCD_MspInit+0xf0>)
 800241c:	f000 fea0 	bl	8003160 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002420:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002424:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002428:	2300      	movs	r3, #0
 800242a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800242e:	2300      	movs	r3, #0
 8002430:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002434:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002438:	4619      	mov	r1, r3
 800243a:	4810      	ldr	r0, [pc, #64]	@ (800247c <HAL_PCD_MspInit+0xf0>)
 800243c:	f000 fe90 	bl	8003160 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002440:	4b0d      	ldr	r3, [pc, #52]	@ (8002478 <HAL_PCD_MspInit+0xec>)
 8002442:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002444:	4a0c      	ldr	r2, [pc, #48]	@ (8002478 <HAL_PCD_MspInit+0xec>)
 8002446:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800244a:	6353      	str	r3, [r2, #52]	@ 0x34
 800244c:	4b0a      	ldr	r3, [pc, #40]	@ (8002478 <HAL_PCD_MspInit+0xec>)
 800244e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002450:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002454:	613b      	str	r3, [r7, #16]
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	4b07      	ldr	r3, [pc, #28]	@ (8002478 <HAL_PCD_MspInit+0xec>)
 800245a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800245c:	4a06      	ldr	r2, [pc, #24]	@ (8002478 <HAL_PCD_MspInit+0xec>)
 800245e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002462:	6453      	str	r3, [r2, #68]	@ 0x44
 8002464:	4b04      	ldr	r3, [pc, #16]	@ (8002478 <HAL_PCD_MspInit+0xec>)
 8002466:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002468:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800246c:	60fb      	str	r3, [r7, #12]
 800246e:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8002470:	bf00      	nop
 8002472:	37b0      	adds	r7, #176	@ 0xb0
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	40023800 	.word	0x40023800
 800247c:	40020000 	.word	0x40020000

08002480 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002484:	bf00      	nop
 8002486:	e7fd      	b.n	8002484 <NMI_Handler+0x4>

08002488 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800248c:	bf00      	nop
 800248e:	e7fd      	b.n	800248c <HardFault_Handler+0x4>

08002490 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002494:	bf00      	nop
 8002496:	e7fd      	b.n	8002494 <MemManage_Handler+0x4>

08002498 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002498:	b480      	push	{r7}
 800249a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800249c:	bf00      	nop
 800249e:	e7fd      	b.n	800249c <BusFault_Handler+0x4>

080024a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024a4:	bf00      	nop
 80024a6:	e7fd      	b.n	80024a4 <UsageFault_Handler+0x4>

080024a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024ac:	bf00      	nop
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr

080024b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024b6:	b480      	push	{r7}
 80024b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024ba:	bf00      	nop
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr

080024c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024c8:	bf00      	nop
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr

080024d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024d2:	b580      	push	{r7, lr}
 80024d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024d6:	f000 f971 	bl	80027bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024da:	bf00      	nop
 80024dc:	bd80      	pop	{r7, pc}
	...

080024e0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80024e4:	4802      	ldr	r0, [pc, #8]	@ (80024f0 <DMA1_Stream5_IRQHandler+0x10>)
 80024e6:	f000 fbff 	bl	8002ce8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80024ea:	bf00      	nop
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	20001da0 	.word	0x20001da0

080024f4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80024f8:	4802      	ldr	r0, [pc, #8]	@ (8002504 <TIM2_IRQHandler+0x10>)
 80024fa:	f003 fe7f 	bl	80061fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80024fe:	bf00      	nop
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	20001bac 	.word	0x20001bac

08002508 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800250c:	4802      	ldr	r0, [pc, #8]	@ (8002518 <TIM4_IRQHandler+0x10>)
 800250e:	f003 fe75 	bl	80061fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002512:	bf00      	nop
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	20001bf8 	.word	0x20001bf8

0800251c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002520:	4802      	ldr	r0, [pc, #8]	@ (800252c <USART2_IRQHandler+0x10>)
 8002522:	f004 fd3d 	bl	8006fa0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002526:	bf00      	nop
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	20001c90 	.word	0x20001c90

08002530 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8002534:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002538:	f000 ffd8 	bl	80034ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800253c:	bf00      	nop
 800253e:	bd80      	pop	{r7, pc}

08002540 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  return 1;
 8002544:	2301      	movs	r3, #1
}
 8002546:	4618      	mov	r0, r3
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <_kill>:

int _kill(int pid, int sig)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800255a:	f009 fe4b 	bl	800c1f4 <__errno>
 800255e:	4603      	mov	r3, r0
 8002560:	2216      	movs	r2, #22
 8002562:	601a      	str	r2, [r3, #0]
  return -1;
 8002564:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002568:	4618      	mov	r0, r3
 800256a:	3708      	adds	r7, #8
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <_exit>:

void _exit (int status)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002578:	f04f 31ff 	mov.w	r1, #4294967295
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	f7ff ffe7 	bl	8002550 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002582:	bf00      	nop
 8002584:	e7fd      	b.n	8002582 <_exit+0x12>

08002586 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002586:	b580      	push	{r7, lr}
 8002588:	b086      	sub	sp, #24
 800258a:	af00      	add	r7, sp, #0
 800258c:	60f8      	str	r0, [r7, #12]
 800258e:	60b9      	str	r1, [r7, #8]
 8002590:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002592:	2300      	movs	r3, #0
 8002594:	617b      	str	r3, [r7, #20]
 8002596:	e00a      	b.n	80025ae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002598:	f3af 8000 	nop.w
 800259c:	4601      	mov	r1, r0
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	1c5a      	adds	r2, r3, #1
 80025a2:	60ba      	str	r2, [r7, #8]
 80025a4:	b2ca      	uxtb	r2, r1
 80025a6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	3301      	adds	r3, #1
 80025ac:	617b      	str	r3, [r7, #20]
 80025ae:	697a      	ldr	r2, [r7, #20]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	dbf0      	blt.n	8002598 <_read+0x12>
  }

  return len;
 80025b6:	687b      	ldr	r3, [r7, #4]
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3718      	adds	r7, #24
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}

080025c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b086      	sub	sp, #24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025cc:	2300      	movs	r3, #0
 80025ce:	617b      	str	r3, [r7, #20]
 80025d0:	e009      	b.n	80025e6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	1c5a      	adds	r2, r3, #1
 80025d6:	60ba      	str	r2, [r7, #8]
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	4618      	mov	r0, r3
 80025dc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	3301      	adds	r3, #1
 80025e4:	617b      	str	r3, [r7, #20]
 80025e6:	697a      	ldr	r2, [r7, #20]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	429a      	cmp	r2, r3
 80025ec:	dbf1      	blt.n	80025d2 <_write+0x12>
  }
  return len;
 80025ee:	687b      	ldr	r3, [r7, #4]
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3718      	adds	r7, #24
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <_close>:

int _close(int file)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002600:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002604:	4618      	mov	r0, r3
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr

08002610 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
 8002618:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002620:	605a      	str	r2, [r3, #4]
  return 0;
 8002622:	2300      	movs	r3, #0
}
 8002624:	4618      	mov	r0, r3
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr

08002630 <_isatty>:

int _isatty(int file)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002638:	2301      	movs	r3, #1
}
 800263a:	4618      	mov	r0, r3
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr

08002646 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002646:	b480      	push	{r7}
 8002648:	b085      	sub	sp, #20
 800264a:	af00      	add	r7, sp, #0
 800264c:	60f8      	str	r0, [r7, #12]
 800264e:	60b9      	str	r1, [r7, #8]
 8002650:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002652:	2300      	movs	r3, #0
}
 8002654:	4618      	mov	r0, r3
 8002656:	3714      	adds	r7, #20
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b086      	sub	sp, #24
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002668:	4a14      	ldr	r2, [pc, #80]	@ (80026bc <_sbrk+0x5c>)
 800266a:	4b15      	ldr	r3, [pc, #84]	@ (80026c0 <_sbrk+0x60>)
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002674:	4b13      	ldr	r3, [pc, #76]	@ (80026c4 <_sbrk+0x64>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d102      	bne.n	8002682 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800267c:	4b11      	ldr	r3, [pc, #68]	@ (80026c4 <_sbrk+0x64>)
 800267e:	4a12      	ldr	r2, [pc, #72]	@ (80026c8 <_sbrk+0x68>)
 8002680:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002682:	4b10      	ldr	r3, [pc, #64]	@ (80026c4 <_sbrk+0x64>)
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	4413      	add	r3, r2
 800268a:	693a      	ldr	r2, [r7, #16]
 800268c:	429a      	cmp	r2, r3
 800268e:	d207      	bcs.n	80026a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002690:	f009 fdb0 	bl	800c1f4 <__errno>
 8002694:	4603      	mov	r3, r0
 8002696:	220c      	movs	r2, #12
 8002698:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800269a:	f04f 33ff 	mov.w	r3, #4294967295
 800269e:	e009      	b.n	80026b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026a0:	4b08      	ldr	r3, [pc, #32]	@ (80026c4 <_sbrk+0x64>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026a6:	4b07      	ldr	r3, [pc, #28]	@ (80026c4 <_sbrk+0x64>)
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4413      	add	r3, r2
 80026ae:	4a05      	ldr	r2, [pc, #20]	@ (80026c4 <_sbrk+0x64>)
 80026b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026b2:	68fb      	ldr	r3, [r7, #12]
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3718      	adds	r7, #24
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	20050000 	.word	0x20050000
 80026c0:	00000400 	.word	0x00000400
 80026c4:	200022e8 	.word	0x200022e8
 80026c8:	20002488 	.word	0x20002488

080026cc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026d0:	4b06      	ldr	r3, [pc, #24]	@ (80026ec <SystemInit+0x20>)
 80026d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026d6:	4a05      	ldr	r2, [pc, #20]	@ (80026ec <SystemInit+0x20>)
 80026d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026e0:	bf00      	nop
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	e000ed00 	.word	0xe000ed00

080026f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80026f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002728 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 80026f4:	f7ff ffea 	bl	80026cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026f8:	480c      	ldr	r0, [pc, #48]	@ (800272c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80026fa:	490d      	ldr	r1, [pc, #52]	@ (8002730 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80026fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002734 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80026fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002700:	e002      	b.n	8002708 <LoopCopyDataInit>

08002702 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002702:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002704:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002706:	3304      	adds	r3, #4

08002708 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002708:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800270a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800270c:	d3f9      	bcc.n	8002702 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800270e:	4a0a      	ldr	r2, [pc, #40]	@ (8002738 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002710:	4c0a      	ldr	r4, [pc, #40]	@ (800273c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002712:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002714:	e001      	b.n	800271a <LoopFillZerobss>

08002716 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002716:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002718:	3204      	adds	r2, #4

0800271a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800271a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800271c:	d3fb      	bcc.n	8002716 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800271e:	f009 fd6f 	bl	800c200 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002722:	f7fe ffd1 	bl	80016c8 <main>
  bx  lr    
 8002726:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002728:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800272c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002730:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8002734:	0800e8e0 	.word	0x0800e8e0
  ldr r2, =_sbss
 8002738:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 800273c:	20002484 	.word	0x20002484

08002740 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002740:	e7fe      	b.n	8002740 <ADC_IRQHandler>

08002742 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002742:	b580      	push	{r7, lr}
 8002744:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002746:	2003      	movs	r0, #3
 8002748:	f000 f94c 	bl	80029e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800274c:	2000      	movs	r0, #0
 800274e:	f000 f805 	bl	800275c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002752:	f7ff fb93 	bl	8001e7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002756:	2300      	movs	r3, #0
}
 8002758:	4618      	mov	r0, r3
 800275a:	bd80      	pop	{r7, pc}

0800275c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002764:	4b12      	ldr	r3, [pc, #72]	@ (80027b0 <HAL_InitTick+0x54>)
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	4b12      	ldr	r3, [pc, #72]	@ (80027b4 <HAL_InitTick+0x58>)
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	4619      	mov	r1, r3
 800276e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002772:	fbb3 f3f1 	udiv	r3, r3, r1
 8002776:	fbb2 f3f3 	udiv	r3, r2, r3
 800277a:	4618      	mov	r0, r3
 800277c:	f000 f967 	bl	8002a4e <HAL_SYSTICK_Config>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e00e      	b.n	80027a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2b0f      	cmp	r3, #15
 800278e:	d80a      	bhi.n	80027a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002790:	2200      	movs	r2, #0
 8002792:	6879      	ldr	r1, [r7, #4]
 8002794:	f04f 30ff 	mov.w	r0, #4294967295
 8002798:	f000 f92f 	bl	80029fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800279c:	4a06      	ldr	r2, [pc, #24]	@ (80027b8 <HAL_InitTick+0x5c>)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027a2:	2300      	movs	r3, #0
 80027a4:	e000      	b.n	80027a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3708      	adds	r7, #8
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	20000014 	.word	0x20000014
 80027b4:	2000001c 	.word	0x2000001c
 80027b8:	20000018 	.word	0x20000018

080027bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027c0:	4b06      	ldr	r3, [pc, #24]	@ (80027dc <HAL_IncTick+0x20>)
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	461a      	mov	r2, r3
 80027c6:	4b06      	ldr	r3, [pc, #24]	@ (80027e0 <HAL_IncTick+0x24>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4413      	add	r3, r2
 80027cc:	4a04      	ldr	r2, [pc, #16]	@ (80027e0 <HAL_IncTick+0x24>)
 80027ce:	6013      	str	r3, [r2, #0]
}
 80027d0:	bf00      	nop
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	2000001c 	.word	0x2000001c
 80027e0:	200022ec 	.word	0x200022ec

080027e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
  return uwTick;
 80027e8:	4b03      	ldr	r3, [pc, #12]	@ (80027f8 <HAL_GetTick+0x14>)
 80027ea:	681b      	ldr	r3, [r3, #0]
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	200022ec 	.word	0x200022ec

080027fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002804:	f7ff ffee 	bl	80027e4 <HAL_GetTick>
 8002808:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002814:	d005      	beq.n	8002822 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002816:	4b0a      	ldr	r3, [pc, #40]	@ (8002840 <HAL_Delay+0x44>)
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	461a      	mov	r2, r3
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	4413      	add	r3, r2
 8002820:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002822:	bf00      	nop
 8002824:	f7ff ffde 	bl	80027e4 <HAL_GetTick>
 8002828:	4602      	mov	r2, r0
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	429a      	cmp	r2, r3
 8002832:	d8f7      	bhi.n	8002824 <HAL_Delay+0x28>
  {
  }
}
 8002834:	bf00      	nop
 8002836:	bf00      	nop
 8002838:	3710      	adds	r7, #16
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	2000001c 	.word	0x2000001c

08002844 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002844:	b480      	push	{r7}
 8002846:	b085      	sub	sp, #20
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	f003 0307 	and.w	r3, r3, #7
 8002852:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002854:	4b0b      	ldr	r3, [pc, #44]	@ (8002884 <__NVIC_SetPriorityGrouping+0x40>)
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800285a:	68ba      	ldr	r2, [r7, #8]
 800285c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002860:	4013      	ands	r3, r2
 8002862:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800286c:	4b06      	ldr	r3, [pc, #24]	@ (8002888 <__NVIC_SetPriorityGrouping+0x44>)
 800286e:	4313      	orrs	r3, r2
 8002870:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002872:	4a04      	ldr	r2, [pc, #16]	@ (8002884 <__NVIC_SetPriorityGrouping+0x40>)
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	60d3      	str	r3, [r2, #12]
}
 8002878:	bf00      	nop
 800287a:	3714      	adds	r7, #20
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr
 8002884:	e000ed00 	.word	0xe000ed00
 8002888:	05fa0000 	.word	0x05fa0000

0800288c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002890:	4b04      	ldr	r3, [pc, #16]	@ (80028a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	0a1b      	lsrs	r3, r3, #8
 8002896:	f003 0307 	and.w	r3, r3, #7
}
 800289a:	4618      	mov	r0, r3
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr
 80028a4:	e000ed00 	.word	0xe000ed00

080028a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	4603      	mov	r3, r0
 80028b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	db0b      	blt.n	80028d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028ba:	79fb      	ldrb	r3, [r7, #7]
 80028bc:	f003 021f 	and.w	r2, r3, #31
 80028c0:	4907      	ldr	r1, [pc, #28]	@ (80028e0 <__NVIC_EnableIRQ+0x38>)
 80028c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c6:	095b      	lsrs	r3, r3, #5
 80028c8:	2001      	movs	r0, #1
 80028ca:	fa00 f202 	lsl.w	r2, r0, r2
 80028ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028d2:	bf00      	nop
 80028d4:	370c      	adds	r7, #12
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	e000e100 	.word	0xe000e100

080028e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	4603      	mov	r3, r0
 80028ec:	6039      	str	r1, [r7, #0]
 80028ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	db0a      	blt.n	800290e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	b2da      	uxtb	r2, r3
 80028fc:	490c      	ldr	r1, [pc, #48]	@ (8002930 <__NVIC_SetPriority+0x4c>)
 80028fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002902:	0112      	lsls	r2, r2, #4
 8002904:	b2d2      	uxtb	r2, r2
 8002906:	440b      	add	r3, r1
 8002908:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800290c:	e00a      	b.n	8002924 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	b2da      	uxtb	r2, r3
 8002912:	4908      	ldr	r1, [pc, #32]	@ (8002934 <__NVIC_SetPriority+0x50>)
 8002914:	79fb      	ldrb	r3, [r7, #7]
 8002916:	f003 030f 	and.w	r3, r3, #15
 800291a:	3b04      	subs	r3, #4
 800291c:	0112      	lsls	r2, r2, #4
 800291e:	b2d2      	uxtb	r2, r2
 8002920:	440b      	add	r3, r1
 8002922:	761a      	strb	r2, [r3, #24]
}
 8002924:	bf00      	nop
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr
 8002930:	e000e100 	.word	0xe000e100
 8002934:	e000ed00 	.word	0xe000ed00

08002938 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002938:	b480      	push	{r7}
 800293a:	b089      	sub	sp, #36	@ 0x24
 800293c:	af00      	add	r7, sp, #0
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	60b9      	str	r1, [r7, #8]
 8002942:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f003 0307 	and.w	r3, r3, #7
 800294a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800294c:	69fb      	ldr	r3, [r7, #28]
 800294e:	f1c3 0307 	rsb	r3, r3, #7
 8002952:	2b04      	cmp	r3, #4
 8002954:	bf28      	it	cs
 8002956:	2304      	movcs	r3, #4
 8002958:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	3304      	adds	r3, #4
 800295e:	2b06      	cmp	r3, #6
 8002960:	d902      	bls.n	8002968 <NVIC_EncodePriority+0x30>
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	3b03      	subs	r3, #3
 8002966:	e000      	b.n	800296a <NVIC_EncodePriority+0x32>
 8002968:	2300      	movs	r3, #0
 800296a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800296c:	f04f 32ff 	mov.w	r2, #4294967295
 8002970:	69bb      	ldr	r3, [r7, #24]
 8002972:	fa02 f303 	lsl.w	r3, r2, r3
 8002976:	43da      	mvns	r2, r3
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	401a      	ands	r2, r3
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002980:	f04f 31ff 	mov.w	r1, #4294967295
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	fa01 f303 	lsl.w	r3, r1, r3
 800298a:	43d9      	mvns	r1, r3
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002990:	4313      	orrs	r3, r2
         );
}
 8002992:	4618      	mov	r0, r3
 8002994:	3724      	adds	r7, #36	@ 0x24
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
	...

080029a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	3b01      	subs	r3, #1
 80029ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029b0:	d301      	bcc.n	80029b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029b2:	2301      	movs	r3, #1
 80029b4:	e00f      	b.n	80029d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029b6:	4a0a      	ldr	r2, [pc, #40]	@ (80029e0 <SysTick_Config+0x40>)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	3b01      	subs	r3, #1
 80029bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029be:	210f      	movs	r1, #15
 80029c0:	f04f 30ff 	mov.w	r0, #4294967295
 80029c4:	f7ff ff8e 	bl	80028e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029c8:	4b05      	ldr	r3, [pc, #20]	@ (80029e0 <SysTick_Config+0x40>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029ce:	4b04      	ldr	r3, [pc, #16]	@ (80029e0 <SysTick_Config+0x40>)
 80029d0:	2207      	movs	r2, #7
 80029d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	e000e010 	.word	0xe000e010

080029e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f7ff ff29 	bl	8002844 <__NVIC_SetPriorityGrouping>
}
 80029f2:	bf00      	nop
 80029f4:	3708      	adds	r7, #8
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}

080029fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029fa:	b580      	push	{r7, lr}
 80029fc:	b086      	sub	sp, #24
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	4603      	mov	r3, r0
 8002a02:	60b9      	str	r1, [r7, #8]
 8002a04:	607a      	str	r2, [r7, #4]
 8002a06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a0c:	f7ff ff3e 	bl	800288c <__NVIC_GetPriorityGrouping>
 8002a10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	68b9      	ldr	r1, [r7, #8]
 8002a16:	6978      	ldr	r0, [r7, #20]
 8002a18:	f7ff ff8e 	bl	8002938 <NVIC_EncodePriority>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a22:	4611      	mov	r1, r2
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7ff ff5d 	bl	80028e4 <__NVIC_SetPriority>
}
 8002a2a:	bf00      	nop
 8002a2c:	3718      	adds	r7, #24
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}

08002a32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b082      	sub	sp, #8
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	4603      	mov	r3, r0
 8002a3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7ff ff31 	bl	80028a8 <__NVIC_EnableIRQ>
}
 8002a46:	bf00      	nop
 8002a48:	3708      	adds	r7, #8
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b082      	sub	sp, #8
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f7ff ffa2 	bl	80029a0 <SysTick_Config>
 8002a5c:	4603      	mov	r3, r0
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3708      	adds	r7, #8
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
	...

08002a68 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b086      	sub	sp, #24
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a70:	2300      	movs	r3, #0
 8002a72:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a74:	f7ff feb6 	bl	80027e4 <HAL_GetTick>
 8002a78:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d101      	bne.n	8002a84 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e099      	b.n	8002bb8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2202      	movs	r2, #2
 8002a88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f022 0201 	bic.w	r2, r2, #1
 8002aa2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002aa4:	e00f      	b.n	8002ac6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002aa6:	f7ff fe9d 	bl	80027e4 <HAL_GetTick>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	2b05      	cmp	r3, #5
 8002ab2:	d908      	bls.n	8002ac6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2220      	movs	r2, #32
 8002ab8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2203      	movs	r2, #3
 8002abe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e078      	b.n	8002bb8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0301 	and.w	r3, r3, #1
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d1e8      	bne.n	8002aa6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002adc:	697a      	ldr	r2, [r7, #20]
 8002ade:	4b38      	ldr	r3, [pc, #224]	@ (8002bc0 <HAL_DMA_Init+0x158>)
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685a      	ldr	r2, [r3, #4]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002af2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	691b      	ldr	r3, [r3, #16]
 8002af8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002afe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	699b      	ldr	r3, [r3, #24]
 8002b04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6a1b      	ldr	r3, [r3, #32]
 8002b10:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b12:	697a      	ldr	r2, [r7, #20]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b1c:	2b04      	cmp	r3, #4
 8002b1e:	d107      	bne.n	8002b30 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	697a      	ldr	r2, [r7, #20]
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	697a      	ldr	r2, [r7, #20]
 8002b36:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	695b      	ldr	r3, [r3, #20]
 8002b3e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	f023 0307 	bic.w	r3, r3, #7
 8002b46:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4c:	697a      	ldr	r2, [r7, #20]
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b56:	2b04      	cmp	r3, #4
 8002b58:	d117      	bne.n	8002b8a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b5e:	697a      	ldr	r2, [r7, #20]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d00e      	beq.n	8002b8a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b6c:	6878      	ldr	r0, [r7, #4]
 8002b6e:	f000 fa7b 	bl	8003068 <DMA_CheckFifoParam>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d008      	beq.n	8002b8a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2240      	movs	r2, #64	@ 0x40
 8002b7c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2200      	movs	r2, #0
 8002b82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002b86:	2301      	movs	r3, #1
 8002b88:	e016      	b.n	8002bb8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	697a      	ldr	r2, [r7, #20]
 8002b90:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f000 fa32 	bl	8002ffc <DMA_CalcBaseAndBitshift>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba0:	223f      	movs	r2, #63	@ 0x3f
 8002ba2:	409a      	lsls	r2, r3
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2200      	movs	r2, #0
 8002bac:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002bb6:	2300      	movs	r3, #0
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3718      	adds	r7, #24
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	f010803f 	.word	0xf010803f

08002bc4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bd0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002bd2:	f7ff fe07 	bl	80027e4 <HAL_GetTick>
 8002bd6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	d008      	beq.n	8002bf6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2280      	movs	r2, #128	@ 0x80
 8002be8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e052      	b.n	8002c9c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f022 0216 	bic.w	r2, r2, #22
 8002c04:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	695a      	ldr	r2, [r3, #20]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c14:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d103      	bne.n	8002c26 <HAL_DMA_Abort+0x62>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d007      	beq.n	8002c36 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f022 0208 	bic.w	r2, r2, #8
 8002c34:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f022 0201 	bic.w	r2, r2, #1
 8002c44:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c46:	e013      	b.n	8002c70 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c48:	f7ff fdcc 	bl	80027e4 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	2b05      	cmp	r3, #5
 8002c54:	d90c      	bls.n	8002c70 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2220      	movs	r2, #32
 8002c5a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2203      	movs	r2, #3
 8002c60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	e015      	b.n	8002c9c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0301 	and.w	r3, r3, #1
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d1e4      	bne.n	8002c48 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c82:	223f      	movs	r2, #63	@ 0x3f
 8002c84:	409a      	lsls	r2, r3
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3710      	adds	r7, #16
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}

08002ca4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	2b02      	cmp	r3, #2
 8002cb6:	d004      	beq.n	8002cc2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2280      	movs	r2, #128	@ 0x80
 8002cbc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e00c      	b.n	8002cdc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2205      	movs	r2, #5
 8002cc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f022 0201 	bic.w	r2, r2, #1
 8002cd8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002cda:	2300      	movs	r3, #0
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	370c      	adds	r7, #12
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr

08002ce8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b086      	sub	sp, #24
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002cf4:	4b8e      	ldr	r3, [pc, #568]	@ (8002f30 <HAL_DMA_IRQHandler+0x248>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a8e      	ldr	r2, [pc, #568]	@ (8002f34 <HAL_DMA_IRQHandler+0x24c>)
 8002cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8002cfe:	0a9b      	lsrs	r3, r3, #10
 8002d00:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d06:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d12:	2208      	movs	r2, #8
 8002d14:	409a      	lsls	r2, r3
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d01a      	beq.n	8002d54 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 0304 	and.w	r3, r3, #4
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d013      	beq.n	8002d54 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f022 0204 	bic.w	r2, r2, #4
 8002d3a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d40:	2208      	movs	r2, #8
 8002d42:	409a      	lsls	r2, r3
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d4c:	f043 0201 	orr.w	r2, r3, #1
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d58:	2201      	movs	r2, #1
 8002d5a:	409a      	lsls	r2, r3
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	4013      	ands	r3, r2
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d012      	beq.n	8002d8a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	695b      	ldr	r3, [r3, #20]
 8002d6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d00b      	beq.n	8002d8a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d76:	2201      	movs	r2, #1
 8002d78:	409a      	lsls	r2, r3
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d82:	f043 0202 	orr.w	r2, r3, #2
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d8e:	2204      	movs	r2, #4
 8002d90:	409a      	lsls	r2, r3
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	4013      	ands	r3, r2
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d012      	beq.n	8002dc0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 0302 	and.w	r3, r3, #2
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d00b      	beq.n	8002dc0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dac:	2204      	movs	r2, #4
 8002dae:	409a      	lsls	r2, r3
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002db8:	f043 0204 	orr.w	r2, r3, #4
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dc4:	2210      	movs	r2, #16
 8002dc6:	409a      	lsls	r2, r3
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	4013      	ands	r3, r2
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d043      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0308 	and.w	r3, r3, #8
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d03c      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002de2:	2210      	movs	r2, #16
 8002de4:	409a      	lsls	r2, r3
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d018      	beq.n	8002e2a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d108      	bne.n	8002e18 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d024      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	4798      	blx	r3
 8002e16:	e01f      	b.n	8002e58 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d01b      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e24:	6878      	ldr	r0, [r7, #4]
 8002e26:	4798      	blx	r3
 8002e28:	e016      	b.n	8002e58 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d107      	bne.n	8002e48 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f022 0208 	bic.w	r2, r2, #8
 8002e46:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d003      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e54:	6878      	ldr	r0, [r7, #4]
 8002e56:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e5c:	2220      	movs	r2, #32
 8002e5e:	409a      	lsls	r2, r3
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	4013      	ands	r3, r2
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	f000 808f 	beq.w	8002f88 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 0310 	and.w	r3, r3, #16
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	f000 8087 	beq.w	8002f88 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e7e:	2220      	movs	r2, #32
 8002e80:	409a      	lsls	r2, r3
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	2b05      	cmp	r3, #5
 8002e90:	d136      	bne.n	8002f00 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f022 0216 	bic.w	r2, r2, #22
 8002ea0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	695a      	ldr	r2, [r3, #20]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002eb0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d103      	bne.n	8002ec2 <HAL_DMA_IRQHandler+0x1da>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d007      	beq.n	8002ed2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f022 0208 	bic.w	r2, r2, #8
 8002ed0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ed6:	223f      	movs	r2, #63	@ 0x3f
 8002ed8:	409a      	lsls	r2, r3
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d07e      	beq.n	8002ff4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	4798      	blx	r3
        }
        return;
 8002efe:	e079      	b.n	8002ff4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d01d      	beq.n	8002f4a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d10d      	bne.n	8002f38 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d031      	beq.n	8002f88 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	4798      	blx	r3
 8002f2c:	e02c      	b.n	8002f88 <HAL_DMA_IRQHandler+0x2a0>
 8002f2e:	bf00      	nop
 8002f30:	20000014 	.word	0x20000014
 8002f34:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d023      	beq.n	8002f88 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	4798      	blx	r3
 8002f48:	e01e      	b.n	8002f88 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d10f      	bne.n	8002f78 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f022 0210 	bic.w	r2, r2, #16
 8002f66:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d003      	beq.n	8002f88 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d032      	beq.n	8002ff6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f94:	f003 0301 	and.w	r3, r3, #1
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d022      	beq.n	8002fe2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2205      	movs	r2, #5
 8002fa0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f022 0201 	bic.w	r2, r2, #1
 8002fb2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	60bb      	str	r3, [r7, #8]
 8002fba:	697a      	ldr	r2, [r7, #20]
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d307      	bcc.n	8002fd0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0301 	and.w	r3, r3, #1
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d1f2      	bne.n	8002fb4 <HAL_DMA_IRQHandler+0x2cc>
 8002fce:	e000      	b.n	8002fd2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002fd0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d005      	beq.n	8002ff6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	4798      	blx	r3
 8002ff2:	e000      	b.n	8002ff6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002ff4:	bf00      	nop
    }
  }
}
 8002ff6:	3718      	adds	r7, #24
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b085      	sub	sp, #20
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	b2db      	uxtb	r3, r3
 800300a:	3b10      	subs	r3, #16
 800300c:	4a13      	ldr	r2, [pc, #76]	@ (800305c <DMA_CalcBaseAndBitshift+0x60>)
 800300e:	fba2 2303 	umull	r2, r3, r2, r3
 8003012:	091b      	lsrs	r3, r3, #4
 8003014:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003016:	4a12      	ldr	r2, [pc, #72]	@ (8003060 <DMA_CalcBaseAndBitshift+0x64>)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	4413      	add	r3, r2
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	461a      	mov	r2, r3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2b03      	cmp	r3, #3
 8003028:	d908      	bls.n	800303c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	461a      	mov	r2, r3
 8003030:	4b0c      	ldr	r3, [pc, #48]	@ (8003064 <DMA_CalcBaseAndBitshift+0x68>)
 8003032:	4013      	ands	r3, r2
 8003034:	1d1a      	adds	r2, r3, #4
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	659a      	str	r2, [r3, #88]	@ 0x58
 800303a:	e006      	b.n	800304a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	461a      	mov	r2, r3
 8003042:	4b08      	ldr	r3, [pc, #32]	@ (8003064 <DMA_CalcBaseAndBitshift+0x68>)
 8003044:	4013      	ands	r3, r2
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800304e:	4618      	mov	r0, r3
 8003050:	3714      	adds	r7, #20
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	aaaaaaab 	.word	0xaaaaaaab
 8003060:	0800e490 	.word	0x0800e490
 8003064:	fffffc00 	.word	0xfffffc00

08003068 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003068:	b480      	push	{r7}
 800306a:	b085      	sub	sp, #20
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003070:	2300      	movs	r3, #0
 8003072:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003078:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	699b      	ldr	r3, [r3, #24]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d11f      	bne.n	80030c2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	2b03      	cmp	r3, #3
 8003086:	d856      	bhi.n	8003136 <DMA_CheckFifoParam+0xce>
 8003088:	a201      	add	r2, pc, #4	@ (adr r2, 8003090 <DMA_CheckFifoParam+0x28>)
 800308a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800308e:	bf00      	nop
 8003090:	080030a1 	.word	0x080030a1
 8003094:	080030b3 	.word	0x080030b3
 8003098:	080030a1 	.word	0x080030a1
 800309c:	08003137 	.word	0x08003137
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d046      	beq.n	800313a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030b0:	e043      	b.n	800313a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030b6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80030ba:	d140      	bne.n	800313e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030c0:	e03d      	b.n	800313e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	699b      	ldr	r3, [r3, #24]
 80030c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030ca:	d121      	bne.n	8003110 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	2b03      	cmp	r3, #3
 80030d0:	d837      	bhi.n	8003142 <DMA_CheckFifoParam+0xda>
 80030d2:	a201      	add	r2, pc, #4	@ (adr r2, 80030d8 <DMA_CheckFifoParam+0x70>)
 80030d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030d8:	080030e9 	.word	0x080030e9
 80030dc:	080030ef 	.word	0x080030ef
 80030e0:	080030e9 	.word	0x080030e9
 80030e4:	08003101 	.word	0x08003101
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	73fb      	strb	r3, [r7, #15]
      break;
 80030ec:	e030      	b.n	8003150 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d025      	beq.n	8003146 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030fe:	e022      	b.n	8003146 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003104:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003108:	d11f      	bne.n	800314a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800310e:	e01c      	b.n	800314a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	2b02      	cmp	r3, #2
 8003114:	d903      	bls.n	800311e <DMA_CheckFifoParam+0xb6>
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	2b03      	cmp	r3, #3
 800311a:	d003      	beq.n	8003124 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800311c:	e018      	b.n	8003150 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	73fb      	strb	r3, [r7, #15]
      break;
 8003122:	e015      	b.n	8003150 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003128:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d00e      	beq.n	800314e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	73fb      	strb	r3, [r7, #15]
      break;
 8003134:	e00b      	b.n	800314e <DMA_CheckFifoParam+0xe6>
      break;
 8003136:	bf00      	nop
 8003138:	e00a      	b.n	8003150 <DMA_CheckFifoParam+0xe8>
      break;
 800313a:	bf00      	nop
 800313c:	e008      	b.n	8003150 <DMA_CheckFifoParam+0xe8>
      break;
 800313e:	bf00      	nop
 8003140:	e006      	b.n	8003150 <DMA_CheckFifoParam+0xe8>
      break;
 8003142:	bf00      	nop
 8003144:	e004      	b.n	8003150 <DMA_CheckFifoParam+0xe8>
      break;
 8003146:	bf00      	nop
 8003148:	e002      	b.n	8003150 <DMA_CheckFifoParam+0xe8>
      break;   
 800314a:	bf00      	nop
 800314c:	e000      	b.n	8003150 <DMA_CheckFifoParam+0xe8>
      break;
 800314e:	bf00      	nop
    }
  } 
  
  return status; 
 8003150:	7bfb      	ldrb	r3, [r7, #15]
}
 8003152:	4618      	mov	r0, r3
 8003154:	3714      	adds	r7, #20
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop

08003160 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003160:	b480      	push	{r7}
 8003162:	b089      	sub	sp, #36	@ 0x24
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
 8003168:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800316a:	2300      	movs	r3, #0
 800316c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800316e:	2300      	movs	r3, #0
 8003170:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003172:	2300      	movs	r3, #0
 8003174:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003176:	2300      	movs	r3, #0
 8003178:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800317a:	2300      	movs	r3, #0
 800317c:	61fb      	str	r3, [r7, #28]
 800317e:	e175      	b.n	800346c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003180:	2201      	movs	r2, #1
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	fa02 f303 	lsl.w	r3, r2, r3
 8003188:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	697a      	ldr	r2, [r7, #20]
 8003190:	4013      	ands	r3, r2
 8003192:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003194:	693a      	ldr	r2, [r7, #16]
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	429a      	cmp	r2, r3
 800319a:	f040 8164 	bne.w	8003466 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f003 0303 	and.w	r3, r3, #3
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d005      	beq.n	80031b6 <HAL_GPIO_Init+0x56>
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	f003 0303 	and.w	r3, r3, #3
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d130      	bne.n	8003218 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	2203      	movs	r2, #3
 80031c2:	fa02 f303 	lsl.w	r3, r2, r3
 80031c6:	43db      	mvns	r3, r3
 80031c8:	69ba      	ldr	r2, [r7, #24]
 80031ca:	4013      	ands	r3, r2
 80031cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	68da      	ldr	r2, [r3, #12]
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	005b      	lsls	r3, r3, #1
 80031d6:	fa02 f303 	lsl.w	r3, r2, r3
 80031da:	69ba      	ldr	r2, [r7, #24]
 80031dc:	4313      	orrs	r3, r2
 80031de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	69ba      	ldr	r2, [r7, #24]
 80031e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031ec:	2201      	movs	r2, #1
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	fa02 f303 	lsl.w	r3, r2, r3
 80031f4:	43db      	mvns	r3, r3
 80031f6:	69ba      	ldr	r2, [r7, #24]
 80031f8:	4013      	ands	r3, r2
 80031fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	091b      	lsrs	r3, r3, #4
 8003202:	f003 0201 	and.w	r2, r3, #1
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	fa02 f303 	lsl.w	r3, r2, r3
 800320c:	69ba      	ldr	r2, [r7, #24]
 800320e:	4313      	orrs	r3, r2
 8003210:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	69ba      	ldr	r2, [r7, #24]
 8003216:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f003 0303 	and.w	r3, r3, #3
 8003220:	2b03      	cmp	r3, #3
 8003222:	d017      	beq.n	8003254 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	005b      	lsls	r3, r3, #1
 800322e:	2203      	movs	r2, #3
 8003230:	fa02 f303 	lsl.w	r3, r2, r3
 8003234:	43db      	mvns	r3, r3
 8003236:	69ba      	ldr	r2, [r7, #24]
 8003238:	4013      	ands	r3, r2
 800323a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	689a      	ldr	r2, [r3, #8]
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	005b      	lsls	r3, r3, #1
 8003244:	fa02 f303 	lsl.w	r3, r2, r3
 8003248:	69ba      	ldr	r2, [r7, #24]
 800324a:	4313      	orrs	r3, r2
 800324c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	69ba      	ldr	r2, [r7, #24]
 8003252:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	f003 0303 	and.w	r3, r3, #3
 800325c:	2b02      	cmp	r3, #2
 800325e:	d123      	bne.n	80032a8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	08da      	lsrs	r2, r3, #3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	3208      	adds	r2, #8
 8003268:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800326c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	f003 0307 	and.w	r3, r3, #7
 8003274:	009b      	lsls	r3, r3, #2
 8003276:	220f      	movs	r2, #15
 8003278:	fa02 f303 	lsl.w	r3, r2, r3
 800327c:	43db      	mvns	r3, r3
 800327e:	69ba      	ldr	r2, [r7, #24]
 8003280:	4013      	ands	r3, r2
 8003282:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	691a      	ldr	r2, [r3, #16]
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	f003 0307 	and.w	r3, r3, #7
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	fa02 f303 	lsl.w	r3, r2, r3
 8003294:	69ba      	ldr	r2, [r7, #24]
 8003296:	4313      	orrs	r3, r2
 8003298:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	08da      	lsrs	r2, r3, #3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	3208      	adds	r2, #8
 80032a2:	69b9      	ldr	r1, [r7, #24]
 80032a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	005b      	lsls	r3, r3, #1
 80032b2:	2203      	movs	r2, #3
 80032b4:	fa02 f303 	lsl.w	r3, r2, r3
 80032b8:	43db      	mvns	r3, r3
 80032ba:	69ba      	ldr	r2, [r7, #24]
 80032bc:	4013      	ands	r3, r2
 80032be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f003 0203 	and.w	r2, r3, #3
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	005b      	lsls	r3, r3, #1
 80032cc:	fa02 f303 	lsl.w	r3, r2, r3
 80032d0:	69ba      	ldr	r2, [r7, #24]
 80032d2:	4313      	orrs	r3, r2
 80032d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	69ba      	ldr	r2, [r7, #24]
 80032da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	f000 80be 	beq.w	8003466 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032ea:	4b66      	ldr	r3, [pc, #408]	@ (8003484 <HAL_GPIO_Init+0x324>)
 80032ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ee:	4a65      	ldr	r2, [pc, #404]	@ (8003484 <HAL_GPIO_Init+0x324>)
 80032f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80032f6:	4b63      	ldr	r3, [pc, #396]	@ (8003484 <HAL_GPIO_Init+0x324>)
 80032f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032fe:	60fb      	str	r3, [r7, #12]
 8003300:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003302:	4a61      	ldr	r2, [pc, #388]	@ (8003488 <HAL_GPIO_Init+0x328>)
 8003304:	69fb      	ldr	r3, [r7, #28]
 8003306:	089b      	lsrs	r3, r3, #2
 8003308:	3302      	adds	r3, #2
 800330a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800330e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	f003 0303 	and.w	r3, r3, #3
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	220f      	movs	r2, #15
 800331a:	fa02 f303 	lsl.w	r3, r2, r3
 800331e:	43db      	mvns	r3, r3
 8003320:	69ba      	ldr	r2, [r7, #24]
 8003322:	4013      	ands	r3, r2
 8003324:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	4a58      	ldr	r2, [pc, #352]	@ (800348c <HAL_GPIO_Init+0x32c>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d037      	beq.n	800339e <HAL_GPIO_Init+0x23e>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4a57      	ldr	r2, [pc, #348]	@ (8003490 <HAL_GPIO_Init+0x330>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d031      	beq.n	800339a <HAL_GPIO_Init+0x23a>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4a56      	ldr	r2, [pc, #344]	@ (8003494 <HAL_GPIO_Init+0x334>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d02b      	beq.n	8003396 <HAL_GPIO_Init+0x236>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	4a55      	ldr	r2, [pc, #340]	@ (8003498 <HAL_GPIO_Init+0x338>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d025      	beq.n	8003392 <HAL_GPIO_Init+0x232>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4a54      	ldr	r2, [pc, #336]	@ (800349c <HAL_GPIO_Init+0x33c>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d01f      	beq.n	800338e <HAL_GPIO_Init+0x22e>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	4a53      	ldr	r2, [pc, #332]	@ (80034a0 <HAL_GPIO_Init+0x340>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d019      	beq.n	800338a <HAL_GPIO_Init+0x22a>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	4a52      	ldr	r2, [pc, #328]	@ (80034a4 <HAL_GPIO_Init+0x344>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d013      	beq.n	8003386 <HAL_GPIO_Init+0x226>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	4a51      	ldr	r2, [pc, #324]	@ (80034a8 <HAL_GPIO_Init+0x348>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d00d      	beq.n	8003382 <HAL_GPIO_Init+0x222>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4a50      	ldr	r2, [pc, #320]	@ (80034ac <HAL_GPIO_Init+0x34c>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d007      	beq.n	800337e <HAL_GPIO_Init+0x21e>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	4a4f      	ldr	r2, [pc, #316]	@ (80034b0 <HAL_GPIO_Init+0x350>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d101      	bne.n	800337a <HAL_GPIO_Init+0x21a>
 8003376:	2309      	movs	r3, #9
 8003378:	e012      	b.n	80033a0 <HAL_GPIO_Init+0x240>
 800337a:	230a      	movs	r3, #10
 800337c:	e010      	b.n	80033a0 <HAL_GPIO_Init+0x240>
 800337e:	2308      	movs	r3, #8
 8003380:	e00e      	b.n	80033a0 <HAL_GPIO_Init+0x240>
 8003382:	2307      	movs	r3, #7
 8003384:	e00c      	b.n	80033a0 <HAL_GPIO_Init+0x240>
 8003386:	2306      	movs	r3, #6
 8003388:	e00a      	b.n	80033a0 <HAL_GPIO_Init+0x240>
 800338a:	2305      	movs	r3, #5
 800338c:	e008      	b.n	80033a0 <HAL_GPIO_Init+0x240>
 800338e:	2304      	movs	r3, #4
 8003390:	e006      	b.n	80033a0 <HAL_GPIO_Init+0x240>
 8003392:	2303      	movs	r3, #3
 8003394:	e004      	b.n	80033a0 <HAL_GPIO_Init+0x240>
 8003396:	2302      	movs	r3, #2
 8003398:	e002      	b.n	80033a0 <HAL_GPIO_Init+0x240>
 800339a:	2301      	movs	r3, #1
 800339c:	e000      	b.n	80033a0 <HAL_GPIO_Init+0x240>
 800339e:	2300      	movs	r3, #0
 80033a0:	69fa      	ldr	r2, [r7, #28]
 80033a2:	f002 0203 	and.w	r2, r2, #3
 80033a6:	0092      	lsls	r2, r2, #2
 80033a8:	4093      	lsls	r3, r2
 80033aa:	69ba      	ldr	r2, [r7, #24]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80033b0:	4935      	ldr	r1, [pc, #212]	@ (8003488 <HAL_GPIO_Init+0x328>)
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	089b      	lsrs	r3, r3, #2
 80033b6:	3302      	adds	r3, #2
 80033b8:	69ba      	ldr	r2, [r7, #24]
 80033ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033be:	4b3d      	ldr	r3, [pc, #244]	@ (80034b4 <HAL_GPIO_Init+0x354>)
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	43db      	mvns	r3, r3
 80033c8:	69ba      	ldr	r2, [r7, #24]
 80033ca:	4013      	ands	r3, r2
 80033cc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d003      	beq.n	80033e2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80033da:	69ba      	ldr	r2, [r7, #24]
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	4313      	orrs	r3, r2
 80033e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80033e2:	4a34      	ldr	r2, [pc, #208]	@ (80034b4 <HAL_GPIO_Init+0x354>)
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033e8:	4b32      	ldr	r3, [pc, #200]	@ (80034b4 <HAL_GPIO_Init+0x354>)
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	43db      	mvns	r3, r3
 80033f2:	69ba      	ldr	r2, [r7, #24]
 80033f4:	4013      	ands	r3, r2
 80033f6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003400:	2b00      	cmp	r3, #0
 8003402:	d003      	beq.n	800340c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003404:	69ba      	ldr	r2, [r7, #24]
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	4313      	orrs	r3, r2
 800340a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800340c:	4a29      	ldr	r2, [pc, #164]	@ (80034b4 <HAL_GPIO_Init+0x354>)
 800340e:	69bb      	ldr	r3, [r7, #24]
 8003410:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003412:	4b28      	ldr	r3, [pc, #160]	@ (80034b4 <HAL_GPIO_Init+0x354>)
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	43db      	mvns	r3, r3
 800341c:	69ba      	ldr	r2, [r7, #24]
 800341e:	4013      	ands	r3, r2
 8003420:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d003      	beq.n	8003436 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800342e:	69ba      	ldr	r2, [r7, #24]
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	4313      	orrs	r3, r2
 8003434:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003436:	4a1f      	ldr	r2, [pc, #124]	@ (80034b4 <HAL_GPIO_Init+0x354>)
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800343c:	4b1d      	ldr	r3, [pc, #116]	@ (80034b4 <HAL_GPIO_Init+0x354>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	43db      	mvns	r3, r3
 8003446:	69ba      	ldr	r2, [r7, #24]
 8003448:	4013      	ands	r3, r2
 800344a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003454:	2b00      	cmp	r3, #0
 8003456:	d003      	beq.n	8003460 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	4313      	orrs	r3, r2
 800345e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003460:	4a14      	ldr	r2, [pc, #80]	@ (80034b4 <HAL_GPIO_Init+0x354>)
 8003462:	69bb      	ldr	r3, [r7, #24]
 8003464:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	3301      	adds	r3, #1
 800346a:	61fb      	str	r3, [r7, #28]
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	2b0f      	cmp	r3, #15
 8003470:	f67f ae86 	bls.w	8003180 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003474:	bf00      	nop
 8003476:	bf00      	nop
 8003478:	3724      	adds	r7, #36	@ 0x24
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	40023800 	.word	0x40023800
 8003488:	40013800 	.word	0x40013800
 800348c:	40020000 	.word	0x40020000
 8003490:	40020400 	.word	0x40020400
 8003494:	40020800 	.word	0x40020800
 8003498:	40020c00 	.word	0x40020c00
 800349c:	40021000 	.word	0x40021000
 80034a0:	40021400 	.word	0x40021400
 80034a4:	40021800 	.word	0x40021800
 80034a8:	40021c00 	.word	0x40021c00
 80034ac:	40022000 	.word	0x40022000
 80034b0:	40022400 	.word	0x40022400
 80034b4:	40013c00 	.word	0x40013c00

080034b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	460b      	mov	r3, r1
 80034c2:	807b      	strh	r3, [r7, #2]
 80034c4:	4613      	mov	r3, r2
 80034c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80034c8:	787b      	ldrb	r3, [r7, #1]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d003      	beq.n	80034d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034ce:	887a      	ldrh	r2, [r7, #2]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80034d4:	e003      	b.n	80034de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80034d6:	887b      	ldrh	r3, [r7, #2]
 80034d8:	041a      	lsls	r2, r3, #16
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	619a      	str	r2, [r3, #24]
}
 80034de:	bf00      	nop
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
	...

080034ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b082      	sub	sp, #8
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	4603      	mov	r3, r0
 80034f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80034f6:	4b08      	ldr	r3, [pc, #32]	@ (8003518 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034f8:	695a      	ldr	r2, [r3, #20]
 80034fa:	88fb      	ldrh	r3, [r7, #6]
 80034fc:	4013      	ands	r3, r2
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d006      	beq.n	8003510 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003502:	4a05      	ldr	r2, [pc, #20]	@ (8003518 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003504:	88fb      	ldrh	r3, [r7, #6]
 8003506:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003508:	88fb      	ldrh	r3, [r7, #6]
 800350a:	4618      	mov	r0, r3
 800350c:	f7fe f8c8 	bl	80016a0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003510:	bf00      	nop
 8003512:	3708      	adds	r7, #8
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}
 8003518:	40013c00 	.word	0x40013c00

0800351c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b082      	sub	sp, #8
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d101      	bne.n	800352e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e08b      	b.n	8003646 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003534:	b2db      	uxtb	r3, r3
 8003536:	2b00      	cmp	r3, #0
 8003538:	d106      	bne.n	8003548 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2200      	movs	r2, #0
 800353e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f7fe fcbe 	bl	8001ec4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2224      	movs	r2, #36	@ 0x24
 800354c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f022 0201 	bic.w	r2, r2, #1
 800355e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	685a      	ldr	r2, [r3, #4]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800356c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	689a      	ldr	r2, [r3, #8]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800357c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	2b01      	cmp	r3, #1
 8003584:	d107      	bne.n	8003596 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	689a      	ldr	r2, [r3, #8]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003592:	609a      	str	r2, [r3, #8]
 8003594:	e006      	b.n	80035a4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	689a      	ldr	r2, [r3, #8]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80035a2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	2b02      	cmp	r3, #2
 80035aa:	d108      	bne.n	80035be <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	685a      	ldr	r2, [r3, #4]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80035ba:	605a      	str	r2, [r3, #4]
 80035bc:	e007      	b.n	80035ce <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	685a      	ldr	r2, [r3, #4]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80035cc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	6859      	ldr	r1, [r3, #4]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	4b1d      	ldr	r3, [pc, #116]	@ (8003650 <HAL_I2C_Init+0x134>)
 80035da:	430b      	orrs	r3, r1
 80035dc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	68da      	ldr	r2, [r3, #12]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80035ec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	691a      	ldr	r2, [r3, #16]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	695b      	ldr	r3, [r3, #20]
 80035f6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	699b      	ldr	r3, [r3, #24]
 80035fe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	430a      	orrs	r2, r1
 8003606:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	69d9      	ldr	r1, [r3, #28]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6a1a      	ldr	r2, [r3, #32]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	430a      	orrs	r2, r1
 8003616:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f042 0201 	orr.w	r2, r2, #1
 8003626:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2200      	movs	r2, #0
 800362c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2220      	movs	r2, #32
 8003632:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2200      	movs	r2, #0
 8003640:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003644:	2300      	movs	r3, #0
}
 8003646:	4618      	mov	r0, r3
 8003648:	3708      	adds	r7, #8
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	02008000 	.word	0x02008000

08003654 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b088      	sub	sp, #32
 8003658:	af02      	add	r7, sp, #8
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	607a      	str	r2, [r7, #4]
 800365e:	461a      	mov	r2, r3
 8003660:	460b      	mov	r3, r1
 8003662:	817b      	strh	r3, [r7, #10]
 8003664:	4613      	mov	r3, r2
 8003666:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800366e:	b2db      	uxtb	r3, r3
 8003670:	2b20      	cmp	r3, #32
 8003672:	f040 80fd 	bne.w	8003870 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800367c:	2b01      	cmp	r3, #1
 800367e:	d101      	bne.n	8003684 <HAL_I2C_Master_Transmit+0x30>
 8003680:	2302      	movs	r3, #2
 8003682:	e0f6      	b.n	8003872 <HAL_I2C_Master_Transmit+0x21e>
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2201      	movs	r2, #1
 8003688:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800368c:	f7ff f8aa 	bl	80027e4 <HAL_GetTick>
 8003690:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	9300      	str	r3, [sp, #0]
 8003696:	2319      	movs	r3, #25
 8003698:	2201      	movs	r2, #1
 800369a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800369e:	68f8      	ldr	r0, [r7, #12]
 80036a0:	f000 f914 	bl	80038cc <I2C_WaitOnFlagUntilTimeout>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d001      	beq.n	80036ae <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e0e1      	b.n	8003872 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2221      	movs	r2, #33	@ 0x21
 80036b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2210      	movs	r2, #16
 80036ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2200      	movs	r2, #0
 80036c2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	687a      	ldr	r2, [r7, #4]
 80036c8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	893a      	ldrh	r2, [r7, #8]
 80036ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2200      	movs	r2, #0
 80036d4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036da:	b29b      	uxth	r3, r3
 80036dc:	2bff      	cmp	r3, #255	@ 0xff
 80036de:	d906      	bls.n	80036ee <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	22ff      	movs	r2, #255	@ 0xff
 80036e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80036e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80036ea:	617b      	str	r3, [r7, #20]
 80036ec:	e007      	b.n	80036fe <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036f2:	b29a      	uxth	r2, r3
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80036f8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80036fc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003702:	2b00      	cmp	r3, #0
 8003704:	d024      	beq.n	8003750 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370a:	781a      	ldrb	r2, [r3, #0]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003716:	1c5a      	adds	r2, r3, #1
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003720:	b29b      	uxth	r3, r3
 8003722:	3b01      	subs	r3, #1
 8003724:	b29a      	uxth	r2, r3
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800372e:	3b01      	subs	r3, #1
 8003730:	b29a      	uxth	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800373a:	b2db      	uxtb	r3, r3
 800373c:	3301      	adds	r3, #1
 800373e:	b2da      	uxtb	r2, r3
 8003740:	8979      	ldrh	r1, [r7, #10]
 8003742:	4b4e      	ldr	r3, [pc, #312]	@ (800387c <HAL_I2C_Master_Transmit+0x228>)
 8003744:	9300      	str	r3, [sp, #0]
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	68f8      	ldr	r0, [r7, #12]
 800374a:	f000 fa83 	bl	8003c54 <I2C_TransferConfig>
 800374e:	e066      	b.n	800381e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003754:	b2da      	uxtb	r2, r3
 8003756:	8979      	ldrh	r1, [r7, #10]
 8003758:	4b48      	ldr	r3, [pc, #288]	@ (800387c <HAL_I2C_Master_Transmit+0x228>)
 800375a:	9300      	str	r3, [sp, #0]
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	68f8      	ldr	r0, [r7, #12]
 8003760:	f000 fa78 	bl	8003c54 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003764:	e05b      	b.n	800381e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003766:	693a      	ldr	r2, [r7, #16]
 8003768:	6a39      	ldr	r1, [r7, #32]
 800376a:	68f8      	ldr	r0, [r7, #12]
 800376c:	f000 f907 	bl	800397e <I2C_WaitOnTXISFlagUntilTimeout>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d001      	beq.n	800377a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e07b      	b.n	8003872 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800377e:	781a      	ldrb	r2, [r3, #0]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800378a:	1c5a      	adds	r2, r3, #1
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003794:	b29b      	uxth	r3, r3
 8003796:	3b01      	subs	r3, #1
 8003798:	b29a      	uxth	r2, r3
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037a2:	3b01      	subs	r3, #1
 80037a4:	b29a      	uxth	r2, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ae:	b29b      	uxth	r3, r3
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d034      	beq.n	800381e <HAL_I2C_Master_Transmit+0x1ca>
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d130      	bne.n	800381e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	9300      	str	r3, [sp, #0]
 80037c0:	6a3b      	ldr	r3, [r7, #32]
 80037c2:	2200      	movs	r2, #0
 80037c4:	2180      	movs	r1, #128	@ 0x80
 80037c6:	68f8      	ldr	r0, [r7, #12]
 80037c8:	f000 f880 	bl	80038cc <I2C_WaitOnFlagUntilTimeout>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d001      	beq.n	80037d6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e04d      	b.n	8003872 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037da:	b29b      	uxth	r3, r3
 80037dc:	2bff      	cmp	r3, #255	@ 0xff
 80037de:	d90e      	bls.n	80037fe <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	22ff      	movs	r2, #255	@ 0xff
 80037e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037ea:	b2da      	uxtb	r2, r3
 80037ec:	8979      	ldrh	r1, [r7, #10]
 80037ee:	2300      	movs	r3, #0
 80037f0:	9300      	str	r3, [sp, #0]
 80037f2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80037f6:	68f8      	ldr	r0, [r7, #12]
 80037f8:	f000 fa2c 	bl	8003c54 <I2C_TransferConfig>
 80037fc:	e00f      	b.n	800381e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003802:	b29a      	uxth	r2, r3
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800380c:	b2da      	uxtb	r2, r3
 800380e:	8979      	ldrh	r1, [r7, #10]
 8003810:	2300      	movs	r3, #0
 8003812:	9300      	str	r3, [sp, #0]
 8003814:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003818:	68f8      	ldr	r0, [r7, #12]
 800381a:	f000 fa1b 	bl	8003c54 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003822:	b29b      	uxth	r3, r3
 8003824:	2b00      	cmp	r3, #0
 8003826:	d19e      	bne.n	8003766 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003828:	693a      	ldr	r2, [r7, #16]
 800382a:	6a39      	ldr	r1, [r7, #32]
 800382c:	68f8      	ldr	r0, [r7, #12]
 800382e:	f000 f8ed 	bl	8003a0c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003832:	4603      	mov	r3, r0
 8003834:	2b00      	cmp	r3, #0
 8003836:	d001      	beq.n	800383c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e01a      	b.n	8003872 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	2220      	movs	r2, #32
 8003842:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	6859      	ldr	r1, [r3, #4]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	4b0c      	ldr	r3, [pc, #48]	@ (8003880 <HAL_I2C_Master_Transmit+0x22c>)
 8003850:	400b      	ands	r3, r1
 8003852:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2220      	movs	r2, #32
 8003858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2200      	movs	r2, #0
 8003860:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2200      	movs	r2, #0
 8003868:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800386c:	2300      	movs	r3, #0
 800386e:	e000      	b.n	8003872 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8003870:	2302      	movs	r3, #2
  }
}
 8003872:	4618      	mov	r0, r3
 8003874:	3718      	adds	r7, #24
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	80002000 	.word	0x80002000
 8003880:	fe00e800 	.word	0xfe00e800

08003884 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	699b      	ldr	r3, [r3, #24]
 8003892:	f003 0302 	and.w	r3, r3, #2
 8003896:	2b02      	cmp	r3, #2
 8003898:	d103      	bne.n	80038a2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	2200      	movs	r2, #0
 80038a0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	699b      	ldr	r3, [r3, #24]
 80038a8:	f003 0301 	and.w	r3, r3, #1
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d007      	beq.n	80038c0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	699a      	ldr	r2, [r3, #24]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f042 0201 	orr.w	r2, r2, #1
 80038be:	619a      	str	r2, [r3, #24]
  }
}
 80038c0:	bf00      	nop
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr

080038cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b084      	sub	sp, #16
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	60f8      	str	r0, [r7, #12]
 80038d4:	60b9      	str	r1, [r7, #8]
 80038d6:	603b      	str	r3, [r7, #0]
 80038d8:	4613      	mov	r3, r2
 80038da:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038dc:	e03b      	b.n	8003956 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80038de:	69ba      	ldr	r2, [r7, #24]
 80038e0:	6839      	ldr	r1, [r7, #0]
 80038e2:	68f8      	ldr	r0, [r7, #12]
 80038e4:	f000 f8d6 	bl	8003a94 <I2C_IsErrorOccurred>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d001      	beq.n	80038f2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e041      	b.n	8003976 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038f8:	d02d      	beq.n	8003956 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038fa:	f7fe ff73 	bl	80027e4 <HAL_GetTick>
 80038fe:	4602      	mov	r2, r0
 8003900:	69bb      	ldr	r3, [r7, #24]
 8003902:	1ad3      	subs	r3, r2, r3
 8003904:	683a      	ldr	r2, [r7, #0]
 8003906:	429a      	cmp	r2, r3
 8003908:	d302      	bcc.n	8003910 <I2C_WaitOnFlagUntilTimeout+0x44>
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d122      	bne.n	8003956 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	699a      	ldr	r2, [r3, #24]
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	4013      	ands	r3, r2
 800391a:	68ba      	ldr	r2, [r7, #8]
 800391c:	429a      	cmp	r2, r3
 800391e:	bf0c      	ite	eq
 8003920:	2301      	moveq	r3, #1
 8003922:	2300      	movne	r3, #0
 8003924:	b2db      	uxtb	r3, r3
 8003926:	461a      	mov	r2, r3
 8003928:	79fb      	ldrb	r3, [r7, #7]
 800392a:	429a      	cmp	r2, r3
 800392c:	d113      	bne.n	8003956 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003932:	f043 0220 	orr.w	r2, r3, #32
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2220      	movs	r2, #32
 800393e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2200      	movs	r2, #0
 8003946:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2200      	movs	r2, #0
 800394e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e00f      	b.n	8003976 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	699a      	ldr	r2, [r3, #24]
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	4013      	ands	r3, r2
 8003960:	68ba      	ldr	r2, [r7, #8]
 8003962:	429a      	cmp	r2, r3
 8003964:	bf0c      	ite	eq
 8003966:	2301      	moveq	r3, #1
 8003968:	2300      	movne	r3, #0
 800396a:	b2db      	uxtb	r3, r3
 800396c:	461a      	mov	r2, r3
 800396e:	79fb      	ldrb	r3, [r7, #7]
 8003970:	429a      	cmp	r2, r3
 8003972:	d0b4      	beq.n	80038de <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003974:	2300      	movs	r3, #0
}
 8003976:	4618      	mov	r0, r3
 8003978:	3710      	adds	r7, #16
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}

0800397e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800397e:	b580      	push	{r7, lr}
 8003980:	b084      	sub	sp, #16
 8003982:	af00      	add	r7, sp, #0
 8003984:	60f8      	str	r0, [r7, #12]
 8003986:	60b9      	str	r1, [r7, #8]
 8003988:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800398a:	e033      	b.n	80039f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800398c:	687a      	ldr	r2, [r7, #4]
 800398e:	68b9      	ldr	r1, [r7, #8]
 8003990:	68f8      	ldr	r0, [r7, #12]
 8003992:	f000 f87f 	bl	8003a94 <I2C_IsErrorOccurred>
 8003996:	4603      	mov	r3, r0
 8003998:	2b00      	cmp	r3, #0
 800399a:	d001      	beq.n	80039a0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e031      	b.n	8003a04 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039a6:	d025      	beq.n	80039f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039a8:	f7fe ff1c 	bl	80027e4 <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	68ba      	ldr	r2, [r7, #8]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d302      	bcc.n	80039be <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d11a      	bne.n	80039f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	699b      	ldr	r3, [r3, #24]
 80039c4:	f003 0302 	and.w	r3, r3, #2
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d013      	beq.n	80039f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039d0:	f043 0220 	orr.w	r2, r3, #32
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2220      	movs	r2, #32
 80039dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	e007      	b.n	8003a04 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	699b      	ldr	r3, [r3, #24]
 80039fa:	f003 0302 	and.w	r3, r3, #2
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d1c4      	bne.n	800398c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a02:	2300      	movs	r3, #0
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3710      	adds	r7, #16
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}

08003a0c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	60b9      	str	r1, [r7, #8]
 8003a16:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a18:	e02f      	b.n	8003a7a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a1a:	687a      	ldr	r2, [r7, #4]
 8003a1c:	68b9      	ldr	r1, [r7, #8]
 8003a1e:	68f8      	ldr	r0, [r7, #12]
 8003a20:	f000 f838 	bl	8003a94 <I2C_IsErrorOccurred>
 8003a24:	4603      	mov	r3, r0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d001      	beq.n	8003a2e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e02d      	b.n	8003a8a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a2e:	f7fe fed9 	bl	80027e4 <HAL_GetTick>
 8003a32:	4602      	mov	r2, r0
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	1ad3      	subs	r3, r2, r3
 8003a38:	68ba      	ldr	r2, [r7, #8]
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d302      	bcc.n	8003a44 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d11a      	bne.n	8003a7a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	699b      	ldr	r3, [r3, #24]
 8003a4a:	f003 0320 	and.w	r3, r3, #32
 8003a4e:	2b20      	cmp	r3, #32
 8003a50:	d013      	beq.n	8003a7a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a56:	f043 0220 	orr.w	r2, r3, #32
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2220      	movs	r2, #32
 8003a62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2200      	movs	r2, #0
 8003a72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e007      	b.n	8003a8a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	699b      	ldr	r3, [r3, #24]
 8003a80:	f003 0320 	and.w	r3, r3, #32
 8003a84:	2b20      	cmp	r3, #32
 8003a86:	d1c8      	bne.n	8003a1a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3710      	adds	r7, #16
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
	...

08003a94 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b08a      	sub	sp, #40	@ 0x28
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	699b      	ldr	r3, [r3, #24]
 8003aac:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003ab6:	69bb      	ldr	r3, [r7, #24]
 8003ab8:	f003 0310 	and.w	r3, r3, #16
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d068      	beq.n	8003b92 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2210      	movs	r2, #16
 8003ac6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003ac8:	e049      	b.n	8003b5e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ad0:	d045      	beq.n	8003b5e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003ad2:	f7fe fe87 	bl	80027e4 <HAL_GetTick>
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	68ba      	ldr	r2, [r7, #8]
 8003ade:	429a      	cmp	r2, r3
 8003ae0:	d302      	bcc.n	8003ae8 <I2C_IsErrorOccurred+0x54>
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d13a      	bne.n	8003b5e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003af2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003afa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	699b      	ldr	r3, [r3, #24]
 8003b02:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b0a:	d121      	bne.n	8003b50 <I2C_IsErrorOccurred+0xbc>
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b12:	d01d      	beq.n	8003b50 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003b14:	7cfb      	ldrb	r3, [r7, #19]
 8003b16:	2b20      	cmp	r3, #32
 8003b18:	d01a      	beq.n	8003b50 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	685a      	ldr	r2, [r3, #4]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b28:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003b2a:	f7fe fe5b 	bl	80027e4 <HAL_GetTick>
 8003b2e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b30:	e00e      	b.n	8003b50 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003b32:	f7fe fe57 	bl	80027e4 <HAL_GetTick>
 8003b36:	4602      	mov	r2, r0
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	1ad3      	subs	r3, r2, r3
 8003b3c:	2b19      	cmp	r3, #25
 8003b3e:	d907      	bls.n	8003b50 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003b40:	6a3b      	ldr	r3, [r7, #32]
 8003b42:	f043 0320 	orr.w	r3, r3, #32
 8003b46:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003b4e:	e006      	b.n	8003b5e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	699b      	ldr	r3, [r3, #24]
 8003b56:	f003 0320 	and.w	r3, r3, #32
 8003b5a:	2b20      	cmp	r3, #32
 8003b5c:	d1e9      	bne.n	8003b32 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	f003 0320 	and.w	r3, r3, #32
 8003b68:	2b20      	cmp	r3, #32
 8003b6a:	d003      	beq.n	8003b74 <I2C_IsErrorOccurred+0xe0>
 8003b6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d0aa      	beq.n	8003aca <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003b74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d103      	bne.n	8003b84 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2220      	movs	r2, #32
 8003b82:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003b84:	6a3b      	ldr	r3, [r7, #32]
 8003b86:	f043 0304 	orr.w	r3, r3, #4
 8003b8a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	699b      	ldr	r3, [r3, #24]
 8003b98:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003b9a:	69bb      	ldr	r3, [r7, #24]
 8003b9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d00b      	beq.n	8003bbc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003ba4:	6a3b      	ldr	r3, [r7, #32]
 8003ba6:	f043 0301 	orr.w	r3, r3, #1
 8003baa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003bb4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003bbc:	69bb      	ldr	r3, [r7, #24]
 8003bbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d00b      	beq.n	8003bde <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003bc6:	6a3b      	ldr	r3, [r7, #32]
 8003bc8:	f043 0308 	orr.w	r3, r3, #8
 8003bcc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003bd6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d00b      	beq.n	8003c00 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003be8:	6a3b      	ldr	r3, [r7, #32]
 8003bea:	f043 0302 	orr.w	r3, r3, #2
 8003bee:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003bf8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003c00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d01c      	beq.n	8003c42 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003c08:	68f8      	ldr	r0, [r7, #12]
 8003c0a:	f7ff fe3b 	bl	8003884 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	6859      	ldr	r1, [r3, #4]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	4b0d      	ldr	r3, [pc, #52]	@ (8003c50 <I2C_IsErrorOccurred+0x1bc>)
 8003c1a:	400b      	ands	r3, r1
 8003c1c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c22:	6a3b      	ldr	r3, [r7, #32]
 8003c24:	431a      	orrs	r2, r3
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2220      	movs	r2, #32
 8003c2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2200      	movs	r2, #0
 8003c36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003c42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3728      	adds	r7, #40	@ 0x28
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	fe00e800 	.word	0xfe00e800

08003c54 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b087      	sub	sp, #28
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	607b      	str	r3, [r7, #4]
 8003c5e:	460b      	mov	r3, r1
 8003c60:	817b      	strh	r3, [r7, #10]
 8003c62:	4613      	mov	r3, r2
 8003c64:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c66:	897b      	ldrh	r3, [r7, #10]
 8003c68:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c6c:	7a7b      	ldrb	r3, [r7, #9]
 8003c6e:	041b      	lsls	r3, r3, #16
 8003c70:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c74:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c7a:	6a3b      	ldr	r3, [r7, #32]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003c82:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	685a      	ldr	r2, [r3, #4]
 8003c8a:	6a3b      	ldr	r3, [r7, #32]
 8003c8c:	0d5b      	lsrs	r3, r3, #21
 8003c8e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003c92:	4b08      	ldr	r3, [pc, #32]	@ (8003cb4 <I2C_TransferConfig+0x60>)
 8003c94:	430b      	orrs	r3, r1
 8003c96:	43db      	mvns	r3, r3
 8003c98:	ea02 0103 	and.w	r1, r2, r3
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	697a      	ldr	r2, [r7, #20]
 8003ca2:	430a      	orrs	r2, r1
 8003ca4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003ca6:	bf00      	nop
 8003ca8:	371c      	adds	r7, #28
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr
 8003cb2:	bf00      	nop
 8003cb4:	03ff63ff 	.word	0x03ff63ff

08003cb8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	2b20      	cmp	r3, #32
 8003ccc:	d138      	bne.n	8003d40 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d101      	bne.n	8003cdc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003cd8:	2302      	movs	r3, #2
 8003cda:	e032      	b.n	8003d42 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2224      	movs	r2, #36	@ 0x24
 8003ce8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f022 0201 	bic.w	r2, r2, #1
 8003cfa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003d0a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	6819      	ldr	r1, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	683a      	ldr	r2, [r7, #0]
 8003d18:	430a      	orrs	r2, r1
 8003d1a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f042 0201 	orr.w	r2, r2, #1
 8003d2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2220      	movs	r2, #32
 8003d30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	e000      	b.n	8003d42 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003d40:	2302      	movs	r3, #2
  }
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	370c      	adds	r7, #12
 8003d46:	46bd      	mov	sp, r7
 8003d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4c:	4770      	bx	lr

08003d4e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003d4e:	b480      	push	{r7}
 8003d50:	b085      	sub	sp, #20
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	6078      	str	r0, [r7, #4]
 8003d56:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	2b20      	cmp	r3, #32
 8003d62:	d139      	bne.n	8003dd8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d6a:	2b01      	cmp	r3, #1
 8003d6c:	d101      	bne.n	8003d72 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003d6e:	2302      	movs	r3, #2
 8003d70:	e033      	b.n	8003dda <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2201      	movs	r2, #1
 8003d76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2224      	movs	r2, #36	@ 0x24
 8003d7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f022 0201 	bic.w	r2, r2, #1
 8003d90:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003da0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	021b      	lsls	r3, r3, #8
 8003da6:	68fa      	ldr	r2, [r7, #12]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	68fa      	ldr	r2, [r7, #12]
 8003db2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f042 0201 	orr.w	r2, r2, #1
 8003dc2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2220      	movs	r2, #32
 8003dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	e000      	b.n	8003dda <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003dd8:	2302      	movs	r3, #2
  }
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3714      	adds	r7, #20
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr

08003de6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003de6:	b580      	push	{r7, lr}
 8003de8:	b086      	sub	sp, #24
 8003dea:	af02      	add	r7, sp, #8
 8003dec:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d101      	bne.n	8003df8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	e108      	b.n	800400a <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d106      	bne.n	8003e18 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f7fe faba 	bl	800238c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2203      	movs	r2, #3
 8003e1c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e26:	d102      	bne.n	8003e2e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4618      	mov	r0, r3
 8003e34:	f004 f86e 	bl	8007f14 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6818      	ldr	r0, [r3, #0]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	7c1a      	ldrb	r2, [r3, #16]
 8003e40:	f88d 2000 	strb.w	r2, [sp]
 8003e44:	3304      	adds	r3, #4
 8003e46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003e48:	f004 f80a 	bl	8007e60 <USB_CoreInit>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d005      	beq.n	8003e5e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2202      	movs	r2, #2
 8003e56:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e0d5      	b.n	800400a <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	2100      	movs	r1, #0
 8003e64:	4618      	mov	r0, r3
 8003e66:	f004 f866 	bl	8007f36 <USB_SetCurrentMode>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d005      	beq.n	8003e7c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2202      	movs	r2, #2
 8003e74:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e0c6      	b.n	800400a <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	73fb      	strb	r3, [r7, #15]
 8003e80:	e04a      	b.n	8003f18 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003e82:	7bfa      	ldrb	r2, [r7, #15]
 8003e84:	6879      	ldr	r1, [r7, #4]
 8003e86:	4613      	mov	r3, r2
 8003e88:	00db      	lsls	r3, r3, #3
 8003e8a:	4413      	add	r3, r2
 8003e8c:	009b      	lsls	r3, r3, #2
 8003e8e:	440b      	add	r3, r1
 8003e90:	3315      	adds	r3, #21
 8003e92:	2201      	movs	r2, #1
 8003e94:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003e96:	7bfa      	ldrb	r2, [r7, #15]
 8003e98:	6879      	ldr	r1, [r7, #4]
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	00db      	lsls	r3, r3, #3
 8003e9e:	4413      	add	r3, r2
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	440b      	add	r3, r1
 8003ea4:	3314      	adds	r3, #20
 8003ea6:	7bfa      	ldrb	r2, [r7, #15]
 8003ea8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003eaa:	7bfa      	ldrb	r2, [r7, #15]
 8003eac:	7bfb      	ldrb	r3, [r7, #15]
 8003eae:	b298      	uxth	r0, r3
 8003eb0:	6879      	ldr	r1, [r7, #4]
 8003eb2:	4613      	mov	r3, r2
 8003eb4:	00db      	lsls	r3, r3, #3
 8003eb6:	4413      	add	r3, r2
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	440b      	add	r3, r1
 8003ebc:	332e      	adds	r3, #46	@ 0x2e
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003ec2:	7bfa      	ldrb	r2, [r7, #15]
 8003ec4:	6879      	ldr	r1, [r7, #4]
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	00db      	lsls	r3, r3, #3
 8003eca:	4413      	add	r3, r2
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	440b      	add	r3, r1
 8003ed0:	3318      	adds	r3, #24
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003ed6:	7bfa      	ldrb	r2, [r7, #15]
 8003ed8:	6879      	ldr	r1, [r7, #4]
 8003eda:	4613      	mov	r3, r2
 8003edc:	00db      	lsls	r3, r3, #3
 8003ede:	4413      	add	r3, r2
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	440b      	add	r3, r1
 8003ee4:	331c      	adds	r3, #28
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003eea:	7bfa      	ldrb	r2, [r7, #15]
 8003eec:	6879      	ldr	r1, [r7, #4]
 8003eee:	4613      	mov	r3, r2
 8003ef0:	00db      	lsls	r3, r3, #3
 8003ef2:	4413      	add	r3, r2
 8003ef4:	009b      	lsls	r3, r3, #2
 8003ef6:	440b      	add	r3, r1
 8003ef8:	3320      	adds	r3, #32
 8003efa:	2200      	movs	r2, #0
 8003efc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003efe:	7bfa      	ldrb	r2, [r7, #15]
 8003f00:	6879      	ldr	r1, [r7, #4]
 8003f02:	4613      	mov	r3, r2
 8003f04:	00db      	lsls	r3, r3, #3
 8003f06:	4413      	add	r3, r2
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	440b      	add	r3, r1
 8003f0c:	3324      	adds	r3, #36	@ 0x24
 8003f0e:	2200      	movs	r2, #0
 8003f10:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f12:	7bfb      	ldrb	r3, [r7, #15]
 8003f14:	3301      	adds	r3, #1
 8003f16:	73fb      	strb	r3, [r7, #15]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	791b      	ldrb	r3, [r3, #4]
 8003f1c:	7bfa      	ldrb	r2, [r7, #15]
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d3af      	bcc.n	8003e82 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f22:	2300      	movs	r3, #0
 8003f24:	73fb      	strb	r3, [r7, #15]
 8003f26:	e044      	b.n	8003fb2 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003f28:	7bfa      	ldrb	r2, [r7, #15]
 8003f2a:	6879      	ldr	r1, [r7, #4]
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	00db      	lsls	r3, r3, #3
 8003f30:	4413      	add	r3, r2
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	440b      	add	r3, r1
 8003f36:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003f3e:	7bfa      	ldrb	r2, [r7, #15]
 8003f40:	6879      	ldr	r1, [r7, #4]
 8003f42:	4613      	mov	r3, r2
 8003f44:	00db      	lsls	r3, r3, #3
 8003f46:	4413      	add	r3, r2
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	440b      	add	r3, r1
 8003f4c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003f50:	7bfa      	ldrb	r2, [r7, #15]
 8003f52:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003f54:	7bfa      	ldrb	r2, [r7, #15]
 8003f56:	6879      	ldr	r1, [r7, #4]
 8003f58:	4613      	mov	r3, r2
 8003f5a:	00db      	lsls	r3, r3, #3
 8003f5c:	4413      	add	r3, r2
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	440b      	add	r3, r1
 8003f62:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003f66:	2200      	movs	r2, #0
 8003f68:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003f6a:	7bfa      	ldrb	r2, [r7, #15]
 8003f6c:	6879      	ldr	r1, [r7, #4]
 8003f6e:	4613      	mov	r3, r2
 8003f70:	00db      	lsls	r3, r3, #3
 8003f72:	4413      	add	r3, r2
 8003f74:	009b      	lsls	r3, r3, #2
 8003f76:	440b      	add	r3, r1
 8003f78:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003f80:	7bfa      	ldrb	r2, [r7, #15]
 8003f82:	6879      	ldr	r1, [r7, #4]
 8003f84:	4613      	mov	r3, r2
 8003f86:	00db      	lsls	r3, r3, #3
 8003f88:	4413      	add	r3, r2
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	440b      	add	r3, r1
 8003f8e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003f92:	2200      	movs	r2, #0
 8003f94:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003f96:	7bfa      	ldrb	r2, [r7, #15]
 8003f98:	6879      	ldr	r1, [r7, #4]
 8003f9a:	4613      	mov	r3, r2
 8003f9c:	00db      	lsls	r3, r3, #3
 8003f9e:	4413      	add	r3, r2
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	440b      	add	r3, r1
 8003fa4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003fa8:	2200      	movs	r2, #0
 8003faa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fac:	7bfb      	ldrb	r3, [r7, #15]
 8003fae:	3301      	adds	r3, #1
 8003fb0:	73fb      	strb	r3, [r7, #15]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	791b      	ldrb	r3, [r3, #4]
 8003fb6:	7bfa      	ldrb	r2, [r7, #15]
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d3b5      	bcc.n	8003f28 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6818      	ldr	r0, [r3, #0]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	7c1a      	ldrb	r2, [r3, #16]
 8003fc4:	f88d 2000 	strb.w	r2, [sp]
 8003fc8:	3304      	adds	r3, #4
 8003fca:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003fcc:	f004 f800 	bl	8007fd0 <USB_DevInit>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d005      	beq.n	8003fe2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2202      	movs	r2, #2
 8003fda:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e013      	b.n	800400a <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	7b1b      	ldrb	r3, [r3, #12]
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d102      	bne.n	8003ffe <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f000 f80b 	bl	8004014 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4618      	mov	r0, r3
 8004004:	f004 f9bb 	bl	800837e <USB_DevDisconnect>

  return HAL_OK;
 8004008:	2300      	movs	r3, #0
}
 800400a:	4618      	mov	r0, r3
 800400c:	3710      	adds	r7, #16
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
	...

08004014 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004014:	b480      	push	{r7}
 8004016:	b085      	sub	sp, #20
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2201      	movs	r2, #1
 8004026:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	699b      	ldr	r3, [r3, #24]
 8004036:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004042:	4b05      	ldr	r3, [pc, #20]	@ (8004058 <HAL_PCDEx_ActivateLPM+0x44>)
 8004044:	4313      	orrs	r3, r2
 8004046:	68fa      	ldr	r2, [r7, #12]
 8004048:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3714      	adds	r7, #20
 8004050:	46bd      	mov	sp, r7
 8004052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004056:	4770      	bx	lr
 8004058:	10000003 	.word	0x10000003

0800405c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800405c:	b480      	push	{r7}
 800405e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004060:	4b05      	ldr	r3, [pc, #20]	@ (8004078 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a04      	ldr	r2, [pc, #16]	@ (8004078 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004066:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800406a:	6013      	str	r3, [r2, #0]
}
 800406c:	bf00      	nop
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr
 8004076:	bf00      	nop
 8004078:	40007000 	.word	0x40007000

0800407c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b082      	sub	sp, #8
 8004080:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004082:	2300      	movs	r3, #0
 8004084:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004086:	4b23      	ldr	r3, [pc, #140]	@ (8004114 <HAL_PWREx_EnableOverDrive+0x98>)
 8004088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800408a:	4a22      	ldr	r2, [pc, #136]	@ (8004114 <HAL_PWREx_EnableOverDrive+0x98>)
 800408c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004090:	6413      	str	r3, [r2, #64]	@ 0x40
 8004092:	4b20      	ldr	r3, [pc, #128]	@ (8004114 <HAL_PWREx_EnableOverDrive+0x98>)
 8004094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004096:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800409a:	603b      	str	r3, [r7, #0]
 800409c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800409e:	4b1e      	ldr	r3, [pc, #120]	@ (8004118 <HAL_PWREx_EnableOverDrive+0x9c>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a1d      	ldr	r2, [pc, #116]	@ (8004118 <HAL_PWREx_EnableOverDrive+0x9c>)
 80040a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040a8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80040aa:	f7fe fb9b 	bl	80027e4 <HAL_GetTick>
 80040ae:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80040b0:	e009      	b.n	80040c6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80040b2:	f7fe fb97 	bl	80027e4 <HAL_GetTick>
 80040b6:	4602      	mov	r2, r0
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	1ad3      	subs	r3, r2, r3
 80040bc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80040c0:	d901      	bls.n	80040c6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e022      	b.n	800410c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80040c6:	4b14      	ldr	r3, [pc, #80]	@ (8004118 <HAL_PWREx_EnableOverDrive+0x9c>)
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040d2:	d1ee      	bne.n	80040b2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80040d4:	4b10      	ldr	r3, [pc, #64]	@ (8004118 <HAL_PWREx_EnableOverDrive+0x9c>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a0f      	ldr	r2, [pc, #60]	@ (8004118 <HAL_PWREx_EnableOverDrive+0x9c>)
 80040da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040de:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80040e0:	f7fe fb80 	bl	80027e4 <HAL_GetTick>
 80040e4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80040e6:	e009      	b.n	80040fc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80040e8:	f7fe fb7c 	bl	80027e4 <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80040f6:	d901      	bls.n	80040fc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80040f8:	2303      	movs	r3, #3
 80040fa:	e007      	b.n	800410c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80040fc:	4b06      	ldr	r3, [pc, #24]	@ (8004118 <HAL_PWREx_EnableOverDrive+0x9c>)
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004104:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004108:	d1ee      	bne.n	80040e8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800410a:	2300      	movs	r3, #0
}
 800410c:	4618      	mov	r0, r3
 800410e:	3708      	adds	r7, #8
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}
 8004114:	40023800 	.word	0x40023800
 8004118:	40007000 	.word	0x40007000

0800411c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b086      	sub	sp, #24
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004124:	2300      	movs	r3, #0
 8004126:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d101      	bne.n	8004132 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e291      	b.n	8004656 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	2b00      	cmp	r3, #0
 800413c:	f000 8087 	beq.w	800424e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004140:	4b96      	ldr	r3, [pc, #600]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	f003 030c 	and.w	r3, r3, #12
 8004148:	2b04      	cmp	r3, #4
 800414a:	d00c      	beq.n	8004166 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800414c:	4b93      	ldr	r3, [pc, #588]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	f003 030c 	and.w	r3, r3, #12
 8004154:	2b08      	cmp	r3, #8
 8004156:	d112      	bne.n	800417e <HAL_RCC_OscConfig+0x62>
 8004158:	4b90      	ldr	r3, [pc, #576]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004160:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004164:	d10b      	bne.n	800417e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004166:	4b8d      	ldr	r3, [pc, #564]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800416e:	2b00      	cmp	r3, #0
 8004170:	d06c      	beq.n	800424c <HAL_RCC_OscConfig+0x130>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d168      	bne.n	800424c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	e26b      	b.n	8004656 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004186:	d106      	bne.n	8004196 <HAL_RCC_OscConfig+0x7a>
 8004188:	4b84      	ldr	r3, [pc, #528]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a83      	ldr	r2, [pc, #524]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 800418e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004192:	6013      	str	r3, [r2, #0]
 8004194:	e02e      	b.n	80041f4 <HAL_RCC_OscConfig+0xd8>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d10c      	bne.n	80041b8 <HAL_RCC_OscConfig+0x9c>
 800419e:	4b7f      	ldr	r3, [pc, #508]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a7e      	ldr	r2, [pc, #504]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 80041a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041a8:	6013      	str	r3, [r2, #0]
 80041aa:	4b7c      	ldr	r3, [pc, #496]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a7b      	ldr	r2, [pc, #492]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 80041b0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041b4:	6013      	str	r3, [r2, #0]
 80041b6:	e01d      	b.n	80041f4 <HAL_RCC_OscConfig+0xd8>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80041c0:	d10c      	bne.n	80041dc <HAL_RCC_OscConfig+0xc0>
 80041c2:	4b76      	ldr	r3, [pc, #472]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a75      	ldr	r2, [pc, #468]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 80041c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80041cc:	6013      	str	r3, [r2, #0]
 80041ce:	4b73      	ldr	r3, [pc, #460]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a72      	ldr	r2, [pc, #456]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 80041d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041d8:	6013      	str	r3, [r2, #0]
 80041da:	e00b      	b.n	80041f4 <HAL_RCC_OscConfig+0xd8>
 80041dc:	4b6f      	ldr	r3, [pc, #444]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a6e      	ldr	r2, [pc, #440]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 80041e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041e6:	6013      	str	r3, [r2, #0]
 80041e8:	4b6c      	ldr	r3, [pc, #432]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a6b      	ldr	r2, [pc, #428]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 80041ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d013      	beq.n	8004224 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041fc:	f7fe faf2 	bl	80027e4 <HAL_GetTick>
 8004200:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004202:	e008      	b.n	8004216 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004204:	f7fe faee 	bl	80027e4 <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	2b64      	cmp	r3, #100	@ 0x64
 8004210:	d901      	bls.n	8004216 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004212:	2303      	movs	r3, #3
 8004214:	e21f      	b.n	8004656 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004216:	4b61      	ldr	r3, [pc, #388]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d0f0      	beq.n	8004204 <HAL_RCC_OscConfig+0xe8>
 8004222:	e014      	b.n	800424e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004224:	f7fe fade 	bl	80027e4 <HAL_GetTick>
 8004228:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800422a:	e008      	b.n	800423e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800422c:	f7fe fada 	bl	80027e4 <HAL_GetTick>
 8004230:	4602      	mov	r2, r0
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	2b64      	cmp	r3, #100	@ 0x64
 8004238:	d901      	bls.n	800423e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e20b      	b.n	8004656 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800423e:	4b57      	ldr	r3, [pc, #348]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d1f0      	bne.n	800422c <HAL_RCC_OscConfig+0x110>
 800424a:	e000      	b.n	800424e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800424c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	2b00      	cmp	r3, #0
 8004258:	d069      	beq.n	800432e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800425a:	4b50      	ldr	r3, [pc, #320]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f003 030c 	and.w	r3, r3, #12
 8004262:	2b00      	cmp	r3, #0
 8004264:	d00b      	beq.n	800427e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004266:	4b4d      	ldr	r3, [pc, #308]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	f003 030c 	and.w	r3, r3, #12
 800426e:	2b08      	cmp	r3, #8
 8004270:	d11c      	bne.n	80042ac <HAL_RCC_OscConfig+0x190>
 8004272:	4b4a      	ldr	r3, [pc, #296]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d116      	bne.n	80042ac <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800427e:	4b47      	ldr	r3, [pc, #284]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0302 	and.w	r3, r3, #2
 8004286:	2b00      	cmp	r3, #0
 8004288:	d005      	beq.n	8004296 <HAL_RCC_OscConfig+0x17a>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	68db      	ldr	r3, [r3, #12]
 800428e:	2b01      	cmp	r3, #1
 8004290:	d001      	beq.n	8004296 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e1df      	b.n	8004656 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004296:	4b41      	ldr	r3, [pc, #260]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	691b      	ldr	r3, [r3, #16]
 80042a2:	00db      	lsls	r3, r3, #3
 80042a4:	493d      	ldr	r1, [pc, #244]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 80042a6:	4313      	orrs	r3, r2
 80042a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042aa:	e040      	b.n	800432e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d023      	beq.n	80042fc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042b4:	4b39      	ldr	r3, [pc, #228]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a38      	ldr	r2, [pc, #224]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 80042ba:	f043 0301 	orr.w	r3, r3, #1
 80042be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042c0:	f7fe fa90 	bl	80027e4 <HAL_GetTick>
 80042c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042c6:	e008      	b.n	80042da <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042c8:	f7fe fa8c 	bl	80027e4 <HAL_GetTick>
 80042cc:	4602      	mov	r2, r0
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	2b02      	cmp	r3, #2
 80042d4:	d901      	bls.n	80042da <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80042d6:	2303      	movs	r3, #3
 80042d8:	e1bd      	b.n	8004656 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042da:	4b30      	ldr	r3, [pc, #192]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0302 	and.w	r3, r3, #2
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d0f0      	beq.n	80042c8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042e6:	4b2d      	ldr	r3, [pc, #180]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	691b      	ldr	r3, [r3, #16]
 80042f2:	00db      	lsls	r3, r3, #3
 80042f4:	4929      	ldr	r1, [pc, #164]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 80042f6:	4313      	orrs	r3, r2
 80042f8:	600b      	str	r3, [r1, #0]
 80042fa:	e018      	b.n	800432e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042fc:	4b27      	ldr	r3, [pc, #156]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a26      	ldr	r2, [pc, #152]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 8004302:	f023 0301 	bic.w	r3, r3, #1
 8004306:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004308:	f7fe fa6c 	bl	80027e4 <HAL_GetTick>
 800430c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800430e:	e008      	b.n	8004322 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004310:	f7fe fa68 	bl	80027e4 <HAL_GetTick>
 8004314:	4602      	mov	r2, r0
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	2b02      	cmp	r3, #2
 800431c:	d901      	bls.n	8004322 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e199      	b.n	8004656 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004322:	4b1e      	ldr	r3, [pc, #120]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0302 	and.w	r3, r3, #2
 800432a:	2b00      	cmp	r3, #0
 800432c:	d1f0      	bne.n	8004310 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 0308 	and.w	r3, r3, #8
 8004336:	2b00      	cmp	r3, #0
 8004338:	d038      	beq.n	80043ac <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	695b      	ldr	r3, [r3, #20]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d019      	beq.n	8004376 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004342:	4b16      	ldr	r3, [pc, #88]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 8004344:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004346:	4a15      	ldr	r2, [pc, #84]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 8004348:	f043 0301 	orr.w	r3, r3, #1
 800434c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800434e:	f7fe fa49 	bl	80027e4 <HAL_GetTick>
 8004352:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004354:	e008      	b.n	8004368 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004356:	f7fe fa45 	bl	80027e4 <HAL_GetTick>
 800435a:	4602      	mov	r2, r0
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	1ad3      	subs	r3, r2, r3
 8004360:	2b02      	cmp	r3, #2
 8004362:	d901      	bls.n	8004368 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004364:	2303      	movs	r3, #3
 8004366:	e176      	b.n	8004656 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004368:	4b0c      	ldr	r3, [pc, #48]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 800436a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800436c:	f003 0302 	and.w	r3, r3, #2
 8004370:	2b00      	cmp	r3, #0
 8004372:	d0f0      	beq.n	8004356 <HAL_RCC_OscConfig+0x23a>
 8004374:	e01a      	b.n	80043ac <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004376:	4b09      	ldr	r3, [pc, #36]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 8004378:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800437a:	4a08      	ldr	r2, [pc, #32]	@ (800439c <HAL_RCC_OscConfig+0x280>)
 800437c:	f023 0301 	bic.w	r3, r3, #1
 8004380:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004382:	f7fe fa2f 	bl	80027e4 <HAL_GetTick>
 8004386:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004388:	e00a      	b.n	80043a0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800438a:	f7fe fa2b 	bl	80027e4 <HAL_GetTick>
 800438e:	4602      	mov	r2, r0
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	2b02      	cmp	r3, #2
 8004396:	d903      	bls.n	80043a0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e15c      	b.n	8004656 <HAL_RCC_OscConfig+0x53a>
 800439c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043a0:	4b91      	ldr	r3, [pc, #580]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 80043a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043a4:	f003 0302 	and.w	r3, r3, #2
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d1ee      	bne.n	800438a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f003 0304 	and.w	r3, r3, #4
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	f000 80a4 	beq.w	8004502 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043ba:	4b8b      	ldr	r3, [pc, #556]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 80043bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d10d      	bne.n	80043e2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80043c6:	4b88      	ldr	r3, [pc, #544]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 80043c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ca:	4a87      	ldr	r2, [pc, #540]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 80043cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80043d2:	4b85      	ldr	r3, [pc, #532]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 80043d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043da:	60bb      	str	r3, [r7, #8]
 80043dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043de:	2301      	movs	r3, #1
 80043e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043e2:	4b82      	ldr	r3, [pc, #520]	@ (80045ec <HAL_RCC_OscConfig+0x4d0>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d118      	bne.n	8004420 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80043ee:	4b7f      	ldr	r3, [pc, #508]	@ (80045ec <HAL_RCC_OscConfig+0x4d0>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a7e      	ldr	r2, [pc, #504]	@ (80045ec <HAL_RCC_OscConfig+0x4d0>)
 80043f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043fa:	f7fe f9f3 	bl	80027e4 <HAL_GetTick>
 80043fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004400:	e008      	b.n	8004414 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004402:	f7fe f9ef 	bl	80027e4 <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	2b64      	cmp	r3, #100	@ 0x64
 800440e:	d901      	bls.n	8004414 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e120      	b.n	8004656 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004414:	4b75      	ldr	r3, [pc, #468]	@ (80045ec <HAL_RCC_OscConfig+0x4d0>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800441c:	2b00      	cmp	r3, #0
 800441e:	d0f0      	beq.n	8004402 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	2b01      	cmp	r3, #1
 8004426:	d106      	bne.n	8004436 <HAL_RCC_OscConfig+0x31a>
 8004428:	4b6f      	ldr	r3, [pc, #444]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 800442a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800442c:	4a6e      	ldr	r2, [pc, #440]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 800442e:	f043 0301 	orr.w	r3, r3, #1
 8004432:	6713      	str	r3, [r2, #112]	@ 0x70
 8004434:	e02d      	b.n	8004492 <HAL_RCC_OscConfig+0x376>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d10c      	bne.n	8004458 <HAL_RCC_OscConfig+0x33c>
 800443e:	4b6a      	ldr	r3, [pc, #424]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 8004440:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004442:	4a69      	ldr	r2, [pc, #420]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 8004444:	f023 0301 	bic.w	r3, r3, #1
 8004448:	6713      	str	r3, [r2, #112]	@ 0x70
 800444a:	4b67      	ldr	r3, [pc, #412]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 800444c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800444e:	4a66      	ldr	r2, [pc, #408]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 8004450:	f023 0304 	bic.w	r3, r3, #4
 8004454:	6713      	str	r3, [r2, #112]	@ 0x70
 8004456:	e01c      	b.n	8004492 <HAL_RCC_OscConfig+0x376>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	2b05      	cmp	r3, #5
 800445e:	d10c      	bne.n	800447a <HAL_RCC_OscConfig+0x35e>
 8004460:	4b61      	ldr	r3, [pc, #388]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 8004462:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004464:	4a60      	ldr	r2, [pc, #384]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 8004466:	f043 0304 	orr.w	r3, r3, #4
 800446a:	6713      	str	r3, [r2, #112]	@ 0x70
 800446c:	4b5e      	ldr	r3, [pc, #376]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 800446e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004470:	4a5d      	ldr	r2, [pc, #372]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 8004472:	f043 0301 	orr.w	r3, r3, #1
 8004476:	6713      	str	r3, [r2, #112]	@ 0x70
 8004478:	e00b      	b.n	8004492 <HAL_RCC_OscConfig+0x376>
 800447a:	4b5b      	ldr	r3, [pc, #364]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 800447c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800447e:	4a5a      	ldr	r2, [pc, #360]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 8004480:	f023 0301 	bic.w	r3, r3, #1
 8004484:	6713      	str	r3, [r2, #112]	@ 0x70
 8004486:	4b58      	ldr	r3, [pc, #352]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 8004488:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800448a:	4a57      	ldr	r2, [pc, #348]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 800448c:	f023 0304 	bic.w	r3, r3, #4
 8004490:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d015      	beq.n	80044c6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800449a:	f7fe f9a3 	bl	80027e4 <HAL_GetTick>
 800449e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044a0:	e00a      	b.n	80044b8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044a2:	f7fe f99f 	bl	80027e4 <HAL_GetTick>
 80044a6:	4602      	mov	r2, r0
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	1ad3      	subs	r3, r2, r3
 80044ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d901      	bls.n	80044b8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80044b4:	2303      	movs	r3, #3
 80044b6:	e0ce      	b.n	8004656 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044b8:	4b4b      	ldr	r3, [pc, #300]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 80044ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044bc:	f003 0302 	and.w	r3, r3, #2
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d0ee      	beq.n	80044a2 <HAL_RCC_OscConfig+0x386>
 80044c4:	e014      	b.n	80044f0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044c6:	f7fe f98d 	bl	80027e4 <HAL_GetTick>
 80044ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044cc:	e00a      	b.n	80044e4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044ce:	f7fe f989 	bl	80027e4 <HAL_GetTick>
 80044d2:	4602      	mov	r2, r0
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	1ad3      	subs	r3, r2, r3
 80044d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044dc:	4293      	cmp	r3, r2
 80044de:	d901      	bls.n	80044e4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80044e0:	2303      	movs	r3, #3
 80044e2:	e0b8      	b.n	8004656 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044e4:	4b40      	ldr	r3, [pc, #256]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 80044e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044e8:	f003 0302 	and.w	r3, r3, #2
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d1ee      	bne.n	80044ce <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80044f0:	7dfb      	ldrb	r3, [r7, #23]
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d105      	bne.n	8004502 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044f6:	4b3c      	ldr	r3, [pc, #240]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 80044f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044fa:	4a3b      	ldr	r2, [pc, #236]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 80044fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004500:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	699b      	ldr	r3, [r3, #24]
 8004506:	2b00      	cmp	r3, #0
 8004508:	f000 80a4 	beq.w	8004654 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800450c:	4b36      	ldr	r3, [pc, #216]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	f003 030c 	and.w	r3, r3, #12
 8004514:	2b08      	cmp	r3, #8
 8004516:	d06b      	beq.n	80045f0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	699b      	ldr	r3, [r3, #24]
 800451c:	2b02      	cmp	r3, #2
 800451e:	d149      	bne.n	80045b4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004520:	4b31      	ldr	r3, [pc, #196]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a30      	ldr	r2, [pc, #192]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 8004526:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800452a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800452c:	f7fe f95a 	bl	80027e4 <HAL_GetTick>
 8004530:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004532:	e008      	b.n	8004546 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004534:	f7fe f956 	bl	80027e4 <HAL_GetTick>
 8004538:	4602      	mov	r2, r0
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	2b02      	cmp	r3, #2
 8004540:	d901      	bls.n	8004546 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e087      	b.n	8004656 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004546:	4b28      	ldr	r3, [pc, #160]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1f0      	bne.n	8004534 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	69da      	ldr	r2, [r3, #28]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a1b      	ldr	r3, [r3, #32]
 800455a:	431a      	orrs	r2, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004560:	019b      	lsls	r3, r3, #6
 8004562:	431a      	orrs	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004568:	085b      	lsrs	r3, r3, #1
 800456a:	3b01      	subs	r3, #1
 800456c:	041b      	lsls	r3, r3, #16
 800456e:	431a      	orrs	r2, r3
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004574:	061b      	lsls	r3, r3, #24
 8004576:	4313      	orrs	r3, r2
 8004578:	4a1b      	ldr	r2, [pc, #108]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 800457a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800457e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004580:	4b19      	ldr	r3, [pc, #100]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a18      	ldr	r2, [pc, #96]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 8004586:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800458a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800458c:	f7fe f92a 	bl	80027e4 <HAL_GetTick>
 8004590:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004592:	e008      	b.n	80045a6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004594:	f7fe f926 	bl	80027e4 <HAL_GetTick>
 8004598:	4602      	mov	r2, r0
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	1ad3      	subs	r3, r2, r3
 800459e:	2b02      	cmp	r3, #2
 80045a0:	d901      	bls.n	80045a6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80045a2:	2303      	movs	r3, #3
 80045a4:	e057      	b.n	8004656 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045a6:	4b10      	ldr	r3, [pc, #64]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d0f0      	beq.n	8004594 <HAL_RCC_OscConfig+0x478>
 80045b2:	e04f      	b.n	8004654 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045b4:	4b0c      	ldr	r3, [pc, #48]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a0b      	ldr	r2, [pc, #44]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 80045ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80045be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045c0:	f7fe f910 	bl	80027e4 <HAL_GetTick>
 80045c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045c6:	e008      	b.n	80045da <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045c8:	f7fe f90c 	bl	80027e4 <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d901      	bls.n	80045da <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e03d      	b.n	8004656 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045da:	4b03      	ldr	r3, [pc, #12]	@ (80045e8 <HAL_RCC_OscConfig+0x4cc>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d1f0      	bne.n	80045c8 <HAL_RCC_OscConfig+0x4ac>
 80045e6:	e035      	b.n	8004654 <HAL_RCC_OscConfig+0x538>
 80045e8:	40023800 	.word	0x40023800
 80045ec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80045f0:	4b1b      	ldr	r3, [pc, #108]	@ (8004660 <HAL_RCC_OscConfig+0x544>)
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	699b      	ldr	r3, [r3, #24]
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d028      	beq.n	8004650 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004608:	429a      	cmp	r2, r3
 800460a:	d121      	bne.n	8004650 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004616:	429a      	cmp	r2, r3
 8004618:	d11a      	bne.n	8004650 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800461a:	68fa      	ldr	r2, [r7, #12]
 800461c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004620:	4013      	ands	r3, r2
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004626:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004628:	4293      	cmp	r3, r2
 800462a:	d111      	bne.n	8004650 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004636:	085b      	lsrs	r3, r3, #1
 8004638:	3b01      	subs	r3, #1
 800463a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800463c:	429a      	cmp	r2, r3
 800463e:	d107      	bne.n	8004650 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800464a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800464c:	429a      	cmp	r2, r3
 800464e:	d001      	beq.n	8004654 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e000      	b.n	8004656 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3718      	adds	r7, #24
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	40023800 	.word	0x40023800

08004664 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
 800466c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800466e:	2300      	movs	r3, #0
 8004670:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d101      	bne.n	800467c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	e0d0      	b.n	800481e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800467c:	4b6a      	ldr	r3, [pc, #424]	@ (8004828 <HAL_RCC_ClockConfig+0x1c4>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 030f 	and.w	r3, r3, #15
 8004684:	683a      	ldr	r2, [r7, #0]
 8004686:	429a      	cmp	r2, r3
 8004688:	d910      	bls.n	80046ac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800468a:	4b67      	ldr	r3, [pc, #412]	@ (8004828 <HAL_RCC_ClockConfig+0x1c4>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f023 020f 	bic.w	r2, r3, #15
 8004692:	4965      	ldr	r1, [pc, #404]	@ (8004828 <HAL_RCC_ClockConfig+0x1c4>)
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	4313      	orrs	r3, r2
 8004698:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800469a:	4b63      	ldr	r3, [pc, #396]	@ (8004828 <HAL_RCC_ClockConfig+0x1c4>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 030f 	and.w	r3, r3, #15
 80046a2:	683a      	ldr	r2, [r7, #0]
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d001      	beq.n	80046ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80046a8:	2301      	movs	r3, #1
 80046aa:	e0b8      	b.n	800481e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 0302 	and.w	r3, r3, #2
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d020      	beq.n	80046fa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 0304 	and.w	r3, r3, #4
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d005      	beq.n	80046d0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046c4:	4b59      	ldr	r3, [pc, #356]	@ (800482c <HAL_RCC_ClockConfig+0x1c8>)
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	4a58      	ldr	r2, [pc, #352]	@ (800482c <HAL_RCC_ClockConfig+0x1c8>)
 80046ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80046ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0308 	and.w	r3, r3, #8
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d005      	beq.n	80046e8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046dc:	4b53      	ldr	r3, [pc, #332]	@ (800482c <HAL_RCC_ClockConfig+0x1c8>)
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	4a52      	ldr	r2, [pc, #328]	@ (800482c <HAL_RCC_ClockConfig+0x1c8>)
 80046e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80046e6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046e8:	4b50      	ldr	r3, [pc, #320]	@ (800482c <HAL_RCC_ClockConfig+0x1c8>)
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	494d      	ldr	r1, [pc, #308]	@ (800482c <HAL_RCC_ClockConfig+0x1c8>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0301 	and.w	r3, r3, #1
 8004702:	2b00      	cmp	r3, #0
 8004704:	d040      	beq.n	8004788 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	2b01      	cmp	r3, #1
 800470c:	d107      	bne.n	800471e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800470e:	4b47      	ldr	r3, [pc, #284]	@ (800482c <HAL_RCC_ClockConfig+0x1c8>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004716:	2b00      	cmp	r3, #0
 8004718:	d115      	bne.n	8004746 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e07f      	b.n	800481e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	2b02      	cmp	r3, #2
 8004724:	d107      	bne.n	8004736 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004726:	4b41      	ldr	r3, [pc, #260]	@ (800482c <HAL_RCC_ClockConfig+0x1c8>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d109      	bne.n	8004746 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e073      	b.n	800481e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004736:	4b3d      	ldr	r3, [pc, #244]	@ (800482c <HAL_RCC_ClockConfig+0x1c8>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 0302 	and.w	r3, r3, #2
 800473e:	2b00      	cmp	r3, #0
 8004740:	d101      	bne.n	8004746 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e06b      	b.n	800481e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004746:	4b39      	ldr	r3, [pc, #228]	@ (800482c <HAL_RCC_ClockConfig+0x1c8>)
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	f023 0203 	bic.w	r2, r3, #3
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	4936      	ldr	r1, [pc, #216]	@ (800482c <HAL_RCC_ClockConfig+0x1c8>)
 8004754:	4313      	orrs	r3, r2
 8004756:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004758:	f7fe f844 	bl	80027e4 <HAL_GetTick>
 800475c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800475e:	e00a      	b.n	8004776 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004760:	f7fe f840 	bl	80027e4 <HAL_GetTick>
 8004764:	4602      	mov	r2, r0
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	1ad3      	subs	r3, r2, r3
 800476a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800476e:	4293      	cmp	r3, r2
 8004770:	d901      	bls.n	8004776 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004772:	2303      	movs	r3, #3
 8004774:	e053      	b.n	800481e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004776:	4b2d      	ldr	r3, [pc, #180]	@ (800482c <HAL_RCC_ClockConfig+0x1c8>)
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	f003 020c 	and.w	r2, r3, #12
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	429a      	cmp	r2, r3
 8004786:	d1eb      	bne.n	8004760 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004788:	4b27      	ldr	r3, [pc, #156]	@ (8004828 <HAL_RCC_ClockConfig+0x1c4>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 030f 	and.w	r3, r3, #15
 8004790:	683a      	ldr	r2, [r7, #0]
 8004792:	429a      	cmp	r2, r3
 8004794:	d210      	bcs.n	80047b8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004796:	4b24      	ldr	r3, [pc, #144]	@ (8004828 <HAL_RCC_ClockConfig+0x1c4>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f023 020f 	bic.w	r2, r3, #15
 800479e:	4922      	ldr	r1, [pc, #136]	@ (8004828 <HAL_RCC_ClockConfig+0x1c4>)
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047a6:	4b20      	ldr	r3, [pc, #128]	@ (8004828 <HAL_RCC_ClockConfig+0x1c4>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 030f 	and.w	r3, r3, #15
 80047ae:	683a      	ldr	r2, [r7, #0]
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d001      	beq.n	80047b8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e032      	b.n	800481e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 0304 	and.w	r3, r3, #4
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d008      	beq.n	80047d6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047c4:	4b19      	ldr	r3, [pc, #100]	@ (800482c <HAL_RCC_ClockConfig+0x1c8>)
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	4916      	ldr	r1, [pc, #88]	@ (800482c <HAL_RCC_ClockConfig+0x1c8>)
 80047d2:	4313      	orrs	r3, r2
 80047d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 0308 	and.w	r3, r3, #8
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d009      	beq.n	80047f6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80047e2:	4b12      	ldr	r3, [pc, #72]	@ (800482c <HAL_RCC_ClockConfig+0x1c8>)
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	691b      	ldr	r3, [r3, #16]
 80047ee:	00db      	lsls	r3, r3, #3
 80047f0:	490e      	ldr	r1, [pc, #56]	@ (800482c <HAL_RCC_ClockConfig+0x1c8>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80047f6:	f000 f821 	bl	800483c <HAL_RCC_GetSysClockFreq>
 80047fa:	4602      	mov	r2, r0
 80047fc:	4b0b      	ldr	r3, [pc, #44]	@ (800482c <HAL_RCC_ClockConfig+0x1c8>)
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	091b      	lsrs	r3, r3, #4
 8004802:	f003 030f 	and.w	r3, r3, #15
 8004806:	490a      	ldr	r1, [pc, #40]	@ (8004830 <HAL_RCC_ClockConfig+0x1cc>)
 8004808:	5ccb      	ldrb	r3, [r1, r3]
 800480a:	fa22 f303 	lsr.w	r3, r2, r3
 800480e:	4a09      	ldr	r2, [pc, #36]	@ (8004834 <HAL_RCC_ClockConfig+0x1d0>)
 8004810:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004812:	4b09      	ldr	r3, [pc, #36]	@ (8004838 <HAL_RCC_ClockConfig+0x1d4>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4618      	mov	r0, r3
 8004818:	f7fd ffa0 	bl	800275c <HAL_InitTick>

  return HAL_OK;
 800481c:	2300      	movs	r3, #0
}
 800481e:	4618      	mov	r0, r3
 8004820:	3710      	adds	r7, #16
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}
 8004826:	bf00      	nop
 8004828:	40023c00 	.word	0x40023c00
 800482c:	40023800 	.word	0x40023800
 8004830:	0800e478 	.word	0x0800e478
 8004834:	20000014 	.word	0x20000014
 8004838:	20000018 	.word	0x20000018

0800483c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800483c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004840:	b094      	sub	sp, #80	@ 0x50
 8004842:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004844:	2300      	movs	r3, #0
 8004846:	647b      	str	r3, [r7, #68]	@ 0x44
 8004848:	2300      	movs	r3, #0
 800484a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800484c:	2300      	movs	r3, #0
 800484e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8004850:	2300      	movs	r3, #0
 8004852:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004854:	4b79      	ldr	r3, [pc, #484]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x200>)
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	f003 030c 	and.w	r3, r3, #12
 800485c:	2b08      	cmp	r3, #8
 800485e:	d00d      	beq.n	800487c <HAL_RCC_GetSysClockFreq+0x40>
 8004860:	2b08      	cmp	r3, #8
 8004862:	f200 80e1 	bhi.w	8004a28 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004866:	2b00      	cmp	r3, #0
 8004868:	d002      	beq.n	8004870 <HAL_RCC_GetSysClockFreq+0x34>
 800486a:	2b04      	cmp	r3, #4
 800486c:	d003      	beq.n	8004876 <HAL_RCC_GetSysClockFreq+0x3a>
 800486e:	e0db      	b.n	8004a28 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004870:	4b73      	ldr	r3, [pc, #460]	@ (8004a40 <HAL_RCC_GetSysClockFreq+0x204>)
 8004872:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004874:	e0db      	b.n	8004a2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004876:	4b73      	ldr	r3, [pc, #460]	@ (8004a44 <HAL_RCC_GetSysClockFreq+0x208>)
 8004878:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800487a:	e0d8      	b.n	8004a2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800487c:	4b6f      	ldr	r3, [pc, #444]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x200>)
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004884:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004886:	4b6d      	ldr	r3, [pc, #436]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x200>)
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d063      	beq.n	800495a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004892:	4b6a      	ldr	r3, [pc, #424]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x200>)
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	099b      	lsrs	r3, r3, #6
 8004898:	2200      	movs	r2, #0
 800489a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800489c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800489e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80048a6:	2300      	movs	r3, #0
 80048a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80048aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80048ae:	4622      	mov	r2, r4
 80048b0:	462b      	mov	r3, r5
 80048b2:	f04f 0000 	mov.w	r0, #0
 80048b6:	f04f 0100 	mov.w	r1, #0
 80048ba:	0159      	lsls	r1, r3, #5
 80048bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048c0:	0150      	lsls	r0, r2, #5
 80048c2:	4602      	mov	r2, r0
 80048c4:	460b      	mov	r3, r1
 80048c6:	4621      	mov	r1, r4
 80048c8:	1a51      	subs	r1, r2, r1
 80048ca:	6139      	str	r1, [r7, #16]
 80048cc:	4629      	mov	r1, r5
 80048ce:	eb63 0301 	sbc.w	r3, r3, r1
 80048d2:	617b      	str	r3, [r7, #20]
 80048d4:	f04f 0200 	mov.w	r2, #0
 80048d8:	f04f 0300 	mov.w	r3, #0
 80048dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80048e0:	4659      	mov	r1, fp
 80048e2:	018b      	lsls	r3, r1, #6
 80048e4:	4651      	mov	r1, sl
 80048e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80048ea:	4651      	mov	r1, sl
 80048ec:	018a      	lsls	r2, r1, #6
 80048ee:	4651      	mov	r1, sl
 80048f0:	ebb2 0801 	subs.w	r8, r2, r1
 80048f4:	4659      	mov	r1, fp
 80048f6:	eb63 0901 	sbc.w	r9, r3, r1
 80048fa:	f04f 0200 	mov.w	r2, #0
 80048fe:	f04f 0300 	mov.w	r3, #0
 8004902:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004906:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800490a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800490e:	4690      	mov	r8, r2
 8004910:	4699      	mov	r9, r3
 8004912:	4623      	mov	r3, r4
 8004914:	eb18 0303 	adds.w	r3, r8, r3
 8004918:	60bb      	str	r3, [r7, #8]
 800491a:	462b      	mov	r3, r5
 800491c:	eb49 0303 	adc.w	r3, r9, r3
 8004920:	60fb      	str	r3, [r7, #12]
 8004922:	f04f 0200 	mov.w	r2, #0
 8004926:	f04f 0300 	mov.w	r3, #0
 800492a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800492e:	4629      	mov	r1, r5
 8004930:	024b      	lsls	r3, r1, #9
 8004932:	4621      	mov	r1, r4
 8004934:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004938:	4621      	mov	r1, r4
 800493a:	024a      	lsls	r2, r1, #9
 800493c:	4610      	mov	r0, r2
 800493e:	4619      	mov	r1, r3
 8004940:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004942:	2200      	movs	r2, #0
 8004944:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004946:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004948:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800494c:	f7fc f994 	bl	8000c78 <__aeabi_uldivmod>
 8004950:	4602      	mov	r2, r0
 8004952:	460b      	mov	r3, r1
 8004954:	4613      	mov	r3, r2
 8004956:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004958:	e058      	b.n	8004a0c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800495a:	4b38      	ldr	r3, [pc, #224]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x200>)
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	099b      	lsrs	r3, r3, #6
 8004960:	2200      	movs	r2, #0
 8004962:	4618      	mov	r0, r3
 8004964:	4611      	mov	r1, r2
 8004966:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800496a:	623b      	str	r3, [r7, #32]
 800496c:	2300      	movs	r3, #0
 800496e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004970:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004974:	4642      	mov	r2, r8
 8004976:	464b      	mov	r3, r9
 8004978:	f04f 0000 	mov.w	r0, #0
 800497c:	f04f 0100 	mov.w	r1, #0
 8004980:	0159      	lsls	r1, r3, #5
 8004982:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004986:	0150      	lsls	r0, r2, #5
 8004988:	4602      	mov	r2, r0
 800498a:	460b      	mov	r3, r1
 800498c:	4641      	mov	r1, r8
 800498e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004992:	4649      	mov	r1, r9
 8004994:	eb63 0b01 	sbc.w	fp, r3, r1
 8004998:	f04f 0200 	mov.w	r2, #0
 800499c:	f04f 0300 	mov.w	r3, #0
 80049a0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80049a4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80049a8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80049ac:	ebb2 040a 	subs.w	r4, r2, sl
 80049b0:	eb63 050b 	sbc.w	r5, r3, fp
 80049b4:	f04f 0200 	mov.w	r2, #0
 80049b8:	f04f 0300 	mov.w	r3, #0
 80049bc:	00eb      	lsls	r3, r5, #3
 80049be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049c2:	00e2      	lsls	r2, r4, #3
 80049c4:	4614      	mov	r4, r2
 80049c6:	461d      	mov	r5, r3
 80049c8:	4643      	mov	r3, r8
 80049ca:	18e3      	adds	r3, r4, r3
 80049cc:	603b      	str	r3, [r7, #0]
 80049ce:	464b      	mov	r3, r9
 80049d0:	eb45 0303 	adc.w	r3, r5, r3
 80049d4:	607b      	str	r3, [r7, #4]
 80049d6:	f04f 0200 	mov.w	r2, #0
 80049da:	f04f 0300 	mov.w	r3, #0
 80049de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80049e2:	4629      	mov	r1, r5
 80049e4:	028b      	lsls	r3, r1, #10
 80049e6:	4621      	mov	r1, r4
 80049e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80049ec:	4621      	mov	r1, r4
 80049ee:	028a      	lsls	r2, r1, #10
 80049f0:	4610      	mov	r0, r2
 80049f2:	4619      	mov	r1, r3
 80049f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80049f6:	2200      	movs	r2, #0
 80049f8:	61bb      	str	r3, [r7, #24]
 80049fa:	61fa      	str	r2, [r7, #28]
 80049fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a00:	f7fc f93a 	bl	8000c78 <__aeabi_uldivmod>
 8004a04:	4602      	mov	r2, r0
 8004a06:	460b      	mov	r3, r1
 8004a08:	4613      	mov	r3, r2
 8004a0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004a0c:	4b0b      	ldr	r3, [pc, #44]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x200>)
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	0c1b      	lsrs	r3, r3, #16
 8004a12:	f003 0303 	and.w	r3, r3, #3
 8004a16:	3301      	adds	r3, #1
 8004a18:	005b      	lsls	r3, r3, #1
 8004a1a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004a1c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a20:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a24:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a26:	e002      	b.n	8004a2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a28:	4b05      	ldr	r3, [pc, #20]	@ (8004a40 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a2a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3750      	adds	r7, #80	@ 0x50
 8004a34:	46bd      	mov	sp, r7
 8004a36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a3a:	bf00      	nop
 8004a3c:	40023800 	.word	0x40023800
 8004a40:	00f42400 	.word	0x00f42400
 8004a44:	007a1200 	.word	0x007a1200

08004a48 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a4c:	4b03      	ldr	r3, [pc, #12]	@ (8004a5c <HAL_RCC_GetHCLKFreq+0x14>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
}
 8004a50:	4618      	mov	r0, r3
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr
 8004a5a:	bf00      	nop
 8004a5c:	20000014 	.word	0x20000014

08004a60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a64:	f7ff fff0 	bl	8004a48 <HAL_RCC_GetHCLKFreq>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	4b05      	ldr	r3, [pc, #20]	@ (8004a80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	0a9b      	lsrs	r3, r3, #10
 8004a70:	f003 0307 	and.w	r3, r3, #7
 8004a74:	4903      	ldr	r1, [pc, #12]	@ (8004a84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a76:	5ccb      	ldrb	r3, [r1, r3]
 8004a78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	bd80      	pop	{r7, pc}
 8004a80:	40023800 	.word	0x40023800
 8004a84:	0800e488 	.word	0x0800e488

08004a88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a8c:	f7ff ffdc 	bl	8004a48 <HAL_RCC_GetHCLKFreq>
 8004a90:	4602      	mov	r2, r0
 8004a92:	4b05      	ldr	r3, [pc, #20]	@ (8004aa8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	0b5b      	lsrs	r3, r3, #13
 8004a98:	f003 0307 	and.w	r3, r3, #7
 8004a9c:	4903      	ldr	r1, [pc, #12]	@ (8004aac <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a9e:	5ccb      	ldrb	r3, [r1, r3]
 8004aa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	bd80      	pop	{r7, pc}
 8004aa8:	40023800 	.word	0x40023800
 8004aac:	0800e488 	.word	0x0800e488

08004ab0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b088      	sub	sp, #32
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004abc:	2300      	movs	r3, #0
 8004abe:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f003 0301 	and.w	r3, r3, #1
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d012      	beq.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004ad8:	4b69      	ldr	r3, [pc, #420]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	4a68      	ldr	r2, [pc, #416]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ade:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004ae2:	6093      	str	r3, [r2, #8]
 8004ae4:	4b66      	ldr	r3, [pc, #408]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ae6:	689a      	ldr	r2, [r3, #8]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004aec:	4964      	ldr	r1, [pc, #400]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004aee:	4313      	orrs	r3, r2
 8004af0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d101      	bne.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004afa:	2301      	movs	r3, #1
 8004afc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d017      	beq.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004b0a:	4b5d      	ldr	r3, [pc, #372]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b10:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b18:	4959      	ldr	r1, [pc, #356]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b24:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b28:	d101      	bne.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d101      	bne.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004b36:	2301      	movs	r3, #1
 8004b38:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d017      	beq.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004b46:	4b4e      	ldr	r3, [pc, #312]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b4c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b54:	494a      	ldr	r1, [pc, #296]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b56:	4313      	orrs	r3, r2
 8004b58:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b60:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b64:	d101      	bne.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004b66:	2301      	movs	r3, #1
 8004b68:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d101      	bne.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004b72:	2301      	movs	r3, #1
 8004b74:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d001      	beq.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004b82:	2301      	movs	r3, #1
 8004b84:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 0320 	and.w	r3, r3, #32
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	f000 808b 	beq.w	8004caa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004b94:	4b3a      	ldr	r3, [pc, #232]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b98:	4a39      	ldr	r2, [pc, #228]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b9e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ba0:	4b37      	ldr	r3, [pc, #220]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ba4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ba8:	60bb      	str	r3, [r7, #8]
 8004baa:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004bac:	4b35      	ldr	r3, [pc, #212]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a34      	ldr	r2, [pc, #208]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004bb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bb8:	f7fd fe14 	bl	80027e4 <HAL_GetTick>
 8004bbc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004bbe:	e008      	b.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bc0:	f7fd fe10 	bl	80027e4 <HAL_GetTick>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	1ad3      	subs	r3, r2, r3
 8004bca:	2b64      	cmp	r3, #100	@ 0x64
 8004bcc:	d901      	bls.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004bce:	2303      	movs	r3, #3
 8004bd0:	e357      	b.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004bd2:	4b2c      	ldr	r3, [pc, #176]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d0f0      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004bde:	4b28      	ldr	r3, [pc, #160]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004be0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004be2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004be6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d035      	beq.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bf2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bf6:	693a      	ldr	r2, [r7, #16]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d02e      	beq.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004bfc:	4b20      	ldr	r3, [pc, #128]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c04:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c06:	4b1e      	ldr	r3, [pc, #120]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c0a:	4a1d      	ldr	r2, [pc, #116]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c10:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c12:	4b1b      	ldr	r3, [pc, #108]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c16:	4a1a      	ldr	r2, [pc, #104]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c1c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004c1e:	4a18      	ldr	r2, [pc, #96]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004c24:	4b16      	ldr	r3, [pc, #88]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c28:	f003 0301 	and.w	r3, r3, #1
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d114      	bne.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c30:	f7fd fdd8 	bl	80027e4 <HAL_GetTick>
 8004c34:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c36:	e00a      	b.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c38:	f7fd fdd4 	bl	80027e4 <HAL_GetTick>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d901      	bls.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	e319      	b.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c4e:	4b0c      	ldr	r3, [pc, #48]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c52:	f003 0302 	and.w	r3, r3, #2
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d0ee      	beq.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c66:	d111      	bne.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004c68:	4b05      	ldr	r3, [pc, #20]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004c74:	4b04      	ldr	r3, [pc, #16]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004c76:	400b      	ands	r3, r1
 8004c78:	4901      	ldr	r1, [pc, #4]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	608b      	str	r3, [r1, #8]
 8004c7e:	e00b      	b.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004c80:	40023800 	.word	0x40023800
 8004c84:	40007000 	.word	0x40007000
 8004c88:	0ffffcff 	.word	0x0ffffcff
 8004c8c:	4baa      	ldr	r3, [pc, #680]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	4aa9      	ldr	r2, [pc, #676]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c92:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004c96:	6093      	str	r3, [r2, #8]
 8004c98:	4ba7      	ldr	r3, [pc, #668]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c9a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ca0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ca4:	49a4      	ldr	r1, [pc, #656]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 0310 	and.w	r3, r3, #16
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d010      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004cb6:	4ba0      	ldr	r3, [pc, #640]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cbc:	4a9e      	ldr	r2, [pc, #632]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004cc2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004cc6:	4b9c      	ldr	r3, [pc, #624]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cc8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cd0:	4999      	ldr	r1, [pc, #612]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d00a      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004ce4:	4b94      	ldr	r3, [pc, #592]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cea:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004cf2:	4991      	ldr	r1, [pc, #580]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d00a      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004d06:	4b8c      	ldr	r3, [pc, #560]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d0c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d14:	4988      	ldr	r1, [pc, #544]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d16:	4313      	orrs	r3, r2
 8004d18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d00a      	beq.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004d28:	4b83      	ldr	r3, [pc, #524]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d2e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d36:	4980      	ldr	r1, [pc, #512]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d00a      	beq.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004d4a:	4b7b      	ldr	r3, [pc, #492]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d50:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d58:	4977      	ldr	r1, [pc, #476]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d00a      	beq.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d6c:	4b72      	ldr	r3, [pc, #456]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d72:	f023 0203 	bic.w	r2, r3, #3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d7a:	496f      	ldr	r1, [pc, #444]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d00a      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d8e:	4b6a      	ldr	r3, [pc, #424]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d94:	f023 020c 	bic.w	r2, r3, #12
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d9c:	4966      	ldr	r1, [pc, #408]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d00a      	beq.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004db0:	4b61      	ldr	r3, [pc, #388]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004db6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dbe:	495e      	ldr	r1, [pc, #376]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d00a      	beq.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004dd2:	4b59      	ldr	r3, [pc, #356]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dd8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004de0:	4955      	ldr	r1, [pc, #340]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004de2:	4313      	orrs	r3, r2
 8004de4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d00a      	beq.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004df4:	4b50      	ldr	r3, [pc, #320]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dfa:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e02:	494d      	ldr	r1, [pc, #308]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d00a      	beq.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004e16:	4b48      	ldr	r3, [pc, #288]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e1c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e24:	4944      	ldr	r1, [pc, #272]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e26:	4313      	orrs	r3, r2
 8004e28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d00a      	beq.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004e38:	4b3f      	ldr	r3, [pc, #252]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e3e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e46:	493c      	ldr	r1, [pc, #240]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d00a      	beq.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004e5a:	4b37      	ldr	r3, [pc, #220]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e60:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e68:	4933      	ldr	r1, [pc, #204]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d00a      	beq.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004e7c:	4b2e      	ldr	r3, [pc, #184]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e82:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004e8a:	492b      	ldr	r1, [pc, #172]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d011      	beq.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004e9e:	4b26      	ldr	r3, [pc, #152]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ea4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004eac:	4922      	ldr	r1, [pc, #136]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004eb8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ebc:	d101      	bne.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 0308 	and.w	r3, r3, #8
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d001      	beq.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d00a      	beq.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004ede:	4b16      	ldr	r3, [pc, #88]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ee4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004eec:	4912      	ldr	r1, [pc, #72]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d00b      	beq.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004f00:	4b0d      	ldr	r3, [pc, #52]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f06:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f10:	4909      	ldr	r1, [pc, #36]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f12:	4313      	orrs	r3, r2
 8004f14:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004f18:	69fb      	ldr	r3, [r7, #28]
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d006      	beq.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	f000 80d9 	beq.w	80050de <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004f2c:	4b02      	ldr	r3, [pc, #8]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a01      	ldr	r2, [pc, #4]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f32:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004f36:	e001      	b.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8004f38:	40023800 	.word	0x40023800
 8004f3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f3e:	f7fd fc51 	bl	80027e4 <HAL_GetTick>
 8004f42:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f44:	e008      	b.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004f46:	f7fd fc4d 	bl	80027e4 <HAL_GetTick>
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	2b64      	cmp	r3, #100	@ 0x64
 8004f52:	d901      	bls.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	e194      	b.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f58:	4b6c      	ldr	r3, [pc, #432]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d1f0      	bne.n	8004f46 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 0301 	and.w	r3, r3, #1
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d021      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d11d      	bne.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004f78:	4b64      	ldr	r3, [pc, #400]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f7e:	0c1b      	lsrs	r3, r3, #16
 8004f80:	f003 0303 	and.w	r3, r3, #3
 8004f84:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004f86:	4b61      	ldr	r3, [pc, #388]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f8c:	0e1b      	lsrs	r3, r3, #24
 8004f8e:	f003 030f 	and.w	r3, r3, #15
 8004f92:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	019a      	lsls	r2, r3, #6
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	041b      	lsls	r3, r3, #16
 8004f9e:	431a      	orrs	r2, r3
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	061b      	lsls	r3, r3, #24
 8004fa4:	431a      	orrs	r2, r3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	071b      	lsls	r3, r3, #28
 8004fac:	4957      	ldr	r1, [pc, #348]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d004      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fc4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004fc8:	d00a      	beq.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d02e      	beq.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fda:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fde:	d129      	bne.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004fe0:	4b4a      	ldr	r3, [pc, #296]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fe2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fe6:	0c1b      	lsrs	r3, r3, #16
 8004fe8:	f003 0303 	and.w	r3, r3, #3
 8004fec:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004fee:	4b47      	ldr	r3, [pc, #284]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ff0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ff4:	0f1b      	lsrs	r3, r3, #28
 8004ff6:	f003 0307 	and.w	r3, r3, #7
 8004ffa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	019a      	lsls	r2, r3, #6
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	041b      	lsls	r3, r3, #16
 8005006:	431a      	orrs	r2, r3
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	061b      	lsls	r3, r3, #24
 800500e:	431a      	orrs	r2, r3
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	071b      	lsls	r3, r3, #28
 8005014:	493d      	ldr	r1, [pc, #244]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005016:	4313      	orrs	r3, r2
 8005018:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800501c:	4b3b      	ldr	r3, [pc, #236]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800501e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005022:	f023 021f 	bic.w	r2, r3, #31
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800502a:	3b01      	subs	r3, #1
 800502c:	4937      	ldr	r1, [pc, #220]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800502e:	4313      	orrs	r3, r2
 8005030:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800503c:	2b00      	cmp	r3, #0
 800503e:	d01d      	beq.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005040:	4b32      	ldr	r3, [pc, #200]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005042:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005046:	0e1b      	lsrs	r3, r3, #24
 8005048:	f003 030f 	and.w	r3, r3, #15
 800504c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800504e:	4b2f      	ldr	r3, [pc, #188]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005050:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005054:	0f1b      	lsrs	r3, r3, #28
 8005056:	f003 0307 	and.w	r3, r3, #7
 800505a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	019a      	lsls	r2, r3, #6
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	691b      	ldr	r3, [r3, #16]
 8005066:	041b      	lsls	r3, r3, #16
 8005068:	431a      	orrs	r2, r3
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	061b      	lsls	r3, r3, #24
 800506e:	431a      	orrs	r2, r3
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	071b      	lsls	r3, r3, #28
 8005074:	4925      	ldr	r1, [pc, #148]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005076:	4313      	orrs	r3, r2
 8005078:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005084:	2b00      	cmp	r3, #0
 8005086:	d011      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	019a      	lsls	r2, r3, #6
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	691b      	ldr	r3, [r3, #16]
 8005092:	041b      	lsls	r3, r3, #16
 8005094:	431a      	orrs	r2, r3
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	68db      	ldr	r3, [r3, #12]
 800509a:	061b      	lsls	r3, r3, #24
 800509c:	431a      	orrs	r2, r3
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	071b      	lsls	r3, r3, #28
 80050a4:	4919      	ldr	r1, [pc, #100]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050a6:	4313      	orrs	r3, r2
 80050a8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80050ac:	4b17      	ldr	r3, [pc, #92]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a16      	ldr	r2, [pc, #88]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050b2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80050b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050b8:	f7fd fb94 	bl	80027e4 <HAL_GetTick>
 80050bc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050be:	e008      	b.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80050c0:	f7fd fb90 	bl	80027e4 <HAL_GetTick>
 80050c4:	4602      	mov	r2, r0
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	1ad3      	subs	r3, r2, r3
 80050ca:	2b64      	cmp	r3, #100	@ 0x64
 80050cc:	d901      	bls.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050ce:	2303      	movs	r3, #3
 80050d0:	e0d7      	b.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050d2:	4b0e      	ldr	r3, [pc, #56]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d0f0      	beq.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80050de:	69bb      	ldr	r3, [r7, #24]
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	f040 80cd 	bne.w	8005280 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80050e6:	4b09      	ldr	r3, [pc, #36]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a08      	ldr	r2, [pc, #32]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050f0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050f2:	f7fd fb77 	bl	80027e4 <HAL_GetTick>
 80050f6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80050f8:	e00a      	b.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80050fa:	f7fd fb73 	bl	80027e4 <HAL_GetTick>
 80050fe:	4602      	mov	r2, r0
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	1ad3      	subs	r3, r2, r3
 8005104:	2b64      	cmp	r3, #100	@ 0x64
 8005106:	d903      	bls.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005108:	2303      	movs	r3, #3
 800510a:	e0ba      	b.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800510c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005110:	4b5e      	ldr	r3, [pc, #376]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005118:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800511c:	d0ed      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005126:	2b00      	cmp	r3, #0
 8005128:	d003      	beq.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800512e:	2b00      	cmp	r3, #0
 8005130:	d009      	beq.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800513a:	2b00      	cmp	r3, #0
 800513c:	d02e      	beq.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005142:	2b00      	cmp	r3, #0
 8005144:	d12a      	bne.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005146:	4b51      	ldr	r3, [pc, #324]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005148:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800514c:	0c1b      	lsrs	r3, r3, #16
 800514e:	f003 0303 	and.w	r3, r3, #3
 8005152:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005154:	4b4d      	ldr	r3, [pc, #308]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005156:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800515a:	0f1b      	lsrs	r3, r3, #28
 800515c:	f003 0307 	and.w	r3, r3, #7
 8005160:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	695b      	ldr	r3, [r3, #20]
 8005166:	019a      	lsls	r2, r3, #6
 8005168:	693b      	ldr	r3, [r7, #16]
 800516a:	041b      	lsls	r3, r3, #16
 800516c:	431a      	orrs	r2, r3
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	699b      	ldr	r3, [r3, #24]
 8005172:	061b      	lsls	r3, r3, #24
 8005174:	431a      	orrs	r2, r3
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	071b      	lsls	r3, r3, #28
 800517a:	4944      	ldr	r1, [pc, #272]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800517c:	4313      	orrs	r3, r2
 800517e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005182:	4b42      	ldr	r3, [pc, #264]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005184:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005188:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005190:	3b01      	subs	r3, #1
 8005192:	021b      	lsls	r3, r3, #8
 8005194:	493d      	ldr	r1, [pc, #244]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005196:	4313      	orrs	r3, r2
 8005198:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d022      	beq.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80051ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051b0:	d11d      	bne.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80051b2:	4b36      	ldr	r3, [pc, #216]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80051b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051b8:	0e1b      	lsrs	r3, r3, #24
 80051ba:	f003 030f 	and.w	r3, r3, #15
 80051be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80051c0:	4b32      	ldr	r3, [pc, #200]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80051c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051c6:	0f1b      	lsrs	r3, r3, #28
 80051c8:	f003 0307 	and.w	r3, r3, #7
 80051cc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	695b      	ldr	r3, [r3, #20]
 80051d2:	019a      	lsls	r2, r3, #6
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6a1b      	ldr	r3, [r3, #32]
 80051d8:	041b      	lsls	r3, r3, #16
 80051da:	431a      	orrs	r2, r3
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	061b      	lsls	r3, r3, #24
 80051e0:	431a      	orrs	r2, r3
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	071b      	lsls	r3, r3, #28
 80051e6:	4929      	ldr	r1, [pc, #164]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80051e8:	4313      	orrs	r3, r2
 80051ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 0308 	and.w	r3, r3, #8
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d028      	beq.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80051fa:	4b24      	ldr	r3, [pc, #144]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80051fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005200:	0e1b      	lsrs	r3, r3, #24
 8005202:	f003 030f 	and.w	r3, r3, #15
 8005206:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005208:	4b20      	ldr	r3, [pc, #128]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800520a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800520e:	0c1b      	lsrs	r3, r3, #16
 8005210:	f003 0303 	and.w	r3, r3, #3
 8005214:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	695b      	ldr	r3, [r3, #20]
 800521a:	019a      	lsls	r2, r3, #6
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	041b      	lsls	r3, r3, #16
 8005220:	431a      	orrs	r2, r3
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	061b      	lsls	r3, r3, #24
 8005226:	431a      	orrs	r2, r3
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	69db      	ldr	r3, [r3, #28]
 800522c:	071b      	lsls	r3, r3, #28
 800522e:	4917      	ldr	r1, [pc, #92]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005230:	4313      	orrs	r3, r2
 8005232:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005236:	4b15      	ldr	r3, [pc, #84]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005238:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800523c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005244:	4911      	ldr	r1, [pc, #68]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005246:	4313      	orrs	r3, r2
 8005248:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800524c:	4b0f      	ldr	r3, [pc, #60]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a0e      	ldr	r2, [pc, #56]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005252:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005256:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005258:	f7fd fac4 	bl	80027e4 <HAL_GetTick>
 800525c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800525e:	e008      	b.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005260:	f7fd fac0 	bl	80027e4 <HAL_GetTick>
 8005264:	4602      	mov	r2, r0
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	2b64      	cmp	r3, #100	@ 0x64
 800526c:	d901      	bls.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	e007      	b.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005272:	4b06      	ldr	r3, [pc, #24]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800527a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800527e:	d1ef      	bne.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8005280:	2300      	movs	r3, #0
}
 8005282:	4618      	mov	r0, r3
 8005284:	3720      	adds	r7, #32
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}
 800528a:	bf00      	nop
 800528c:	40023800 	.word	0x40023800

08005290 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b084      	sub	sp, #16
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d101      	bne.n	80052a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e09d      	b.n	80053de <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d108      	bne.n	80052bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80052b2:	d009      	beq.n	80052c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	61da      	str	r2, [r3, #28]
 80052ba:	e005      	b.n	80052c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2200      	movs	r2, #0
 80052c6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2200      	movs	r2, #0
 80052cc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d106      	bne.n	80052e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f7fc fe4e 	bl	8001f84 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2202      	movs	r2, #2
 80052ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052fe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005308:	d902      	bls.n	8005310 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800530a:	2300      	movs	r3, #0
 800530c:	60fb      	str	r3, [r7, #12]
 800530e:	e002      	b.n	8005316 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005310:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005314:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	68db      	ldr	r3, [r3, #12]
 800531a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800531e:	d007      	beq.n	8005330 <HAL_SPI_Init+0xa0>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005328:	d002      	beq.n	8005330 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2200      	movs	r2, #0
 800532e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005340:	431a      	orrs	r2, r3
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	691b      	ldr	r3, [r3, #16]
 8005346:	f003 0302 	and.w	r3, r3, #2
 800534a:	431a      	orrs	r2, r3
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	695b      	ldr	r3, [r3, #20]
 8005350:	f003 0301 	and.w	r3, r3, #1
 8005354:	431a      	orrs	r2, r3
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	699b      	ldr	r3, [r3, #24]
 800535a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800535e:	431a      	orrs	r2, r3
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	69db      	ldr	r3, [r3, #28]
 8005364:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005368:	431a      	orrs	r2, r3
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6a1b      	ldr	r3, [r3, #32]
 800536e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005372:	ea42 0103 	orr.w	r1, r2, r3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800537a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	430a      	orrs	r2, r1
 8005384:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	699b      	ldr	r3, [r3, #24]
 800538a:	0c1b      	lsrs	r3, r3, #16
 800538c:	f003 0204 	and.w	r2, r3, #4
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005394:	f003 0310 	and.w	r3, r3, #16
 8005398:	431a      	orrs	r2, r3
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800539e:	f003 0308 	and.w	r3, r3, #8
 80053a2:	431a      	orrs	r2, r3
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	68db      	ldr	r3, [r3, #12]
 80053a8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80053ac:	ea42 0103 	orr.w	r1, r2, r3
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	430a      	orrs	r2, r1
 80053bc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	69da      	ldr	r2, [r3, #28]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80053cc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2201      	movs	r2, #1
 80053d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80053dc:	2300      	movs	r3, #0
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3710      	adds	r7, #16
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}

080053e6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053e6:	b580      	push	{r7, lr}
 80053e8:	b088      	sub	sp, #32
 80053ea:	af00      	add	r7, sp, #0
 80053ec:	60f8      	str	r0, [r7, #12]
 80053ee:	60b9      	str	r1, [r7, #8]
 80053f0:	603b      	str	r3, [r7, #0]
 80053f2:	4613      	mov	r3, r2
 80053f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80053f6:	2300      	movs	r3, #0
 80053f8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005400:	2b01      	cmp	r3, #1
 8005402:	d101      	bne.n	8005408 <HAL_SPI_Transmit+0x22>
 8005404:	2302      	movs	r3, #2
 8005406:	e15f      	b.n	80056c8 <HAL_SPI_Transmit+0x2e2>
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005410:	f7fd f9e8 	bl	80027e4 <HAL_GetTick>
 8005414:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005416:	88fb      	ldrh	r3, [r7, #6]
 8005418:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005420:	b2db      	uxtb	r3, r3
 8005422:	2b01      	cmp	r3, #1
 8005424:	d002      	beq.n	800542c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005426:	2302      	movs	r3, #2
 8005428:	77fb      	strb	r3, [r7, #31]
    goto error;
 800542a:	e148      	b.n	80056be <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d002      	beq.n	8005438 <HAL_SPI_Transmit+0x52>
 8005432:	88fb      	ldrh	r3, [r7, #6]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d102      	bne.n	800543e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800543c:	e13f      	b.n	80056be <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2203      	movs	r2, #3
 8005442:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2200      	movs	r2, #0
 800544a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	68ba      	ldr	r2, [r7, #8]
 8005450:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	88fa      	ldrh	r2, [r7, #6]
 8005456:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	88fa      	ldrh	r2, [r7, #6]
 800545c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2200      	movs	r2, #0
 8005462:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2200      	movs	r2, #0
 8005468:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2200      	movs	r2, #0
 8005470:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2200      	movs	r2, #0
 8005478:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2200      	movs	r2, #0
 800547e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	689b      	ldr	r3, [r3, #8]
 8005484:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005488:	d10f      	bne.n	80054aa <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005498:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80054a8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054b4:	2b40      	cmp	r3, #64	@ 0x40
 80054b6:	d007      	beq.n	80054c8 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80054c6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80054d0:	d94f      	bls.n	8005572 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d002      	beq.n	80054e0 <HAL_SPI_Transmit+0xfa>
 80054da:	8afb      	ldrh	r3, [r7, #22]
 80054dc:	2b01      	cmp	r3, #1
 80054de:	d142      	bne.n	8005566 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054e4:	881a      	ldrh	r2, [r3, #0]
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054f0:	1c9a      	adds	r2, r3, #2
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	3b01      	subs	r3, #1
 80054fe:	b29a      	uxth	r2, r3
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005504:	e02f      	b.n	8005566 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	f003 0302 	and.w	r3, r3, #2
 8005510:	2b02      	cmp	r3, #2
 8005512:	d112      	bne.n	800553a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005518:	881a      	ldrh	r2, [r3, #0]
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005524:	1c9a      	adds	r2, r3, #2
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800552e:	b29b      	uxth	r3, r3
 8005530:	3b01      	subs	r3, #1
 8005532:	b29a      	uxth	r2, r3
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005538:	e015      	b.n	8005566 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800553a:	f7fd f953 	bl	80027e4 <HAL_GetTick>
 800553e:	4602      	mov	r2, r0
 8005540:	69bb      	ldr	r3, [r7, #24]
 8005542:	1ad3      	subs	r3, r2, r3
 8005544:	683a      	ldr	r2, [r7, #0]
 8005546:	429a      	cmp	r2, r3
 8005548:	d803      	bhi.n	8005552 <HAL_SPI_Transmit+0x16c>
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005550:	d102      	bne.n	8005558 <HAL_SPI_Transmit+0x172>
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d106      	bne.n	8005566 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8005558:	2303      	movs	r3, #3
 800555a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005564:	e0ab      	b.n	80056be <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800556a:	b29b      	uxth	r3, r3
 800556c:	2b00      	cmp	r3, #0
 800556e:	d1ca      	bne.n	8005506 <HAL_SPI_Transmit+0x120>
 8005570:	e080      	b.n	8005674 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d002      	beq.n	8005580 <HAL_SPI_Transmit+0x19a>
 800557a:	8afb      	ldrh	r3, [r7, #22]
 800557c:	2b01      	cmp	r3, #1
 800557e:	d174      	bne.n	800566a <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005584:	b29b      	uxth	r3, r3
 8005586:	2b01      	cmp	r3, #1
 8005588:	d912      	bls.n	80055b0 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800558e:	881a      	ldrh	r2, [r3, #0]
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800559a:	1c9a      	adds	r2, r3, #2
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	3b02      	subs	r3, #2
 80055a8:	b29a      	uxth	r2, r3
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80055ae:	e05c      	b.n	800566a <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	330c      	adds	r3, #12
 80055ba:	7812      	ldrb	r2, [r2, #0]
 80055bc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055c2:	1c5a      	adds	r2, r3, #1
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055cc:	b29b      	uxth	r3, r3
 80055ce:	3b01      	subs	r3, #1
 80055d0:	b29a      	uxth	r2, r3
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80055d6:	e048      	b.n	800566a <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	f003 0302 	and.w	r3, r3, #2
 80055e2:	2b02      	cmp	r3, #2
 80055e4:	d12b      	bne.n	800563e <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055ea:	b29b      	uxth	r3, r3
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d912      	bls.n	8005616 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055f4:	881a      	ldrh	r2, [r3, #0]
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005600:	1c9a      	adds	r2, r3, #2
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800560a:	b29b      	uxth	r3, r3
 800560c:	3b02      	subs	r3, #2
 800560e:	b29a      	uxth	r2, r3
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005614:	e029      	b.n	800566a <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	330c      	adds	r3, #12
 8005620:	7812      	ldrb	r2, [r2, #0]
 8005622:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005628:	1c5a      	adds	r2, r3, #1
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005632:	b29b      	uxth	r3, r3
 8005634:	3b01      	subs	r3, #1
 8005636:	b29a      	uxth	r2, r3
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800563c:	e015      	b.n	800566a <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800563e:	f7fd f8d1 	bl	80027e4 <HAL_GetTick>
 8005642:	4602      	mov	r2, r0
 8005644:	69bb      	ldr	r3, [r7, #24]
 8005646:	1ad3      	subs	r3, r2, r3
 8005648:	683a      	ldr	r2, [r7, #0]
 800564a:	429a      	cmp	r2, r3
 800564c:	d803      	bhi.n	8005656 <HAL_SPI_Transmit+0x270>
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005654:	d102      	bne.n	800565c <HAL_SPI_Transmit+0x276>
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d106      	bne.n	800566a <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 800565c:	2303      	movs	r3, #3
 800565e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2201      	movs	r2, #1
 8005664:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005668:	e029      	b.n	80056be <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800566e:	b29b      	uxth	r3, r3
 8005670:	2b00      	cmp	r3, #0
 8005672:	d1b1      	bne.n	80055d8 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005674:	69ba      	ldr	r2, [r7, #24]
 8005676:	6839      	ldr	r1, [r7, #0]
 8005678:	68f8      	ldr	r0, [r7, #12]
 800567a:	f000 fb69 	bl	8005d50 <SPI_EndRxTxTransaction>
 800567e:	4603      	mov	r3, r0
 8005680:	2b00      	cmp	r3, #0
 8005682:	d002      	beq.n	800568a <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2220      	movs	r2, #32
 8005688:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d10a      	bne.n	80056a8 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005692:	2300      	movs	r3, #0
 8005694:	613b      	str	r3, [r7, #16]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	68db      	ldr	r3, [r3, #12]
 800569c:	613b      	str	r3, [r7, #16]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	613b      	str	r3, [r7, #16]
 80056a6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d002      	beq.n	80056b6 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	77fb      	strb	r3, [r7, #31]
 80056b4:	e003      	b.n	80056be <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2201      	movs	r2, #1
 80056ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2200      	movs	r2, #0
 80056c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80056c6:	7ffb      	ldrb	r3, [r7, #31]
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3720      	adds	r7, #32
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}

080056d0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b08a      	sub	sp, #40	@ 0x28
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	60f8      	str	r0, [r7, #12]
 80056d8:	60b9      	str	r1, [r7, #8]
 80056da:	607a      	str	r2, [r7, #4]
 80056dc:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80056de:	2301      	movs	r3, #1
 80056e0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80056e2:	2300      	movs	r3, #0
 80056e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80056ee:	2b01      	cmp	r3, #1
 80056f0:	d101      	bne.n	80056f6 <HAL_SPI_TransmitReceive+0x26>
 80056f2:	2302      	movs	r3, #2
 80056f4:	e20a      	b.n	8005b0c <HAL_SPI_TransmitReceive+0x43c>
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2201      	movs	r2, #1
 80056fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80056fe:	f7fd f871 	bl	80027e4 <HAL_GetTick>
 8005702:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800570a:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005712:	887b      	ldrh	r3, [r7, #2]
 8005714:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005716:	887b      	ldrh	r3, [r7, #2]
 8005718:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800571a:	7efb      	ldrb	r3, [r7, #27]
 800571c:	2b01      	cmp	r3, #1
 800571e:	d00e      	beq.n	800573e <HAL_SPI_TransmitReceive+0x6e>
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005726:	d106      	bne.n	8005736 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d102      	bne.n	8005736 <HAL_SPI_TransmitReceive+0x66>
 8005730:	7efb      	ldrb	r3, [r7, #27]
 8005732:	2b04      	cmp	r3, #4
 8005734:	d003      	beq.n	800573e <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005736:	2302      	movs	r3, #2
 8005738:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800573c:	e1e0      	b.n	8005b00 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d005      	beq.n	8005750 <HAL_SPI_TransmitReceive+0x80>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d002      	beq.n	8005750 <HAL_SPI_TransmitReceive+0x80>
 800574a:	887b      	ldrh	r3, [r7, #2]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d103      	bne.n	8005758 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005750:	2301      	movs	r3, #1
 8005752:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8005756:	e1d3      	b.n	8005b00 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800575e:	b2db      	uxtb	r3, r3
 8005760:	2b04      	cmp	r3, #4
 8005762:	d003      	beq.n	800576c <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2205      	movs	r2, #5
 8005768:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2200      	movs	r2, #0
 8005770:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	687a      	ldr	r2, [r7, #4]
 8005776:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	887a      	ldrh	r2, [r7, #2]
 800577c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	887a      	ldrh	r2, [r7, #2]
 8005784:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	68ba      	ldr	r2, [r7, #8]
 800578c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	887a      	ldrh	r2, [r7, #2]
 8005792:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	887a      	ldrh	r2, [r7, #2]
 8005798:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2200      	movs	r2, #0
 800579e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2200      	movs	r2, #0
 80057a4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80057ae:	d802      	bhi.n	80057b6 <HAL_SPI_TransmitReceive+0xe6>
 80057b0:	8a3b      	ldrh	r3, [r7, #16]
 80057b2:	2b01      	cmp	r3, #1
 80057b4:	d908      	bls.n	80057c8 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	685a      	ldr	r2, [r3, #4]
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80057c4:	605a      	str	r2, [r3, #4]
 80057c6:	e007      	b.n	80057d8 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	685a      	ldr	r2, [r3, #4]
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80057d6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057e2:	2b40      	cmp	r3, #64	@ 0x40
 80057e4:	d007      	beq.n	80057f6 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80057f4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	68db      	ldr	r3, [r3, #12]
 80057fa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80057fe:	f240 8081 	bls.w	8005904 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d002      	beq.n	8005810 <HAL_SPI_TransmitReceive+0x140>
 800580a:	8a7b      	ldrh	r3, [r7, #18]
 800580c:	2b01      	cmp	r3, #1
 800580e:	d16d      	bne.n	80058ec <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005814:	881a      	ldrh	r2, [r3, #0]
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005820:	1c9a      	adds	r2, r3, #2
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800582a:	b29b      	uxth	r3, r3
 800582c:	3b01      	subs	r3, #1
 800582e:	b29a      	uxth	r2, r3
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005834:	e05a      	b.n	80058ec <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	f003 0302 	and.w	r3, r3, #2
 8005840:	2b02      	cmp	r3, #2
 8005842:	d11b      	bne.n	800587c <HAL_SPI_TransmitReceive+0x1ac>
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005848:	b29b      	uxth	r3, r3
 800584a:	2b00      	cmp	r3, #0
 800584c:	d016      	beq.n	800587c <HAL_SPI_TransmitReceive+0x1ac>
 800584e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005850:	2b01      	cmp	r3, #1
 8005852:	d113      	bne.n	800587c <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005858:	881a      	ldrh	r2, [r3, #0]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005864:	1c9a      	adds	r2, r3, #2
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800586e:	b29b      	uxth	r3, r3
 8005870:	3b01      	subs	r3, #1
 8005872:	b29a      	uxth	r2, r3
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005878:	2300      	movs	r3, #0
 800587a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	f003 0301 	and.w	r3, r3, #1
 8005886:	2b01      	cmp	r3, #1
 8005888:	d11c      	bne.n	80058c4 <HAL_SPI_TransmitReceive+0x1f4>
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005890:	b29b      	uxth	r3, r3
 8005892:	2b00      	cmp	r3, #0
 8005894:	d016      	beq.n	80058c4 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	68da      	ldr	r2, [r3, #12]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058a0:	b292      	uxth	r2, r2
 80058a2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058a8:	1c9a      	adds	r2, r3, #2
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	3b01      	subs	r3, #1
 80058b8:	b29a      	uxth	r2, r3
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80058c0:	2301      	movs	r3, #1
 80058c2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80058c4:	f7fc ff8e 	bl	80027e4 <HAL_GetTick>
 80058c8:	4602      	mov	r2, r0
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	1ad3      	subs	r3, r2, r3
 80058ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058d0:	429a      	cmp	r2, r3
 80058d2:	d80b      	bhi.n	80058ec <HAL_SPI_TransmitReceive+0x21c>
 80058d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058da:	d007      	beq.n	80058ec <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80058dc:	2303      	movs	r3, #3
 80058de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2201      	movs	r2, #1
 80058e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80058ea:	e109      	b.n	8005b00 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058f0:	b29b      	uxth	r3, r3
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d19f      	bne.n	8005836 <HAL_SPI_TransmitReceive+0x166>
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80058fc:	b29b      	uxth	r3, r3
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d199      	bne.n	8005836 <HAL_SPI_TransmitReceive+0x166>
 8005902:	e0e3      	b.n	8005acc <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d003      	beq.n	8005914 <HAL_SPI_TransmitReceive+0x244>
 800590c:	8a7b      	ldrh	r3, [r7, #18]
 800590e:	2b01      	cmp	r3, #1
 8005910:	f040 80cf 	bne.w	8005ab2 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005918:	b29b      	uxth	r3, r3
 800591a:	2b01      	cmp	r3, #1
 800591c:	d912      	bls.n	8005944 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005922:	881a      	ldrh	r2, [r3, #0]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800592e:	1c9a      	adds	r2, r3, #2
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005938:	b29b      	uxth	r3, r3
 800593a:	3b02      	subs	r3, #2
 800593c:	b29a      	uxth	r2, r3
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005942:	e0b6      	b.n	8005ab2 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	330c      	adds	r3, #12
 800594e:	7812      	ldrb	r2, [r2, #0]
 8005950:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005956:	1c5a      	adds	r2, r3, #1
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005960:	b29b      	uxth	r3, r3
 8005962:	3b01      	subs	r3, #1
 8005964:	b29a      	uxth	r2, r3
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800596a:	e0a2      	b.n	8005ab2 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	f003 0302 	and.w	r3, r3, #2
 8005976:	2b02      	cmp	r3, #2
 8005978:	d134      	bne.n	80059e4 <HAL_SPI_TransmitReceive+0x314>
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800597e:	b29b      	uxth	r3, r3
 8005980:	2b00      	cmp	r3, #0
 8005982:	d02f      	beq.n	80059e4 <HAL_SPI_TransmitReceive+0x314>
 8005984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005986:	2b01      	cmp	r3, #1
 8005988:	d12c      	bne.n	80059e4 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800598e:	b29b      	uxth	r3, r3
 8005990:	2b01      	cmp	r3, #1
 8005992:	d912      	bls.n	80059ba <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005998:	881a      	ldrh	r2, [r3, #0]
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059a4:	1c9a      	adds	r2, r3, #2
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	3b02      	subs	r3, #2
 80059b2:	b29a      	uxth	r2, r3
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80059b8:	e012      	b.n	80059e0 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	330c      	adds	r3, #12
 80059c4:	7812      	ldrb	r2, [r2, #0]
 80059c6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059cc:	1c5a      	adds	r2, r3, #1
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059d6:	b29b      	uxth	r3, r3
 80059d8:	3b01      	subs	r3, #1
 80059da:	b29a      	uxth	r2, r3
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80059e0:	2300      	movs	r3, #0
 80059e2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	f003 0301 	and.w	r3, r3, #1
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d148      	bne.n	8005a84 <HAL_SPI_TransmitReceive+0x3b4>
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80059f8:	b29b      	uxth	r3, r3
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d042      	beq.n	8005a84 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a04:	b29b      	uxth	r3, r3
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d923      	bls.n	8005a52 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	68da      	ldr	r2, [r3, #12]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a14:	b292      	uxth	r2, r2
 8005a16:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a1c:	1c9a      	adds	r2, r3, #2
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a28:	b29b      	uxth	r3, r3
 8005a2a:	3b02      	subs	r3, #2
 8005a2c:	b29a      	uxth	r2, r3
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a3a:	b29b      	uxth	r3, r3
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d81f      	bhi.n	8005a80 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	685a      	ldr	r2, [r3, #4]
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005a4e:	605a      	str	r2, [r3, #4]
 8005a50:	e016      	b.n	8005a80 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f103 020c 	add.w	r2, r3, #12
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a5e:	7812      	ldrb	r2, [r2, #0]
 8005a60:	b2d2      	uxtb	r2, r2
 8005a62:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a68:	1c5a      	adds	r2, r3, #1
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	3b01      	subs	r3, #1
 8005a78:	b29a      	uxth	r2, r3
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a80:	2301      	movs	r3, #1
 8005a82:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005a84:	f7fc feae 	bl	80027e4 <HAL_GetTick>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	69fb      	ldr	r3, [r7, #28]
 8005a8c:	1ad3      	subs	r3, r2, r3
 8005a8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a90:	429a      	cmp	r2, r3
 8005a92:	d803      	bhi.n	8005a9c <HAL_SPI_TransmitReceive+0x3cc>
 8005a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a9a:	d102      	bne.n	8005aa2 <HAL_SPI_TransmitReceive+0x3d2>
 8005a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d107      	bne.n	8005ab2 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8005aa2:	2303      	movs	r3, #3
 8005aa4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8005ab0:	e026      	b.n	8005b00 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	f47f af57 	bne.w	800596c <HAL_SPI_TransmitReceive+0x29c>
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	f47f af50 	bne.w	800596c <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005acc:	69fa      	ldr	r2, [r7, #28]
 8005ace:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005ad0:	68f8      	ldr	r0, [r7, #12]
 8005ad2:	f000 f93d 	bl	8005d50 <SPI_EndRxTxTransaction>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d005      	beq.n	8005ae8 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2220      	movs	r2, #32
 8005ae6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d003      	beq.n	8005af8 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8005af0:	2301      	movs	r3, #1
 8005af2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005af6:	e003      	b.n	8005b00 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2201      	movs	r2, #1
 8005afc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	2200      	movs	r2, #0
 8005b04:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005b08:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3728      	adds	r7, #40	@ 0x28
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}

08005b14 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b088      	sub	sp, #32
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	60f8      	str	r0, [r7, #12]
 8005b1c:	60b9      	str	r1, [r7, #8]
 8005b1e:	603b      	str	r3, [r7, #0]
 8005b20:	4613      	mov	r3, r2
 8005b22:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005b24:	f7fc fe5e 	bl	80027e4 <HAL_GetTick>
 8005b28:	4602      	mov	r2, r0
 8005b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b2c:	1a9b      	subs	r3, r3, r2
 8005b2e:	683a      	ldr	r2, [r7, #0]
 8005b30:	4413      	add	r3, r2
 8005b32:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005b34:	f7fc fe56 	bl	80027e4 <HAL_GetTick>
 8005b38:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005b3a:	4b39      	ldr	r3, [pc, #228]	@ (8005c20 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	015b      	lsls	r3, r3, #5
 8005b40:	0d1b      	lsrs	r3, r3, #20
 8005b42:	69fa      	ldr	r2, [r7, #28]
 8005b44:	fb02 f303 	mul.w	r3, r2, r3
 8005b48:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b4a:	e054      	b.n	8005bf6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b52:	d050      	beq.n	8005bf6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005b54:	f7fc fe46 	bl	80027e4 <HAL_GetTick>
 8005b58:	4602      	mov	r2, r0
 8005b5a:	69bb      	ldr	r3, [r7, #24]
 8005b5c:	1ad3      	subs	r3, r2, r3
 8005b5e:	69fa      	ldr	r2, [r7, #28]
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d902      	bls.n	8005b6a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005b64:	69fb      	ldr	r3, [r7, #28]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d13d      	bne.n	8005be6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	685a      	ldr	r2, [r3, #4]
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005b78:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b82:	d111      	bne.n	8005ba8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b8c:	d004      	beq.n	8005b98 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b96:	d107      	bne.n	8005ba8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	681a      	ldr	r2, [r3, #0]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ba6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bb0:	d10f      	bne.n	8005bd2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005bc0:	601a      	str	r2, [r3, #0]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005bd0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005be2:	2303      	movs	r3, #3
 8005be4:	e017      	b.n	8005c16 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d101      	bne.n	8005bf0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005bec:	2300      	movs	r3, #0
 8005bee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	3b01      	subs	r3, #1
 8005bf4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	689a      	ldr	r2, [r3, #8]
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	4013      	ands	r3, r2
 8005c00:	68ba      	ldr	r2, [r7, #8]
 8005c02:	429a      	cmp	r2, r3
 8005c04:	bf0c      	ite	eq
 8005c06:	2301      	moveq	r3, #1
 8005c08:	2300      	movne	r3, #0
 8005c0a:	b2db      	uxtb	r3, r3
 8005c0c:	461a      	mov	r2, r3
 8005c0e:	79fb      	ldrb	r3, [r7, #7]
 8005c10:	429a      	cmp	r2, r3
 8005c12:	d19b      	bne.n	8005b4c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005c14:	2300      	movs	r3, #0
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	3720      	adds	r7, #32
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}
 8005c1e:	bf00      	nop
 8005c20:	20000014 	.word	0x20000014

08005c24 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b08a      	sub	sp, #40	@ 0x28
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	60b9      	str	r1, [r7, #8]
 8005c2e:	607a      	str	r2, [r7, #4]
 8005c30:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005c32:	2300      	movs	r3, #0
 8005c34:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005c36:	f7fc fdd5 	bl	80027e4 <HAL_GetTick>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c3e:	1a9b      	subs	r3, r3, r2
 8005c40:	683a      	ldr	r2, [r7, #0]
 8005c42:	4413      	add	r3, r2
 8005c44:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005c46:	f7fc fdcd 	bl	80027e4 <HAL_GetTick>
 8005c4a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	330c      	adds	r3, #12
 8005c52:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005c54:	4b3d      	ldr	r3, [pc, #244]	@ (8005d4c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	4613      	mov	r3, r2
 8005c5a:	009b      	lsls	r3, r3, #2
 8005c5c:	4413      	add	r3, r2
 8005c5e:	00da      	lsls	r2, r3, #3
 8005c60:	1ad3      	subs	r3, r2, r3
 8005c62:	0d1b      	lsrs	r3, r3, #20
 8005c64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c66:	fb02 f303 	mul.w	r3, r2, r3
 8005c6a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005c6c:	e060      	b.n	8005d30 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005c74:	d107      	bne.n	8005c86 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d104      	bne.n	8005c86 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	781b      	ldrb	r3, [r3, #0]
 8005c80:	b2db      	uxtb	r3, r3
 8005c82:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005c84:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c8c:	d050      	beq.n	8005d30 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c8e:	f7fc fda9 	bl	80027e4 <HAL_GetTick>
 8005c92:	4602      	mov	r2, r0
 8005c94:	6a3b      	ldr	r3, [r7, #32]
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d902      	bls.n	8005ca4 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d13d      	bne.n	8005d20 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	685a      	ldr	r2, [r3, #4]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005cb2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cbc:	d111      	bne.n	8005ce2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cc6:	d004      	beq.n	8005cd2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cd0:	d107      	bne.n	8005ce2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ce0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ce6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005cea:	d10f      	bne.n	8005d0c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	681a      	ldr	r2, [r3, #0]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005cfa:	601a      	str	r2, [r3, #0]
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	681a      	ldr	r2, [r3, #0]
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d0a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2201      	movs	r2, #1
 8005d10:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2200      	movs	r2, #0
 8005d18:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005d1c:	2303      	movs	r3, #3
 8005d1e:	e010      	b.n	8005d42 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005d20:	69bb      	ldr	r3, [r7, #24]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d101      	bne.n	8005d2a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005d26:	2300      	movs	r3, #0
 8005d28:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005d2a:	69bb      	ldr	r3, [r7, #24]
 8005d2c:	3b01      	subs	r3, #1
 8005d2e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	689a      	ldr	r2, [r3, #8]
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	4013      	ands	r3, r2
 8005d3a:	687a      	ldr	r2, [r7, #4]
 8005d3c:	429a      	cmp	r2, r3
 8005d3e:	d196      	bne.n	8005c6e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005d40:	2300      	movs	r3, #0
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3728      	adds	r7, #40	@ 0x28
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}
 8005d4a:	bf00      	nop
 8005d4c:	20000014 	.word	0x20000014

08005d50 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b088      	sub	sp, #32
 8005d54:	af02      	add	r7, sp, #8
 8005d56:	60f8      	str	r0, [r7, #12]
 8005d58:	60b9      	str	r1, [r7, #8]
 8005d5a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	9300      	str	r3, [sp, #0]
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005d68:	68f8      	ldr	r0, [r7, #12]
 8005d6a:	f7ff ff5b 	bl	8005c24 <SPI_WaitFifoStateUntilTimeout>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d007      	beq.n	8005d84 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d78:	f043 0220 	orr.w	r2, r3, #32
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005d80:	2303      	movs	r3, #3
 8005d82:	e046      	b.n	8005e12 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005d84:	4b25      	ldr	r3, [pc, #148]	@ (8005e1c <SPI_EndRxTxTransaction+0xcc>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a25      	ldr	r2, [pc, #148]	@ (8005e20 <SPI_EndRxTxTransaction+0xd0>)
 8005d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d8e:	0d5b      	lsrs	r3, r3, #21
 8005d90:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005d94:	fb02 f303 	mul.w	r3, r2, r3
 8005d98:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005da2:	d112      	bne.n	8005dca <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	9300      	str	r3, [sp, #0]
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	2200      	movs	r2, #0
 8005dac:	2180      	movs	r1, #128	@ 0x80
 8005dae:	68f8      	ldr	r0, [r7, #12]
 8005db0:	f7ff feb0 	bl	8005b14 <SPI_WaitFlagStateUntilTimeout>
 8005db4:	4603      	mov	r3, r0
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d016      	beq.n	8005de8 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dbe:	f043 0220 	orr.w	r2, r3, #32
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005dc6:	2303      	movs	r3, #3
 8005dc8:	e023      	b.n	8005e12 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d00a      	beq.n	8005de6 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	3b01      	subs	r3, #1
 8005dd4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005de0:	2b80      	cmp	r3, #128	@ 0x80
 8005de2:	d0f2      	beq.n	8005dca <SPI_EndRxTxTransaction+0x7a>
 8005de4:	e000      	b.n	8005de8 <SPI_EndRxTxTransaction+0x98>
        break;
 8005de6:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	9300      	str	r3, [sp, #0]
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	2200      	movs	r2, #0
 8005df0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005df4:	68f8      	ldr	r0, [r7, #12]
 8005df6:	f7ff ff15 	bl	8005c24 <SPI_WaitFifoStateUntilTimeout>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d007      	beq.n	8005e10 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e04:	f043 0220 	orr.w	r2, r3, #32
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005e0c:	2303      	movs	r3, #3
 8005e0e:	e000      	b.n	8005e12 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8005e10:	2300      	movs	r3, #0
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3718      	adds	r7, #24
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
 8005e1a:	bf00      	nop
 8005e1c:	20000014 	.word	0x20000014
 8005e20:	165e9f81 	.word	0x165e9f81

08005e24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b082      	sub	sp, #8
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d101      	bne.n	8005e36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	e049      	b.n	8005eca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d106      	bne.n	8005e50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2200      	movs	r2, #0
 8005e46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f7fc f96c 	bl	8002128 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2202      	movs	r2, #2
 8005e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681a      	ldr	r2, [r3, #0]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	3304      	adds	r3, #4
 8005e60:	4619      	mov	r1, r3
 8005e62:	4610      	mov	r0, r2
 8005e64:	f000 fc0e 	bl	8006684 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2201      	movs	r2, #1
 8005e74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2201      	movs	r2, #1
 8005e84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2201      	movs	r2, #1
 8005e94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005ec8:	2300      	movs	r3, #0
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3708      	adds	r7, #8
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}
	...

08005ed4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b085      	sub	sp, #20
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ee2:	b2db      	uxtb	r3, r3
 8005ee4:	2b01      	cmp	r3, #1
 8005ee6:	d001      	beq.n	8005eec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005ee8:	2301      	movs	r3, #1
 8005eea:	e04c      	b.n	8005f86 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2202      	movs	r2, #2
 8005ef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a26      	ldr	r2, [pc, #152]	@ (8005f94 <HAL_TIM_Base_Start+0xc0>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d022      	beq.n	8005f44 <HAL_TIM_Base_Start+0x70>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f06:	d01d      	beq.n	8005f44 <HAL_TIM_Base_Start+0x70>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a22      	ldr	r2, [pc, #136]	@ (8005f98 <HAL_TIM_Base_Start+0xc4>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d018      	beq.n	8005f44 <HAL_TIM_Base_Start+0x70>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a21      	ldr	r2, [pc, #132]	@ (8005f9c <HAL_TIM_Base_Start+0xc8>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d013      	beq.n	8005f44 <HAL_TIM_Base_Start+0x70>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a1f      	ldr	r2, [pc, #124]	@ (8005fa0 <HAL_TIM_Base_Start+0xcc>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d00e      	beq.n	8005f44 <HAL_TIM_Base_Start+0x70>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a1e      	ldr	r2, [pc, #120]	@ (8005fa4 <HAL_TIM_Base_Start+0xd0>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d009      	beq.n	8005f44 <HAL_TIM_Base_Start+0x70>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a1c      	ldr	r2, [pc, #112]	@ (8005fa8 <HAL_TIM_Base_Start+0xd4>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d004      	beq.n	8005f44 <HAL_TIM_Base_Start+0x70>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a1b      	ldr	r2, [pc, #108]	@ (8005fac <HAL_TIM_Base_Start+0xd8>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d115      	bne.n	8005f70 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	689a      	ldr	r2, [r3, #8]
 8005f4a:	4b19      	ldr	r3, [pc, #100]	@ (8005fb0 <HAL_TIM_Base_Start+0xdc>)
 8005f4c:	4013      	ands	r3, r2
 8005f4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2b06      	cmp	r3, #6
 8005f54:	d015      	beq.n	8005f82 <HAL_TIM_Base_Start+0xae>
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f5c:	d011      	beq.n	8005f82 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f042 0201 	orr.w	r2, r2, #1
 8005f6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f6e:	e008      	b.n	8005f82 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f042 0201 	orr.w	r2, r2, #1
 8005f7e:	601a      	str	r2, [r3, #0]
 8005f80:	e000      	b.n	8005f84 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f82:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005f84:	2300      	movs	r3, #0
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3714      	adds	r7, #20
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr
 8005f92:	bf00      	nop
 8005f94:	40010000 	.word	0x40010000
 8005f98:	40000400 	.word	0x40000400
 8005f9c:	40000800 	.word	0x40000800
 8005fa0:	40000c00 	.word	0x40000c00
 8005fa4:	40010400 	.word	0x40010400
 8005fa8:	40014000 	.word	0x40014000
 8005fac:	40001800 	.word	0x40001800
 8005fb0:	00010007 	.word	0x00010007

08005fb4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	6a1a      	ldr	r2, [r3, #32]
 8005fc2:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005fc6:	4013      	ands	r3, r2
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d10f      	bne.n	8005fec <HAL_TIM_Base_Stop+0x38>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	6a1a      	ldr	r2, [r3, #32]
 8005fd2:	f240 4344 	movw	r3, #1092	@ 0x444
 8005fd6:	4013      	ands	r3, r2
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d107      	bne.n	8005fec <HAL_TIM_Base_Stop+0x38>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f022 0201 	bic.w	r2, r2, #1
 8005fea:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005ff4:	2300      	movs	r3, #0
}
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	370c      	adds	r7, #12
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006000:	4770      	bx	lr

08006002 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006002:	b580      	push	{r7, lr}
 8006004:	b082      	sub	sp, #8
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d101      	bne.n	8006014 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006010:	2301      	movs	r3, #1
 8006012:	e049      	b.n	80060a8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800601a:	b2db      	uxtb	r3, r3
 800601c:	2b00      	cmp	r3, #0
 800601e:	d106      	bne.n	800602e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2200      	movs	r2, #0
 8006024:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f7fc f80d 	bl	8002048 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2202      	movs	r2, #2
 8006032:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681a      	ldr	r2, [r3, #0]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	3304      	adds	r3, #4
 800603e:	4619      	mov	r1, r3
 8006040:	4610      	mov	r0, r2
 8006042:	f000 fb1f 	bl	8006684 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2201      	movs	r2, #1
 800604a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2201      	movs	r2, #1
 8006052:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2201      	movs	r2, #1
 800605a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2201      	movs	r2, #1
 8006062:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2201      	movs	r2, #1
 800606a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2201      	movs	r2, #1
 8006072:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2201      	movs	r2, #1
 800607a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2201      	movs	r2, #1
 8006082:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2201      	movs	r2, #1
 800608a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2201      	movs	r2, #1
 8006092:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2201      	movs	r2, #1
 800609a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2201      	movs	r2, #1
 80060a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80060a6:	2300      	movs	r3, #0
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3708      	adds	r7, #8
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}

080060b0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b086      	sub	sp, #24
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d101      	bne.n	80060c4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	e08f      	b.n	80061e4 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060ca:	b2db      	uxtb	r3, r3
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d106      	bne.n	80060de <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2200      	movs	r2, #0
 80060d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f7fb ffd9 	bl	8002090 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2202      	movs	r2, #2
 80060e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	6899      	ldr	r1, [r3, #8]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	4b3e      	ldr	r3, [pc, #248]	@ (80061ec <HAL_TIM_Encoder_Init+0x13c>)
 80060f2:	400b      	ands	r3, r1
 80060f4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	3304      	adds	r3, #4
 80060fe:	4619      	mov	r1, r3
 8006100:	4610      	mov	r0, r2
 8006102:	f000 fabf 	bl	8006684 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	699b      	ldr	r3, [r3, #24]
 8006114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	6a1b      	ldr	r3, [r3, #32]
 800611c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	697a      	ldr	r2, [r7, #20]
 8006124:	4313      	orrs	r3, r2
 8006126:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006128:	693a      	ldr	r2, [r7, #16]
 800612a:	4b31      	ldr	r3, [pc, #196]	@ (80061f0 <HAL_TIM_Encoder_Init+0x140>)
 800612c:	4013      	ands	r3, r2
 800612e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	689a      	ldr	r2, [r3, #8]
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	699b      	ldr	r3, [r3, #24]
 8006138:	021b      	lsls	r3, r3, #8
 800613a:	4313      	orrs	r3, r2
 800613c:	693a      	ldr	r2, [r7, #16]
 800613e:	4313      	orrs	r3, r2
 8006140:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006142:	693a      	ldr	r2, [r7, #16]
 8006144:	4b2b      	ldr	r3, [pc, #172]	@ (80061f4 <HAL_TIM_Encoder_Init+0x144>)
 8006146:	4013      	ands	r3, r2
 8006148:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800614a:	693a      	ldr	r2, [r7, #16]
 800614c:	4b2a      	ldr	r3, [pc, #168]	@ (80061f8 <HAL_TIM_Encoder_Init+0x148>)
 800614e:	4013      	ands	r3, r2
 8006150:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	68da      	ldr	r2, [r3, #12]
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	69db      	ldr	r3, [r3, #28]
 800615a:	021b      	lsls	r3, r3, #8
 800615c:	4313      	orrs	r3, r2
 800615e:	693a      	ldr	r2, [r7, #16]
 8006160:	4313      	orrs	r3, r2
 8006162:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	691b      	ldr	r3, [r3, #16]
 8006168:	011a      	lsls	r2, r3, #4
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	6a1b      	ldr	r3, [r3, #32]
 800616e:	031b      	lsls	r3, r3, #12
 8006170:	4313      	orrs	r3, r2
 8006172:	693a      	ldr	r2, [r7, #16]
 8006174:	4313      	orrs	r3, r2
 8006176:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800617e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006186:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	685a      	ldr	r2, [r3, #4]
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	695b      	ldr	r3, [r3, #20]
 8006190:	011b      	lsls	r3, r3, #4
 8006192:	4313      	orrs	r3, r2
 8006194:	68fa      	ldr	r2, [r7, #12]
 8006196:	4313      	orrs	r3, r2
 8006198:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	697a      	ldr	r2, [r7, #20]
 80061a0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	693a      	ldr	r2, [r7, #16]
 80061a8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	68fa      	ldr	r2, [r7, #12]
 80061b0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2201      	movs	r2, #1
 80061b6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2201      	movs	r2, #1
 80061be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2201      	movs	r2, #1
 80061c6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2201      	movs	r2, #1
 80061ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2201      	movs	r2, #1
 80061d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2201      	movs	r2, #1
 80061de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80061e2:	2300      	movs	r3, #0
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3718      	adds	r7, #24
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	fffebff8 	.word	0xfffebff8
 80061f0:	fffffcfc 	.word	0xfffffcfc
 80061f4:	fffff3f3 	.word	0xfffff3f3
 80061f8:	ffff0f0f 	.word	0xffff0f0f

080061fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b084      	sub	sp, #16
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	68db      	ldr	r3, [r3, #12]
 800620a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	691b      	ldr	r3, [r3, #16]
 8006212:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	f003 0302 	and.w	r3, r3, #2
 800621a:	2b00      	cmp	r3, #0
 800621c:	d020      	beq.n	8006260 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f003 0302 	and.w	r3, r3, #2
 8006224:	2b00      	cmp	r3, #0
 8006226:	d01b      	beq.n	8006260 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f06f 0202 	mvn.w	r2, #2
 8006230:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2201      	movs	r2, #1
 8006236:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	f003 0303 	and.w	r3, r3, #3
 8006242:	2b00      	cmp	r3, #0
 8006244:	d003      	beq.n	800624e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f000 fa08 	bl	800665c <HAL_TIM_IC_CaptureCallback>
 800624c:	e005      	b.n	800625a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f000 f9fa 	bl	8006648 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f7fb f853 	bl	8001300 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2200      	movs	r2, #0
 800625e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	f003 0304 	and.w	r3, r3, #4
 8006266:	2b00      	cmp	r3, #0
 8006268:	d020      	beq.n	80062ac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	f003 0304 	and.w	r3, r3, #4
 8006270:	2b00      	cmp	r3, #0
 8006272:	d01b      	beq.n	80062ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f06f 0204 	mvn.w	r2, #4
 800627c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2202      	movs	r2, #2
 8006282:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	699b      	ldr	r3, [r3, #24]
 800628a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800628e:	2b00      	cmp	r3, #0
 8006290:	d003      	beq.n	800629a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f000 f9e2 	bl	800665c <HAL_TIM_IC_CaptureCallback>
 8006298:	e005      	b.n	80062a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f000 f9d4 	bl	8006648 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	f7fb f82d 	bl	8001300 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	f003 0308 	and.w	r3, r3, #8
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d020      	beq.n	80062f8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f003 0308 	and.w	r3, r3, #8
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d01b      	beq.n	80062f8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f06f 0208 	mvn.w	r2, #8
 80062c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2204      	movs	r2, #4
 80062ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	69db      	ldr	r3, [r3, #28]
 80062d6:	f003 0303 	and.w	r3, r3, #3
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d003      	beq.n	80062e6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f000 f9bc 	bl	800665c <HAL_TIM_IC_CaptureCallback>
 80062e4:	e005      	b.n	80062f2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f000 f9ae 	bl	8006648 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f7fb f807 	bl	8001300 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	f003 0310 	and.w	r3, r3, #16
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d020      	beq.n	8006344 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f003 0310 	and.w	r3, r3, #16
 8006308:	2b00      	cmp	r3, #0
 800630a:	d01b      	beq.n	8006344 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f06f 0210 	mvn.w	r2, #16
 8006314:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2208      	movs	r2, #8
 800631a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	69db      	ldr	r3, [r3, #28]
 8006322:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006326:	2b00      	cmp	r3, #0
 8006328:	d003      	beq.n	8006332 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f000 f996 	bl	800665c <HAL_TIM_IC_CaptureCallback>
 8006330:	e005      	b.n	800633e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f000 f988 	bl	8006648 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f7fa ffe1 	bl	8001300 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	f003 0301 	and.w	r3, r3, #1
 800634a:	2b00      	cmp	r3, #0
 800634c:	d00c      	beq.n	8006368 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	f003 0301 	and.w	r3, r3, #1
 8006354:	2b00      	cmp	r3, #0
 8006356:	d007      	beq.n	8006368 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f06f 0201 	mvn.w	r2, #1
 8006360:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f000 f966 	bl	8006634 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800636e:	2b00      	cmp	r3, #0
 8006370:	d104      	bne.n	800637c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006378:	2b00      	cmp	r3, #0
 800637a:	d00c      	beq.n	8006396 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006382:	2b00      	cmp	r3, #0
 8006384:	d007      	beq.n	8006396 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800638e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	f000 fd19 	bl	8006dc8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800639c:	2b00      	cmp	r3, #0
 800639e:	d00c      	beq.n	80063ba <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d007      	beq.n	80063ba <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80063b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80063b4:	6878      	ldr	r0, [r7, #4]
 80063b6:	f000 fd11 	bl	8006ddc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d00c      	beq.n	80063de <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d007      	beq.n	80063de <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80063d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80063d8:	6878      	ldr	r0, [r7, #4]
 80063da:	f000 f949 	bl	8006670 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	f003 0320 	and.w	r3, r3, #32
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d00c      	beq.n	8006402 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	f003 0320 	and.w	r3, r3, #32
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d007      	beq.n	8006402 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f06f 0220 	mvn.w	r2, #32
 80063fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	f000 fcd9 	bl	8006db4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006402:	bf00      	nop
 8006404:	3710      	adds	r7, #16
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}
	...

0800640c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b086      	sub	sp, #24
 8006410:	af00      	add	r7, sp, #0
 8006412:	60f8      	str	r0, [r7, #12]
 8006414:	60b9      	str	r1, [r7, #8]
 8006416:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006418:	2300      	movs	r3, #0
 800641a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006422:	2b01      	cmp	r3, #1
 8006424:	d101      	bne.n	800642a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006426:	2302      	movs	r3, #2
 8006428:	e0ff      	b.n	800662a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2201      	movs	r2, #1
 800642e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2b14      	cmp	r3, #20
 8006436:	f200 80f0 	bhi.w	800661a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800643a:	a201      	add	r2, pc, #4	@ (adr r2, 8006440 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800643c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006440:	08006495 	.word	0x08006495
 8006444:	0800661b 	.word	0x0800661b
 8006448:	0800661b 	.word	0x0800661b
 800644c:	0800661b 	.word	0x0800661b
 8006450:	080064d5 	.word	0x080064d5
 8006454:	0800661b 	.word	0x0800661b
 8006458:	0800661b 	.word	0x0800661b
 800645c:	0800661b 	.word	0x0800661b
 8006460:	08006517 	.word	0x08006517
 8006464:	0800661b 	.word	0x0800661b
 8006468:	0800661b 	.word	0x0800661b
 800646c:	0800661b 	.word	0x0800661b
 8006470:	08006557 	.word	0x08006557
 8006474:	0800661b 	.word	0x0800661b
 8006478:	0800661b 	.word	0x0800661b
 800647c:	0800661b 	.word	0x0800661b
 8006480:	08006599 	.word	0x08006599
 8006484:	0800661b 	.word	0x0800661b
 8006488:	0800661b 	.word	0x0800661b
 800648c:	0800661b 	.word	0x0800661b
 8006490:	080065d9 	.word	0x080065d9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	68b9      	ldr	r1, [r7, #8]
 800649a:	4618      	mov	r0, r3
 800649c:	f000 f99e 	bl	80067dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	699a      	ldr	r2, [r3, #24]
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f042 0208 	orr.w	r2, r2, #8
 80064ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	699a      	ldr	r2, [r3, #24]
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f022 0204 	bic.w	r2, r2, #4
 80064be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	6999      	ldr	r1, [r3, #24]
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	691a      	ldr	r2, [r3, #16]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	430a      	orrs	r2, r1
 80064d0:	619a      	str	r2, [r3, #24]
      break;
 80064d2:	e0a5      	b.n	8006620 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	68b9      	ldr	r1, [r7, #8]
 80064da:	4618      	mov	r0, r3
 80064dc:	f000 f9f0 	bl	80068c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	699a      	ldr	r2, [r3, #24]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80064ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	699a      	ldr	r2, [r3, #24]
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	6999      	ldr	r1, [r3, #24]
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	691b      	ldr	r3, [r3, #16]
 800650a:	021a      	lsls	r2, r3, #8
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	430a      	orrs	r2, r1
 8006512:	619a      	str	r2, [r3, #24]
      break;
 8006514:	e084      	b.n	8006620 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	68b9      	ldr	r1, [r7, #8]
 800651c:	4618      	mov	r0, r3
 800651e:	f000 fa47 	bl	80069b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	69da      	ldr	r2, [r3, #28]
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f042 0208 	orr.w	r2, r2, #8
 8006530:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	69da      	ldr	r2, [r3, #28]
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f022 0204 	bic.w	r2, r2, #4
 8006540:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	69d9      	ldr	r1, [r3, #28]
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	691a      	ldr	r2, [r3, #16]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	430a      	orrs	r2, r1
 8006552:	61da      	str	r2, [r3, #28]
      break;
 8006554:	e064      	b.n	8006620 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	68b9      	ldr	r1, [r7, #8]
 800655c:	4618      	mov	r0, r3
 800655e:	f000 fa9d 	bl	8006a9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	69da      	ldr	r2, [r3, #28]
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006570:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	69da      	ldr	r2, [r3, #28]
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006580:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	69d9      	ldr	r1, [r3, #28]
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	691b      	ldr	r3, [r3, #16]
 800658c:	021a      	lsls	r2, r3, #8
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	430a      	orrs	r2, r1
 8006594:	61da      	str	r2, [r3, #28]
      break;
 8006596:	e043      	b.n	8006620 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	68b9      	ldr	r1, [r7, #8]
 800659e:	4618      	mov	r0, r3
 80065a0:	f000 fad4 	bl	8006b4c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f042 0208 	orr.w	r2, r2, #8
 80065b2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f022 0204 	bic.w	r2, r2, #4
 80065c2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	691a      	ldr	r2, [r3, #16]
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	430a      	orrs	r2, r1
 80065d4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80065d6:	e023      	b.n	8006620 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	68b9      	ldr	r1, [r7, #8]
 80065de:	4618      	mov	r0, r3
 80065e0:	f000 fb06 	bl	8006bf0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065f2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006602:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	691b      	ldr	r3, [r3, #16]
 800660e:	021a      	lsls	r2, r3, #8
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	430a      	orrs	r2, r1
 8006616:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006618:	e002      	b.n	8006620 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800661a:	2301      	movs	r3, #1
 800661c:	75fb      	strb	r3, [r7, #23]
      break;
 800661e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2200      	movs	r2, #0
 8006624:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006628:	7dfb      	ldrb	r3, [r7, #23]
}
 800662a:	4618      	mov	r0, r3
 800662c:	3718      	adds	r7, #24
 800662e:	46bd      	mov	sp, r7
 8006630:	bd80      	pop	{r7, pc}
 8006632:	bf00      	nop

08006634 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006634:	b480      	push	{r7}
 8006636:	b083      	sub	sp, #12
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800663c:	bf00      	nop
 800663e:	370c      	adds	r7, #12
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr

08006648 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006648:	b480      	push	{r7}
 800664a:	b083      	sub	sp, #12
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006650:	bf00      	nop
 8006652:	370c      	adds	r7, #12
 8006654:	46bd      	mov	sp, r7
 8006656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665a:	4770      	bx	lr

0800665c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800665c:	b480      	push	{r7}
 800665e:	b083      	sub	sp, #12
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006664:	bf00      	nop
 8006666:	370c      	adds	r7, #12
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr

08006670 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006670:	b480      	push	{r7}
 8006672:	b083      	sub	sp, #12
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006678:	bf00      	nop
 800667a:	370c      	adds	r7, #12
 800667c:	46bd      	mov	sp, r7
 800667e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006682:	4770      	bx	lr

08006684 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006684:	b480      	push	{r7}
 8006686:	b085      	sub	sp, #20
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	4a46      	ldr	r2, [pc, #280]	@ (80067b0 <TIM_Base_SetConfig+0x12c>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d013      	beq.n	80066c4 <TIM_Base_SetConfig+0x40>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066a2:	d00f      	beq.n	80066c4 <TIM_Base_SetConfig+0x40>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	4a43      	ldr	r2, [pc, #268]	@ (80067b4 <TIM_Base_SetConfig+0x130>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d00b      	beq.n	80066c4 <TIM_Base_SetConfig+0x40>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	4a42      	ldr	r2, [pc, #264]	@ (80067b8 <TIM_Base_SetConfig+0x134>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d007      	beq.n	80066c4 <TIM_Base_SetConfig+0x40>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	4a41      	ldr	r2, [pc, #260]	@ (80067bc <TIM_Base_SetConfig+0x138>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d003      	beq.n	80066c4 <TIM_Base_SetConfig+0x40>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	4a40      	ldr	r2, [pc, #256]	@ (80067c0 <TIM_Base_SetConfig+0x13c>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d108      	bne.n	80066d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	68fa      	ldr	r2, [r7, #12]
 80066d2:	4313      	orrs	r3, r2
 80066d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	4a35      	ldr	r2, [pc, #212]	@ (80067b0 <TIM_Base_SetConfig+0x12c>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d02b      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066e4:	d027      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	4a32      	ldr	r2, [pc, #200]	@ (80067b4 <TIM_Base_SetConfig+0x130>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d023      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	4a31      	ldr	r2, [pc, #196]	@ (80067b8 <TIM_Base_SetConfig+0x134>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d01f      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	4a30      	ldr	r2, [pc, #192]	@ (80067bc <TIM_Base_SetConfig+0x138>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d01b      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	4a2f      	ldr	r2, [pc, #188]	@ (80067c0 <TIM_Base_SetConfig+0x13c>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d017      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	4a2e      	ldr	r2, [pc, #184]	@ (80067c4 <TIM_Base_SetConfig+0x140>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d013      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	4a2d      	ldr	r2, [pc, #180]	@ (80067c8 <TIM_Base_SetConfig+0x144>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d00f      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	4a2c      	ldr	r2, [pc, #176]	@ (80067cc <TIM_Base_SetConfig+0x148>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d00b      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	4a2b      	ldr	r2, [pc, #172]	@ (80067d0 <TIM_Base_SetConfig+0x14c>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d007      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	4a2a      	ldr	r2, [pc, #168]	@ (80067d4 <TIM_Base_SetConfig+0x150>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d003      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	4a29      	ldr	r2, [pc, #164]	@ (80067d8 <TIM_Base_SetConfig+0x154>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d108      	bne.n	8006748 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800673c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	68db      	ldr	r3, [r3, #12]
 8006742:	68fa      	ldr	r2, [r7, #12]
 8006744:	4313      	orrs	r3, r2
 8006746:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	695b      	ldr	r3, [r3, #20]
 8006752:	4313      	orrs	r3, r2
 8006754:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	68fa      	ldr	r2, [r7, #12]
 800675a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	689a      	ldr	r2, [r3, #8]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	4a10      	ldr	r2, [pc, #64]	@ (80067b0 <TIM_Base_SetConfig+0x12c>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d003      	beq.n	800677c <TIM_Base_SetConfig+0xf8>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	4a12      	ldr	r2, [pc, #72]	@ (80067c0 <TIM_Base_SetConfig+0x13c>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d103      	bne.n	8006784 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	691a      	ldr	r2, [r3, #16]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2201      	movs	r2, #1
 8006788:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	691b      	ldr	r3, [r3, #16]
 800678e:	f003 0301 	and.w	r3, r3, #1
 8006792:	2b01      	cmp	r3, #1
 8006794:	d105      	bne.n	80067a2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	691b      	ldr	r3, [r3, #16]
 800679a:	f023 0201 	bic.w	r2, r3, #1
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	611a      	str	r2, [r3, #16]
  }
}
 80067a2:	bf00      	nop
 80067a4:	3714      	adds	r7, #20
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr
 80067ae:	bf00      	nop
 80067b0:	40010000 	.word	0x40010000
 80067b4:	40000400 	.word	0x40000400
 80067b8:	40000800 	.word	0x40000800
 80067bc:	40000c00 	.word	0x40000c00
 80067c0:	40010400 	.word	0x40010400
 80067c4:	40014000 	.word	0x40014000
 80067c8:	40014400 	.word	0x40014400
 80067cc:	40014800 	.word	0x40014800
 80067d0:	40001800 	.word	0x40001800
 80067d4:	40001c00 	.word	0x40001c00
 80067d8:	40002000 	.word	0x40002000

080067dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067dc:	b480      	push	{r7}
 80067de:	b087      	sub	sp, #28
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
 80067e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6a1b      	ldr	r3, [r3, #32]
 80067ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6a1b      	ldr	r3, [r3, #32]
 80067f0:	f023 0201 	bic.w	r2, r3, #1
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	699b      	ldr	r3, [r3, #24]
 8006802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006804:	68fa      	ldr	r2, [r7, #12]
 8006806:	4b2b      	ldr	r3, [pc, #172]	@ (80068b4 <TIM_OC1_SetConfig+0xd8>)
 8006808:	4013      	ands	r3, r2
 800680a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	f023 0303 	bic.w	r3, r3, #3
 8006812:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	68fa      	ldr	r2, [r7, #12]
 800681a:	4313      	orrs	r3, r2
 800681c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	f023 0302 	bic.w	r3, r3, #2
 8006824:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	689b      	ldr	r3, [r3, #8]
 800682a:	697a      	ldr	r2, [r7, #20]
 800682c:	4313      	orrs	r3, r2
 800682e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	4a21      	ldr	r2, [pc, #132]	@ (80068b8 <TIM_OC1_SetConfig+0xdc>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d003      	beq.n	8006840 <TIM_OC1_SetConfig+0x64>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	4a20      	ldr	r2, [pc, #128]	@ (80068bc <TIM_OC1_SetConfig+0xe0>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d10c      	bne.n	800685a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	f023 0308 	bic.w	r3, r3, #8
 8006846:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	68db      	ldr	r3, [r3, #12]
 800684c:	697a      	ldr	r2, [r7, #20]
 800684e:	4313      	orrs	r3, r2
 8006850:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	f023 0304 	bic.w	r3, r3, #4
 8006858:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a16      	ldr	r2, [pc, #88]	@ (80068b8 <TIM_OC1_SetConfig+0xdc>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d003      	beq.n	800686a <TIM_OC1_SetConfig+0x8e>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	4a15      	ldr	r2, [pc, #84]	@ (80068bc <TIM_OC1_SetConfig+0xe0>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d111      	bne.n	800688e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006870:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006878:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	695b      	ldr	r3, [r3, #20]
 800687e:	693a      	ldr	r2, [r7, #16]
 8006880:	4313      	orrs	r3, r2
 8006882:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	699b      	ldr	r3, [r3, #24]
 8006888:	693a      	ldr	r2, [r7, #16]
 800688a:	4313      	orrs	r3, r2
 800688c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	693a      	ldr	r2, [r7, #16]
 8006892:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	68fa      	ldr	r2, [r7, #12]
 8006898:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	685a      	ldr	r2, [r3, #4]
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	697a      	ldr	r2, [r7, #20]
 80068a6:	621a      	str	r2, [r3, #32]
}
 80068a8:	bf00      	nop
 80068aa:	371c      	adds	r7, #28
 80068ac:	46bd      	mov	sp, r7
 80068ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b2:	4770      	bx	lr
 80068b4:	fffeff8f 	.word	0xfffeff8f
 80068b8:	40010000 	.word	0x40010000
 80068bc:	40010400 	.word	0x40010400

080068c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b087      	sub	sp, #28
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
 80068c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6a1b      	ldr	r3, [r3, #32]
 80068ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6a1b      	ldr	r3, [r3, #32]
 80068d4:	f023 0210 	bic.w	r2, r3, #16
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	699b      	ldr	r3, [r3, #24]
 80068e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80068e8:	68fa      	ldr	r2, [r7, #12]
 80068ea:	4b2e      	ldr	r3, [pc, #184]	@ (80069a4 <TIM_OC2_SetConfig+0xe4>)
 80068ec:	4013      	ands	r3, r2
 80068ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	021b      	lsls	r3, r3, #8
 80068fe:	68fa      	ldr	r2, [r7, #12]
 8006900:	4313      	orrs	r3, r2
 8006902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	f023 0320 	bic.w	r3, r3, #32
 800690a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	011b      	lsls	r3, r3, #4
 8006912:	697a      	ldr	r2, [r7, #20]
 8006914:	4313      	orrs	r3, r2
 8006916:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	4a23      	ldr	r2, [pc, #140]	@ (80069a8 <TIM_OC2_SetConfig+0xe8>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d003      	beq.n	8006928 <TIM_OC2_SetConfig+0x68>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	4a22      	ldr	r2, [pc, #136]	@ (80069ac <TIM_OC2_SetConfig+0xec>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d10d      	bne.n	8006944 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800692e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	68db      	ldr	r3, [r3, #12]
 8006934:	011b      	lsls	r3, r3, #4
 8006936:	697a      	ldr	r2, [r7, #20]
 8006938:	4313      	orrs	r3, r2
 800693a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006942:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	4a18      	ldr	r2, [pc, #96]	@ (80069a8 <TIM_OC2_SetConfig+0xe8>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d003      	beq.n	8006954 <TIM_OC2_SetConfig+0x94>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	4a17      	ldr	r2, [pc, #92]	@ (80069ac <TIM_OC2_SetConfig+0xec>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d113      	bne.n	800697c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800695a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006962:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	695b      	ldr	r3, [r3, #20]
 8006968:	009b      	lsls	r3, r3, #2
 800696a:	693a      	ldr	r2, [r7, #16]
 800696c:	4313      	orrs	r3, r2
 800696e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	699b      	ldr	r3, [r3, #24]
 8006974:	009b      	lsls	r3, r3, #2
 8006976:	693a      	ldr	r2, [r7, #16]
 8006978:	4313      	orrs	r3, r2
 800697a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	693a      	ldr	r2, [r7, #16]
 8006980:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	68fa      	ldr	r2, [r7, #12]
 8006986:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	685a      	ldr	r2, [r3, #4]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	697a      	ldr	r2, [r7, #20]
 8006994:	621a      	str	r2, [r3, #32]
}
 8006996:	bf00      	nop
 8006998:	371c      	adds	r7, #28
 800699a:	46bd      	mov	sp, r7
 800699c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a0:	4770      	bx	lr
 80069a2:	bf00      	nop
 80069a4:	feff8fff 	.word	0xfeff8fff
 80069a8:	40010000 	.word	0x40010000
 80069ac:	40010400 	.word	0x40010400

080069b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b087      	sub	sp, #28
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6a1b      	ldr	r3, [r3, #32]
 80069be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6a1b      	ldr	r3, [r3, #32]
 80069c4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	685b      	ldr	r3, [r3, #4]
 80069d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	69db      	ldr	r3, [r3, #28]
 80069d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80069d8:	68fa      	ldr	r2, [r7, #12]
 80069da:	4b2d      	ldr	r3, [pc, #180]	@ (8006a90 <TIM_OC3_SetConfig+0xe0>)
 80069dc:	4013      	ands	r3, r2
 80069de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f023 0303 	bic.w	r3, r3, #3
 80069e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	68fa      	ldr	r2, [r7, #12]
 80069ee:	4313      	orrs	r3, r2
 80069f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80069f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	689b      	ldr	r3, [r3, #8]
 80069fe:	021b      	lsls	r3, r3, #8
 8006a00:	697a      	ldr	r2, [r7, #20]
 8006a02:	4313      	orrs	r3, r2
 8006a04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	4a22      	ldr	r2, [pc, #136]	@ (8006a94 <TIM_OC3_SetConfig+0xe4>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d003      	beq.n	8006a16 <TIM_OC3_SetConfig+0x66>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	4a21      	ldr	r2, [pc, #132]	@ (8006a98 <TIM_OC3_SetConfig+0xe8>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d10d      	bne.n	8006a32 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006a1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	68db      	ldr	r3, [r3, #12]
 8006a22:	021b      	lsls	r3, r3, #8
 8006a24:	697a      	ldr	r2, [r7, #20]
 8006a26:	4313      	orrs	r3, r2
 8006a28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006a30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	4a17      	ldr	r2, [pc, #92]	@ (8006a94 <TIM_OC3_SetConfig+0xe4>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d003      	beq.n	8006a42 <TIM_OC3_SetConfig+0x92>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	4a16      	ldr	r2, [pc, #88]	@ (8006a98 <TIM_OC3_SetConfig+0xe8>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d113      	bne.n	8006a6a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006a42:	693b      	ldr	r3, [r7, #16]
 8006a44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006a48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006a50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	695b      	ldr	r3, [r3, #20]
 8006a56:	011b      	lsls	r3, r3, #4
 8006a58:	693a      	ldr	r2, [r7, #16]
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	699b      	ldr	r3, [r3, #24]
 8006a62:	011b      	lsls	r3, r3, #4
 8006a64:	693a      	ldr	r2, [r7, #16]
 8006a66:	4313      	orrs	r3, r2
 8006a68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	693a      	ldr	r2, [r7, #16]
 8006a6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	68fa      	ldr	r2, [r7, #12]
 8006a74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	685a      	ldr	r2, [r3, #4]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	697a      	ldr	r2, [r7, #20]
 8006a82:	621a      	str	r2, [r3, #32]
}
 8006a84:	bf00      	nop
 8006a86:	371c      	adds	r7, #28
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8e:	4770      	bx	lr
 8006a90:	fffeff8f 	.word	0xfffeff8f
 8006a94:	40010000 	.word	0x40010000
 8006a98:	40010400 	.word	0x40010400

08006a9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b087      	sub	sp, #28
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
 8006aa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6a1b      	ldr	r3, [r3, #32]
 8006aaa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6a1b      	ldr	r3, [r3, #32]
 8006ab0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	69db      	ldr	r3, [r3, #28]
 8006ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006ac4:	68fa      	ldr	r2, [r7, #12]
 8006ac6:	4b1e      	ldr	r3, [pc, #120]	@ (8006b40 <TIM_OC4_SetConfig+0xa4>)
 8006ac8:	4013      	ands	r3, r2
 8006aca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ad2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	021b      	lsls	r3, r3, #8
 8006ada:	68fa      	ldr	r2, [r7, #12]
 8006adc:	4313      	orrs	r3, r2
 8006ade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006ae0:	693b      	ldr	r3, [r7, #16]
 8006ae2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006ae6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	689b      	ldr	r3, [r3, #8]
 8006aec:	031b      	lsls	r3, r3, #12
 8006aee:	693a      	ldr	r2, [r7, #16]
 8006af0:	4313      	orrs	r3, r2
 8006af2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	4a13      	ldr	r2, [pc, #76]	@ (8006b44 <TIM_OC4_SetConfig+0xa8>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d003      	beq.n	8006b04 <TIM_OC4_SetConfig+0x68>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	4a12      	ldr	r2, [pc, #72]	@ (8006b48 <TIM_OC4_SetConfig+0xac>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d109      	bne.n	8006b18 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b0a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	695b      	ldr	r3, [r3, #20]
 8006b10:	019b      	lsls	r3, r3, #6
 8006b12:	697a      	ldr	r2, [r7, #20]
 8006b14:	4313      	orrs	r3, r2
 8006b16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	697a      	ldr	r2, [r7, #20]
 8006b1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	68fa      	ldr	r2, [r7, #12]
 8006b22:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	685a      	ldr	r2, [r3, #4]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	693a      	ldr	r2, [r7, #16]
 8006b30:	621a      	str	r2, [r3, #32]
}
 8006b32:	bf00      	nop
 8006b34:	371c      	adds	r7, #28
 8006b36:	46bd      	mov	sp, r7
 8006b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3c:	4770      	bx	lr
 8006b3e:	bf00      	nop
 8006b40:	feff8fff 	.word	0xfeff8fff
 8006b44:	40010000 	.word	0x40010000
 8006b48:	40010400 	.word	0x40010400

08006b4c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b087      	sub	sp, #28
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
 8006b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6a1b      	ldr	r3, [r3, #32]
 8006b5a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6a1b      	ldr	r3, [r3, #32]
 8006b60:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006b74:	68fa      	ldr	r2, [r7, #12]
 8006b76:	4b1b      	ldr	r3, [pc, #108]	@ (8006be4 <TIM_OC5_SetConfig+0x98>)
 8006b78:	4013      	ands	r3, r2
 8006b7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	68fa      	ldr	r2, [r7, #12]
 8006b82:	4313      	orrs	r3, r2
 8006b84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006b8c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	041b      	lsls	r3, r3, #16
 8006b94:	693a      	ldr	r2, [r7, #16]
 8006b96:	4313      	orrs	r3, r2
 8006b98:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	4a12      	ldr	r2, [pc, #72]	@ (8006be8 <TIM_OC5_SetConfig+0x9c>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d003      	beq.n	8006baa <TIM_OC5_SetConfig+0x5e>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	4a11      	ldr	r2, [pc, #68]	@ (8006bec <TIM_OC5_SetConfig+0xa0>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d109      	bne.n	8006bbe <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bb0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	695b      	ldr	r3, [r3, #20]
 8006bb6:	021b      	lsls	r3, r3, #8
 8006bb8:	697a      	ldr	r2, [r7, #20]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	697a      	ldr	r2, [r7, #20]
 8006bc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	68fa      	ldr	r2, [r7, #12]
 8006bc8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	685a      	ldr	r2, [r3, #4]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	693a      	ldr	r2, [r7, #16]
 8006bd6:	621a      	str	r2, [r3, #32]
}
 8006bd8:	bf00      	nop
 8006bda:	371c      	adds	r7, #28
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr
 8006be4:	fffeff8f 	.word	0xfffeff8f
 8006be8:	40010000 	.word	0x40010000
 8006bec:	40010400 	.word	0x40010400

08006bf0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b087      	sub	sp, #28
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a1b      	ldr	r3, [r3, #32]
 8006bfe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6a1b      	ldr	r3, [r3, #32]
 8006c04:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	685b      	ldr	r3, [r3, #4]
 8006c10:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006c18:	68fa      	ldr	r2, [r7, #12]
 8006c1a:	4b1c      	ldr	r3, [pc, #112]	@ (8006c8c <TIM_OC6_SetConfig+0x9c>)
 8006c1c:	4013      	ands	r3, r2
 8006c1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	021b      	lsls	r3, r3, #8
 8006c26:	68fa      	ldr	r2, [r7, #12]
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006c32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	689b      	ldr	r3, [r3, #8]
 8006c38:	051b      	lsls	r3, r3, #20
 8006c3a:	693a      	ldr	r2, [r7, #16]
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	4a13      	ldr	r2, [pc, #76]	@ (8006c90 <TIM_OC6_SetConfig+0xa0>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d003      	beq.n	8006c50 <TIM_OC6_SetConfig+0x60>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	4a12      	ldr	r2, [pc, #72]	@ (8006c94 <TIM_OC6_SetConfig+0xa4>)
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d109      	bne.n	8006c64 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006c56:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	695b      	ldr	r3, [r3, #20]
 8006c5c:	029b      	lsls	r3, r3, #10
 8006c5e:	697a      	ldr	r2, [r7, #20]
 8006c60:	4313      	orrs	r3, r2
 8006c62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	697a      	ldr	r2, [r7, #20]
 8006c68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	68fa      	ldr	r2, [r7, #12]
 8006c6e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	685a      	ldr	r2, [r3, #4]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	693a      	ldr	r2, [r7, #16]
 8006c7c:	621a      	str	r2, [r3, #32]
}
 8006c7e:	bf00      	nop
 8006c80:	371c      	adds	r7, #28
 8006c82:	46bd      	mov	sp, r7
 8006c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c88:	4770      	bx	lr
 8006c8a:	bf00      	nop
 8006c8c:	feff8fff 	.word	0xfeff8fff
 8006c90:	40010000 	.word	0x40010000
 8006c94:	40010400 	.word	0x40010400

08006c98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b085      	sub	sp, #20
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
 8006ca0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ca8:	2b01      	cmp	r3, #1
 8006caa:	d101      	bne.n	8006cb0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006cac:	2302      	movs	r3, #2
 8006cae:	e06d      	b.n	8006d8c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2202      	movs	r2, #2
 8006cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a30      	ldr	r2, [pc, #192]	@ (8006d98 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d004      	beq.n	8006ce4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4a2f      	ldr	r2, [pc, #188]	@ (8006d9c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d108      	bne.n	8006cf6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006cea:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	68fa      	ldr	r2, [r7, #12]
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cfc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	68fa      	ldr	r2, [r7, #12]
 8006d04:	4313      	orrs	r3, r2
 8006d06:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	68fa      	ldr	r2, [r7, #12]
 8006d0e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a20      	ldr	r2, [pc, #128]	@ (8006d98 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d022      	beq.n	8006d60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d22:	d01d      	beq.n	8006d60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4a1d      	ldr	r2, [pc, #116]	@ (8006da0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d018      	beq.n	8006d60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4a1c      	ldr	r2, [pc, #112]	@ (8006da4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d013      	beq.n	8006d60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a1a      	ldr	r2, [pc, #104]	@ (8006da8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d00e      	beq.n	8006d60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4a15      	ldr	r2, [pc, #84]	@ (8006d9c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d009      	beq.n	8006d60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4a16      	ldr	r2, [pc, #88]	@ (8006dac <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d004      	beq.n	8006d60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a15      	ldr	r2, [pc, #84]	@ (8006db0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d10c      	bne.n	8006d7a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d66:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	68ba      	ldr	r2, [r7, #8]
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	68ba      	ldr	r2, [r7, #8]
 8006d78:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2201      	movs	r2, #1
 8006d7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2200      	movs	r2, #0
 8006d86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006d8a:	2300      	movs	r3, #0
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3714      	adds	r7, #20
 8006d90:	46bd      	mov	sp, r7
 8006d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d96:	4770      	bx	lr
 8006d98:	40010000 	.word	0x40010000
 8006d9c:	40010400 	.word	0x40010400
 8006da0:	40000400 	.word	0x40000400
 8006da4:	40000800 	.word	0x40000800
 8006da8:	40000c00 	.word	0x40000c00
 8006dac:	40014000 	.word	0x40014000
 8006db0:	40001800 	.word	0x40001800

08006db4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b083      	sub	sp, #12
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006dbc:	bf00      	nop
 8006dbe:	370c      	adds	r7, #12
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc6:	4770      	bx	lr

08006dc8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b083      	sub	sp, #12
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006dd0:	bf00      	nop
 8006dd2:	370c      	adds	r7, #12
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dda:	4770      	bx	lr

08006ddc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b083      	sub	sp, #12
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006de4:	bf00      	nop
 8006de6:	370c      	adds	r7, #12
 8006de8:	46bd      	mov	sp, r7
 8006dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dee:	4770      	bx	lr

08006df0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b082      	sub	sp, #8
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d101      	bne.n	8006e02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006dfe:	2301      	movs	r3, #1
 8006e00:	e040      	b.n	8006e84 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d106      	bne.n	8006e18 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f7fb f9de 	bl	80021d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2224      	movs	r2, #36	@ 0x24
 8006e1c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	681a      	ldr	r2, [r3, #0]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f022 0201 	bic.w	r2, r2, #1
 8006e2c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d002      	beq.n	8006e3c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f000 fe08 	bl	8007a4c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	f000 fba1 	bl	8007584 <UART_SetConfig>
 8006e42:	4603      	mov	r3, r0
 8006e44:	2b01      	cmp	r3, #1
 8006e46:	d101      	bne.n	8006e4c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006e48:	2301      	movs	r3, #1
 8006e4a:	e01b      	b.n	8006e84 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	685a      	ldr	r2, [r3, #4]
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006e5a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	689a      	ldr	r2, [r3, #8]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006e6a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	681a      	ldr	r2, [r3, #0]
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f042 0201 	orr.w	r2, r2, #1
 8006e7a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f000 fe87 	bl	8007b90 <UART_CheckIdleState>
 8006e82:	4603      	mov	r3, r0
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	3708      	adds	r7, #8
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bd80      	pop	{r7, pc}

08006e8c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b08a      	sub	sp, #40	@ 0x28
 8006e90:	af02      	add	r7, sp, #8
 8006e92:	60f8      	str	r0, [r7, #12]
 8006e94:	60b9      	str	r1, [r7, #8]
 8006e96:	603b      	str	r3, [r7, #0]
 8006e98:	4613      	mov	r3, r2
 8006e9a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ea0:	2b20      	cmp	r3, #32
 8006ea2:	d177      	bne.n	8006f94 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d002      	beq.n	8006eb0 <HAL_UART_Transmit+0x24>
 8006eaa:	88fb      	ldrh	r3, [r7, #6]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d101      	bne.n	8006eb4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	e070      	b.n	8006f96 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	2221      	movs	r2, #33	@ 0x21
 8006ec0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006ec2:	f7fb fc8f 	bl	80027e4 <HAL_GetTick>
 8006ec6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	88fa      	ldrh	r2, [r7, #6]
 8006ecc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	88fa      	ldrh	r2, [r7, #6]
 8006ed4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	689b      	ldr	r3, [r3, #8]
 8006edc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ee0:	d108      	bne.n	8006ef4 <HAL_UART_Transmit+0x68>
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	691b      	ldr	r3, [r3, #16]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d104      	bne.n	8006ef4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006eea:	2300      	movs	r3, #0
 8006eec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	61bb      	str	r3, [r7, #24]
 8006ef2:	e003      	b.n	8006efc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006efc:	e02f      	b.n	8006f5e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	9300      	str	r3, [sp, #0]
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	2200      	movs	r2, #0
 8006f06:	2180      	movs	r1, #128	@ 0x80
 8006f08:	68f8      	ldr	r0, [r7, #12]
 8006f0a:	f000 fe98 	bl	8007c3e <UART_WaitOnFlagUntilTimeout>
 8006f0e:	4603      	mov	r3, r0
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d004      	beq.n	8006f1e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	2220      	movs	r2, #32
 8006f18:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006f1a:	2303      	movs	r3, #3
 8006f1c:	e03b      	b.n	8006f96 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006f1e:	69fb      	ldr	r3, [r7, #28]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d10b      	bne.n	8006f3c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f24:	69bb      	ldr	r3, [r7, #24]
 8006f26:	881b      	ldrh	r3, [r3, #0]
 8006f28:	461a      	mov	r2, r3
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f32:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006f34:	69bb      	ldr	r3, [r7, #24]
 8006f36:	3302      	adds	r3, #2
 8006f38:	61bb      	str	r3, [r7, #24]
 8006f3a:	e007      	b.n	8006f4c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f3c:	69fb      	ldr	r3, [r7, #28]
 8006f3e:	781a      	ldrb	r2, [r3, #0]
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006f46:	69fb      	ldr	r3, [r7, #28]
 8006f48:	3301      	adds	r3, #1
 8006f4a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	3b01      	subs	r3, #1
 8006f56:	b29a      	uxth	r2, r3
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d1c9      	bne.n	8006efe <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	9300      	str	r3, [sp, #0]
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	2200      	movs	r2, #0
 8006f72:	2140      	movs	r1, #64	@ 0x40
 8006f74:	68f8      	ldr	r0, [r7, #12]
 8006f76:	f000 fe62 	bl	8007c3e <UART_WaitOnFlagUntilTimeout>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d004      	beq.n	8006f8a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2220      	movs	r2, #32
 8006f84:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006f86:	2303      	movs	r3, #3
 8006f88:	e005      	b.n	8006f96 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	2220      	movs	r2, #32
 8006f8e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006f90:	2300      	movs	r3, #0
 8006f92:	e000      	b.n	8006f96 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006f94:	2302      	movs	r3, #2
  }
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3720      	adds	r7, #32
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}
	...

08006fa0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b0ba      	sub	sp, #232	@ 0xe8
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	69db      	ldr	r3, [r3, #28]
 8006fae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006fc6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006fca:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006fce:	4013      	ands	r3, r2
 8006fd0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006fd4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d115      	bne.n	8007008 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006fdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fe0:	f003 0320 	and.w	r3, r3, #32
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d00f      	beq.n	8007008 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006fe8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fec:	f003 0320 	and.w	r3, r3, #32
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d009      	beq.n	8007008 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	f000 8297 	beq.w	800752c <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	4798      	blx	r3
      }
      return;
 8007006:	e291      	b.n	800752c <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007008:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800700c:	2b00      	cmp	r3, #0
 800700e:	f000 8117 	beq.w	8007240 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007012:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007016:	f003 0301 	and.w	r3, r3, #1
 800701a:	2b00      	cmp	r3, #0
 800701c:	d106      	bne.n	800702c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800701e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007022:	4b85      	ldr	r3, [pc, #532]	@ (8007238 <HAL_UART_IRQHandler+0x298>)
 8007024:	4013      	ands	r3, r2
 8007026:	2b00      	cmp	r3, #0
 8007028:	f000 810a 	beq.w	8007240 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800702c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007030:	f003 0301 	and.w	r3, r3, #1
 8007034:	2b00      	cmp	r3, #0
 8007036:	d011      	beq.n	800705c <HAL_UART_IRQHandler+0xbc>
 8007038:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800703c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007040:	2b00      	cmp	r3, #0
 8007042:	d00b      	beq.n	800705c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	2201      	movs	r2, #1
 800704a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007052:	f043 0201 	orr.w	r2, r3, #1
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800705c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007060:	f003 0302 	and.w	r3, r3, #2
 8007064:	2b00      	cmp	r3, #0
 8007066:	d011      	beq.n	800708c <HAL_UART_IRQHandler+0xec>
 8007068:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800706c:	f003 0301 	and.w	r3, r3, #1
 8007070:	2b00      	cmp	r3, #0
 8007072:	d00b      	beq.n	800708c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	2202      	movs	r2, #2
 800707a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007082:	f043 0204 	orr.w	r2, r3, #4
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800708c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007090:	f003 0304 	and.w	r3, r3, #4
 8007094:	2b00      	cmp	r3, #0
 8007096:	d011      	beq.n	80070bc <HAL_UART_IRQHandler+0x11c>
 8007098:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800709c:	f003 0301 	and.w	r3, r3, #1
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d00b      	beq.n	80070bc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	2204      	movs	r2, #4
 80070aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070b2:	f043 0202 	orr.w	r2, r3, #2
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80070bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070c0:	f003 0308 	and.w	r3, r3, #8
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d017      	beq.n	80070f8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80070c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070cc:	f003 0320 	and.w	r3, r3, #32
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d105      	bne.n	80070e0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80070d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80070d8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d00b      	beq.n	80070f8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	2208      	movs	r2, #8
 80070e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070ee:	f043 0208 	orr.w	r2, r3, #8
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80070f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007100:	2b00      	cmp	r3, #0
 8007102:	d012      	beq.n	800712a <HAL_UART_IRQHandler+0x18a>
 8007104:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007108:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800710c:	2b00      	cmp	r3, #0
 800710e:	d00c      	beq.n	800712a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007118:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007120:	f043 0220 	orr.w	r2, r3, #32
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007130:	2b00      	cmp	r3, #0
 8007132:	f000 81fd 	beq.w	8007530 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007136:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800713a:	f003 0320 	and.w	r3, r3, #32
 800713e:	2b00      	cmp	r3, #0
 8007140:	d00d      	beq.n	800715e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007142:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007146:	f003 0320 	and.w	r3, r3, #32
 800714a:	2b00      	cmp	r3, #0
 800714c:	d007      	beq.n	800715e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007152:	2b00      	cmp	r3, #0
 8007154:	d003      	beq.n	800715e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007164:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	689b      	ldr	r3, [r3, #8]
 800716e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007172:	2b40      	cmp	r3, #64	@ 0x40
 8007174:	d005      	beq.n	8007182 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007176:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800717a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800717e:	2b00      	cmp	r3, #0
 8007180:	d04f      	beq.n	8007222 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f000 fdc8 	bl	8007d18 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	689b      	ldr	r3, [r3, #8]
 800718e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007192:	2b40      	cmp	r3, #64	@ 0x40
 8007194:	d141      	bne.n	800721a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	3308      	adds	r3, #8
 800719c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80071a4:	e853 3f00 	ldrex	r3, [r3]
 80071a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80071ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80071b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	3308      	adds	r3, #8
 80071be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80071c2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80071c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80071ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80071d2:	e841 2300 	strex	r3, r2, [r1]
 80071d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80071da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d1d9      	bne.n	8007196 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d013      	beq.n	8007212 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071ee:	4a13      	ldr	r2, [pc, #76]	@ (800723c <HAL_UART_IRQHandler+0x29c>)
 80071f0:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071f6:	4618      	mov	r0, r3
 80071f8:	f7fb fd54 	bl	8002ca4 <HAL_DMA_Abort_IT>
 80071fc:	4603      	mov	r3, r0
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d017      	beq.n	8007232 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007206:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007208:	687a      	ldr	r2, [r7, #4]
 800720a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800720c:	4610      	mov	r0, r2
 800720e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007210:	e00f      	b.n	8007232 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f000 f9a0 	bl	8007558 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007218:	e00b      	b.n	8007232 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f000 f99c 	bl	8007558 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007220:	e007      	b.n	8007232 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 f998 	bl	8007558 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2200      	movs	r2, #0
 800722c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007230:	e17e      	b.n	8007530 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007232:	bf00      	nop
    return;
 8007234:	e17c      	b.n	8007530 <HAL_UART_IRQHandler+0x590>
 8007236:	bf00      	nop
 8007238:	04000120 	.word	0x04000120
 800723c:	08007de1 	.word	0x08007de1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007244:	2b01      	cmp	r3, #1
 8007246:	f040 814c 	bne.w	80074e2 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800724a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800724e:	f003 0310 	and.w	r3, r3, #16
 8007252:	2b00      	cmp	r3, #0
 8007254:	f000 8145 	beq.w	80074e2 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007258:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800725c:	f003 0310 	and.w	r3, r3, #16
 8007260:	2b00      	cmp	r3, #0
 8007262:	f000 813e 	beq.w	80074e2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	2210      	movs	r2, #16
 800726c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	689b      	ldr	r3, [r3, #8]
 8007274:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007278:	2b40      	cmp	r3, #64	@ 0x40
 800727a:	f040 80b6 	bne.w	80073ea <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	685b      	ldr	r3, [r3, #4]
 8007286:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800728a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800728e:	2b00      	cmp	r3, #0
 8007290:	f000 8150 	beq.w	8007534 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800729a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800729e:	429a      	cmp	r2, r3
 80072a0:	f080 8148 	bcs.w	8007534 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80072aa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072b2:	69db      	ldr	r3, [r3, #28]
 80072b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072b8:	f000 8086 	beq.w	80073c8 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80072c8:	e853 3f00 	ldrex	r3, [r3]
 80072cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80072d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80072d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80072d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	461a      	mov	r2, r3
 80072e2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80072e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80072ea:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ee:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80072f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80072f6:	e841 2300 	strex	r3, r2, [r1]
 80072fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80072fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007302:	2b00      	cmp	r3, #0
 8007304:	d1da      	bne.n	80072bc <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	3308      	adds	r3, #8
 800730c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800730e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007310:	e853 3f00 	ldrex	r3, [r3]
 8007314:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007316:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007318:	f023 0301 	bic.w	r3, r3, #1
 800731c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	3308      	adds	r3, #8
 8007326:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800732a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800732e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007330:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007332:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007336:	e841 2300 	strex	r3, r2, [r1]
 800733a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800733c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800733e:	2b00      	cmp	r3, #0
 8007340:	d1e1      	bne.n	8007306 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	3308      	adds	r3, #8
 8007348:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800734a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800734c:	e853 3f00 	ldrex	r3, [r3]
 8007350:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007352:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007354:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007358:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	3308      	adds	r3, #8
 8007362:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007366:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007368:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800736a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800736c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800736e:	e841 2300 	strex	r3, r2, [r1]
 8007372:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007374:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007376:	2b00      	cmp	r3, #0
 8007378:	d1e3      	bne.n	8007342 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2220      	movs	r2, #32
 800737e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2200      	movs	r2, #0
 8007386:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800738e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007390:	e853 3f00 	ldrex	r3, [r3]
 8007394:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007396:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007398:	f023 0310 	bic.w	r3, r3, #16
 800739c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	461a      	mov	r2, r3
 80073a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80073aa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80073ac:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80073b0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80073b2:	e841 2300 	strex	r3, r2, [r1]
 80073b6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80073b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d1e4      	bne.n	8007388 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073c2:	4618      	mov	r0, r3
 80073c4:	f7fb fbfe 	bl	8002bc4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2202      	movs	r2, #2
 80073cc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80073da:	b29b      	uxth	r3, r3
 80073dc:	1ad3      	subs	r3, r2, r3
 80073de:	b29b      	uxth	r3, r3
 80073e0:	4619      	mov	r1, r3
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f000 f8c2 	bl	800756c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80073e8:	e0a4      	b.n	8007534 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80073f6:	b29b      	uxth	r3, r3
 80073f8:	1ad3      	subs	r3, r2, r3
 80073fa:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007404:	b29b      	uxth	r3, r3
 8007406:	2b00      	cmp	r3, #0
 8007408:	f000 8096 	beq.w	8007538 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 800740c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007410:	2b00      	cmp	r3, #0
 8007412:	f000 8091 	beq.w	8007538 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800741c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800741e:	e853 3f00 	ldrex	r3, [r3]
 8007422:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007424:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007426:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800742a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	461a      	mov	r2, r3
 8007434:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007438:	647b      	str	r3, [r7, #68]	@ 0x44
 800743a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800743c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800743e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007440:	e841 2300 	strex	r3, r2, [r1]
 8007444:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007446:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007448:	2b00      	cmp	r3, #0
 800744a:	d1e4      	bne.n	8007416 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	3308      	adds	r3, #8
 8007452:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007456:	e853 3f00 	ldrex	r3, [r3]
 800745a:	623b      	str	r3, [r7, #32]
   return(result);
 800745c:	6a3b      	ldr	r3, [r7, #32]
 800745e:	f023 0301 	bic.w	r3, r3, #1
 8007462:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	3308      	adds	r3, #8
 800746c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007470:	633a      	str	r2, [r7, #48]	@ 0x30
 8007472:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007474:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007476:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007478:	e841 2300 	strex	r3, r2, [r1]
 800747c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800747e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007480:	2b00      	cmp	r3, #0
 8007482:	d1e3      	bne.n	800744c <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2220      	movs	r2, #32
 8007488:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2200      	movs	r2, #0
 8007490:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2200      	movs	r2, #0
 8007496:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800749e:	693b      	ldr	r3, [r7, #16]
 80074a0:	e853 3f00 	ldrex	r3, [r3]
 80074a4:	60fb      	str	r3, [r7, #12]
   return(result);
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	f023 0310 	bic.w	r3, r3, #16
 80074ac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	461a      	mov	r2, r3
 80074b6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80074ba:	61fb      	str	r3, [r7, #28]
 80074bc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074be:	69b9      	ldr	r1, [r7, #24]
 80074c0:	69fa      	ldr	r2, [r7, #28]
 80074c2:	e841 2300 	strex	r3, r2, [r1]
 80074c6:	617b      	str	r3, [r7, #20]
   return(result);
 80074c8:	697b      	ldr	r3, [r7, #20]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d1e4      	bne.n	8007498 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2202      	movs	r2, #2
 80074d2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80074d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80074d8:	4619      	mov	r1, r3
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f000 f846 	bl	800756c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80074e0:	e02a      	b.n	8007538 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80074e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d00e      	beq.n	800750c <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80074ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d008      	beq.n	800750c <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d01c      	beq.n	800753c <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	4798      	blx	r3
    }
    return;
 800750a:	e017      	b.n	800753c <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800750c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007514:	2b00      	cmp	r3, #0
 8007516:	d012      	beq.n	800753e <HAL_UART_IRQHandler+0x59e>
 8007518:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800751c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007520:	2b00      	cmp	r3, #0
 8007522:	d00c      	beq.n	800753e <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8007524:	6878      	ldr	r0, [r7, #4]
 8007526:	f000 fc71 	bl	8007e0c <UART_EndTransmit_IT>
    return;
 800752a:	e008      	b.n	800753e <HAL_UART_IRQHandler+0x59e>
      return;
 800752c:	bf00      	nop
 800752e:	e006      	b.n	800753e <HAL_UART_IRQHandler+0x59e>
    return;
 8007530:	bf00      	nop
 8007532:	e004      	b.n	800753e <HAL_UART_IRQHandler+0x59e>
      return;
 8007534:	bf00      	nop
 8007536:	e002      	b.n	800753e <HAL_UART_IRQHandler+0x59e>
      return;
 8007538:	bf00      	nop
 800753a:	e000      	b.n	800753e <HAL_UART_IRQHandler+0x59e>
    return;
 800753c:	bf00      	nop
  }

}
 800753e:	37e8      	adds	r7, #232	@ 0xe8
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}

08007544 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007544:	b480      	push	{r7}
 8007546:	b083      	sub	sp, #12
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800754c:	bf00      	nop
 800754e:	370c      	adds	r7, #12
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr

08007558 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007558:	b480      	push	{r7}
 800755a:	b083      	sub	sp, #12
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007560:	bf00      	nop
 8007562:	370c      	adds	r7, #12
 8007564:	46bd      	mov	sp, r7
 8007566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756a:	4770      	bx	lr

0800756c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800756c:	b480      	push	{r7}
 800756e:	b083      	sub	sp, #12
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
 8007574:	460b      	mov	r3, r1
 8007576:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007578:	bf00      	nop
 800757a:	370c      	adds	r7, #12
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr

08007584 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b088      	sub	sp, #32
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800758c:	2300      	movs	r3, #0
 800758e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	689a      	ldr	r2, [r3, #8]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	691b      	ldr	r3, [r3, #16]
 8007598:	431a      	orrs	r2, r3
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	695b      	ldr	r3, [r3, #20]
 800759e:	431a      	orrs	r2, r3
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	69db      	ldr	r3, [r3, #28]
 80075a4:	4313      	orrs	r3, r2
 80075a6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	681a      	ldr	r2, [r3, #0]
 80075ae:	4ba6      	ldr	r3, [pc, #664]	@ (8007848 <UART_SetConfig+0x2c4>)
 80075b0:	4013      	ands	r3, r2
 80075b2:	687a      	ldr	r2, [r7, #4]
 80075b4:	6812      	ldr	r2, [r2, #0]
 80075b6:	6979      	ldr	r1, [r7, #20]
 80075b8:	430b      	orrs	r3, r1
 80075ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	685b      	ldr	r3, [r3, #4]
 80075c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	68da      	ldr	r2, [r3, #12]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	430a      	orrs	r2, r1
 80075d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	699b      	ldr	r3, [r3, #24]
 80075d6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6a1b      	ldr	r3, [r3, #32]
 80075dc:	697a      	ldr	r2, [r7, #20]
 80075de:	4313      	orrs	r3, r2
 80075e0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	697a      	ldr	r2, [r7, #20]
 80075f2:	430a      	orrs	r2, r1
 80075f4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	4a94      	ldr	r2, [pc, #592]	@ (800784c <UART_SetConfig+0x2c8>)
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d120      	bne.n	8007642 <UART_SetConfig+0xbe>
 8007600:	4b93      	ldr	r3, [pc, #588]	@ (8007850 <UART_SetConfig+0x2cc>)
 8007602:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007606:	f003 0303 	and.w	r3, r3, #3
 800760a:	2b03      	cmp	r3, #3
 800760c:	d816      	bhi.n	800763c <UART_SetConfig+0xb8>
 800760e:	a201      	add	r2, pc, #4	@ (adr r2, 8007614 <UART_SetConfig+0x90>)
 8007610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007614:	08007625 	.word	0x08007625
 8007618:	08007631 	.word	0x08007631
 800761c:	0800762b 	.word	0x0800762b
 8007620:	08007637 	.word	0x08007637
 8007624:	2301      	movs	r3, #1
 8007626:	77fb      	strb	r3, [r7, #31]
 8007628:	e150      	b.n	80078cc <UART_SetConfig+0x348>
 800762a:	2302      	movs	r3, #2
 800762c:	77fb      	strb	r3, [r7, #31]
 800762e:	e14d      	b.n	80078cc <UART_SetConfig+0x348>
 8007630:	2304      	movs	r3, #4
 8007632:	77fb      	strb	r3, [r7, #31]
 8007634:	e14a      	b.n	80078cc <UART_SetConfig+0x348>
 8007636:	2308      	movs	r3, #8
 8007638:	77fb      	strb	r3, [r7, #31]
 800763a:	e147      	b.n	80078cc <UART_SetConfig+0x348>
 800763c:	2310      	movs	r3, #16
 800763e:	77fb      	strb	r3, [r7, #31]
 8007640:	e144      	b.n	80078cc <UART_SetConfig+0x348>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4a83      	ldr	r2, [pc, #524]	@ (8007854 <UART_SetConfig+0x2d0>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d132      	bne.n	80076b2 <UART_SetConfig+0x12e>
 800764c:	4b80      	ldr	r3, [pc, #512]	@ (8007850 <UART_SetConfig+0x2cc>)
 800764e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007652:	f003 030c 	and.w	r3, r3, #12
 8007656:	2b0c      	cmp	r3, #12
 8007658:	d828      	bhi.n	80076ac <UART_SetConfig+0x128>
 800765a:	a201      	add	r2, pc, #4	@ (adr r2, 8007660 <UART_SetConfig+0xdc>)
 800765c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007660:	08007695 	.word	0x08007695
 8007664:	080076ad 	.word	0x080076ad
 8007668:	080076ad 	.word	0x080076ad
 800766c:	080076ad 	.word	0x080076ad
 8007670:	080076a1 	.word	0x080076a1
 8007674:	080076ad 	.word	0x080076ad
 8007678:	080076ad 	.word	0x080076ad
 800767c:	080076ad 	.word	0x080076ad
 8007680:	0800769b 	.word	0x0800769b
 8007684:	080076ad 	.word	0x080076ad
 8007688:	080076ad 	.word	0x080076ad
 800768c:	080076ad 	.word	0x080076ad
 8007690:	080076a7 	.word	0x080076a7
 8007694:	2300      	movs	r3, #0
 8007696:	77fb      	strb	r3, [r7, #31]
 8007698:	e118      	b.n	80078cc <UART_SetConfig+0x348>
 800769a:	2302      	movs	r3, #2
 800769c:	77fb      	strb	r3, [r7, #31]
 800769e:	e115      	b.n	80078cc <UART_SetConfig+0x348>
 80076a0:	2304      	movs	r3, #4
 80076a2:	77fb      	strb	r3, [r7, #31]
 80076a4:	e112      	b.n	80078cc <UART_SetConfig+0x348>
 80076a6:	2308      	movs	r3, #8
 80076a8:	77fb      	strb	r3, [r7, #31]
 80076aa:	e10f      	b.n	80078cc <UART_SetConfig+0x348>
 80076ac:	2310      	movs	r3, #16
 80076ae:	77fb      	strb	r3, [r7, #31]
 80076b0:	e10c      	b.n	80078cc <UART_SetConfig+0x348>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	4a68      	ldr	r2, [pc, #416]	@ (8007858 <UART_SetConfig+0x2d4>)
 80076b8:	4293      	cmp	r3, r2
 80076ba:	d120      	bne.n	80076fe <UART_SetConfig+0x17a>
 80076bc:	4b64      	ldr	r3, [pc, #400]	@ (8007850 <UART_SetConfig+0x2cc>)
 80076be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076c2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80076c6:	2b30      	cmp	r3, #48	@ 0x30
 80076c8:	d013      	beq.n	80076f2 <UART_SetConfig+0x16e>
 80076ca:	2b30      	cmp	r3, #48	@ 0x30
 80076cc:	d814      	bhi.n	80076f8 <UART_SetConfig+0x174>
 80076ce:	2b20      	cmp	r3, #32
 80076d0:	d009      	beq.n	80076e6 <UART_SetConfig+0x162>
 80076d2:	2b20      	cmp	r3, #32
 80076d4:	d810      	bhi.n	80076f8 <UART_SetConfig+0x174>
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d002      	beq.n	80076e0 <UART_SetConfig+0x15c>
 80076da:	2b10      	cmp	r3, #16
 80076dc:	d006      	beq.n	80076ec <UART_SetConfig+0x168>
 80076de:	e00b      	b.n	80076f8 <UART_SetConfig+0x174>
 80076e0:	2300      	movs	r3, #0
 80076e2:	77fb      	strb	r3, [r7, #31]
 80076e4:	e0f2      	b.n	80078cc <UART_SetConfig+0x348>
 80076e6:	2302      	movs	r3, #2
 80076e8:	77fb      	strb	r3, [r7, #31]
 80076ea:	e0ef      	b.n	80078cc <UART_SetConfig+0x348>
 80076ec:	2304      	movs	r3, #4
 80076ee:	77fb      	strb	r3, [r7, #31]
 80076f0:	e0ec      	b.n	80078cc <UART_SetConfig+0x348>
 80076f2:	2308      	movs	r3, #8
 80076f4:	77fb      	strb	r3, [r7, #31]
 80076f6:	e0e9      	b.n	80078cc <UART_SetConfig+0x348>
 80076f8:	2310      	movs	r3, #16
 80076fa:	77fb      	strb	r3, [r7, #31]
 80076fc:	e0e6      	b.n	80078cc <UART_SetConfig+0x348>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	4a56      	ldr	r2, [pc, #344]	@ (800785c <UART_SetConfig+0x2d8>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d120      	bne.n	800774a <UART_SetConfig+0x1c6>
 8007708:	4b51      	ldr	r3, [pc, #324]	@ (8007850 <UART_SetConfig+0x2cc>)
 800770a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800770e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007712:	2bc0      	cmp	r3, #192	@ 0xc0
 8007714:	d013      	beq.n	800773e <UART_SetConfig+0x1ba>
 8007716:	2bc0      	cmp	r3, #192	@ 0xc0
 8007718:	d814      	bhi.n	8007744 <UART_SetConfig+0x1c0>
 800771a:	2b80      	cmp	r3, #128	@ 0x80
 800771c:	d009      	beq.n	8007732 <UART_SetConfig+0x1ae>
 800771e:	2b80      	cmp	r3, #128	@ 0x80
 8007720:	d810      	bhi.n	8007744 <UART_SetConfig+0x1c0>
 8007722:	2b00      	cmp	r3, #0
 8007724:	d002      	beq.n	800772c <UART_SetConfig+0x1a8>
 8007726:	2b40      	cmp	r3, #64	@ 0x40
 8007728:	d006      	beq.n	8007738 <UART_SetConfig+0x1b4>
 800772a:	e00b      	b.n	8007744 <UART_SetConfig+0x1c0>
 800772c:	2300      	movs	r3, #0
 800772e:	77fb      	strb	r3, [r7, #31]
 8007730:	e0cc      	b.n	80078cc <UART_SetConfig+0x348>
 8007732:	2302      	movs	r3, #2
 8007734:	77fb      	strb	r3, [r7, #31]
 8007736:	e0c9      	b.n	80078cc <UART_SetConfig+0x348>
 8007738:	2304      	movs	r3, #4
 800773a:	77fb      	strb	r3, [r7, #31]
 800773c:	e0c6      	b.n	80078cc <UART_SetConfig+0x348>
 800773e:	2308      	movs	r3, #8
 8007740:	77fb      	strb	r3, [r7, #31]
 8007742:	e0c3      	b.n	80078cc <UART_SetConfig+0x348>
 8007744:	2310      	movs	r3, #16
 8007746:	77fb      	strb	r3, [r7, #31]
 8007748:	e0c0      	b.n	80078cc <UART_SetConfig+0x348>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a44      	ldr	r2, [pc, #272]	@ (8007860 <UART_SetConfig+0x2dc>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d125      	bne.n	80077a0 <UART_SetConfig+0x21c>
 8007754:	4b3e      	ldr	r3, [pc, #248]	@ (8007850 <UART_SetConfig+0x2cc>)
 8007756:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800775a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800775e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007762:	d017      	beq.n	8007794 <UART_SetConfig+0x210>
 8007764:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007768:	d817      	bhi.n	800779a <UART_SetConfig+0x216>
 800776a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800776e:	d00b      	beq.n	8007788 <UART_SetConfig+0x204>
 8007770:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007774:	d811      	bhi.n	800779a <UART_SetConfig+0x216>
 8007776:	2b00      	cmp	r3, #0
 8007778:	d003      	beq.n	8007782 <UART_SetConfig+0x1fe>
 800777a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800777e:	d006      	beq.n	800778e <UART_SetConfig+0x20a>
 8007780:	e00b      	b.n	800779a <UART_SetConfig+0x216>
 8007782:	2300      	movs	r3, #0
 8007784:	77fb      	strb	r3, [r7, #31]
 8007786:	e0a1      	b.n	80078cc <UART_SetConfig+0x348>
 8007788:	2302      	movs	r3, #2
 800778a:	77fb      	strb	r3, [r7, #31]
 800778c:	e09e      	b.n	80078cc <UART_SetConfig+0x348>
 800778e:	2304      	movs	r3, #4
 8007790:	77fb      	strb	r3, [r7, #31]
 8007792:	e09b      	b.n	80078cc <UART_SetConfig+0x348>
 8007794:	2308      	movs	r3, #8
 8007796:	77fb      	strb	r3, [r7, #31]
 8007798:	e098      	b.n	80078cc <UART_SetConfig+0x348>
 800779a:	2310      	movs	r3, #16
 800779c:	77fb      	strb	r3, [r7, #31]
 800779e:	e095      	b.n	80078cc <UART_SetConfig+0x348>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	4a2f      	ldr	r2, [pc, #188]	@ (8007864 <UART_SetConfig+0x2e0>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d125      	bne.n	80077f6 <UART_SetConfig+0x272>
 80077aa:	4b29      	ldr	r3, [pc, #164]	@ (8007850 <UART_SetConfig+0x2cc>)
 80077ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077b0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80077b4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80077b8:	d017      	beq.n	80077ea <UART_SetConfig+0x266>
 80077ba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80077be:	d817      	bhi.n	80077f0 <UART_SetConfig+0x26c>
 80077c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077c4:	d00b      	beq.n	80077de <UART_SetConfig+0x25a>
 80077c6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077ca:	d811      	bhi.n	80077f0 <UART_SetConfig+0x26c>
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d003      	beq.n	80077d8 <UART_SetConfig+0x254>
 80077d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077d4:	d006      	beq.n	80077e4 <UART_SetConfig+0x260>
 80077d6:	e00b      	b.n	80077f0 <UART_SetConfig+0x26c>
 80077d8:	2301      	movs	r3, #1
 80077da:	77fb      	strb	r3, [r7, #31]
 80077dc:	e076      	b.n	80078cc <UART_SetConfig+0x348>
 80077de:	2302      	movs	r3, #2
 80077e0:	77fb      	strb	r3, [r7, #31]
 80077e2:	e073      	b.n	80078cc <UART_SetConfig+0x348>
 80077e4:	2304      	movs	r3, #4
 80077e6:	77fb      	strb	r3, [r7, #31]
 80077e8:	e070      	b.n	80078cc <UART_SetConfig+0x348>
 80077ea:	2308      	movs	r3, #8
 80077ec:	77fb      	strb	r3, [r7, #31]
 80077ee:	e06d      	b.n	80078cc <UART_SetConfig+0x348>
 80077f0:	2310      	movs	r3, #16
 80077f2:	77fb      	strb	r3, [r7, #31]
 80077f4:	e06a      	b.n	80078cc <UART_SetConfig+0x348>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a1b      	ldr	r2, [pc, #108]	@ (8007868 <UART_SetConfig+0x2e4>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d138      	bne.n	8007872 <UART_SetConfig+0x2ee>
 8007800:	4b13      	ldr	r3, [pc, #76]	@ (8007850 <UART_SetConfig+0x2cc>)
 8007802:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007806:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800780a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800780e:	d017      	beq.n	8007840 <UART_SetConfig+0x2bc>
 8007810:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007814:	d82a      	bhi.n	800786c <UART_SetConfig+0x2e8>
 8007816:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800781a:	d00b      	beq.n	8007834 <UART_SetConfig+0x2b0>
 800781c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007820:	d824      	bhi.n	800786c <UART_SetConfig+0x2e8>
 8007822:	2b00      	cmp	r3, #0
 8007824:	d003      	beq.n	800782e <UART_SetConfig+0x2aa>
 8007826:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800782a:	d006      	beq.n	800783a <UART_SetConfig+0x2b6>
 800782c:	e01e      	b.n	800786c <UART_SetConfig+0x2e8>
 800782e:	2300      	movs	r3, #0
 8007830:	77fb      	strb	r3, [r7, #31]
 8007832:	e04b      	b.n	80078cc <UART_SetConfig+0x348>
 8007834:	2302      	movs	r3, #2
 8007836:	77fb      	strb	r3, [r7, #31]
 8007838:	e048      	b.n	80078cc <UART_SetConfig+0x348>
 800783a:	2304      	movs	r3, #4
 800783c:	77fb      	strb	r3, [r7, #31]
 800783e:	e045      	b.n	80078cc <UART_SetConfig+0x348>
 8007840:	2308      	movs	r3, #8
 8007842:	77fb      	strb	r3, [r7, #31]
 8007844:	e042      	b.n	80078cc <UART_SetConfig+0x348>
 8007846:	bf00      	nop
 8007848:	efff69f3 	.word	0xefff69f3
 800784c:	40011000 	.word	0x40011000
 8007850:	40023800 	.word	0x40023800
 8007854:	40004400 	.word	0x40004400
 8007858:	40004800 	.word	0x40004800
 800785c:	40004c00 	.word	0x40004c00
 8007860:	40005000 	.word	0x40005000
 8007864:	40011400 	.word	0x40011400
 8007868:	40007800 	.word	0x40007800
 800786c:	2310      	movs	r3, #16
 800786e:	77fb      	strb	r3, [r7, #31]
 8007870:	e02c      	b.n	80078cc <UART_SetConfig+0x348>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4a72      	ldr	r2, [pc, #456]	@ (8007a40 <UART_SetConfig+0x4bc>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d125      	bne.n	80078c8 <UART_SetConfig+0x344>
 800787c:	4b71      	ldr	r3, [pc, #452]	@ (8007a44 <UART_SetConfig+0x4c0>)
 800787e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007882:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007886:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800788a:	d017      	beq.n	80078bc <UART_SetConfig+0x338>
 800788c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007890:	d817      	bhi.n	80078c2 <UART_SetConfig+0x33e>
 8007892:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007896:	d00b      	beq.n	80078b0 <UART_SetConfig+0x32c>
 8007898:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800789c:	d811      	bhi.n	80078c2 <UART_SetConfig+0x33e>
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d003      	beq.n	80078aa <UART_SetConfig+0x326>
 80078a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80078a6:	d006      	beq.n	80078b6 <UART_SetConfig+0x332>
 80078a8:	e00b      	b.n	80078c2 <UART_SetConfig+0x33e>
 80078aa:	2300      	movs	r3, #0
 80078ac:	77fb      	strb	r3, [r7, #31]
 80078ae:	e00d      	b.n	80078cc <UART_SetConfig+0x348>
 80078b0:	2302      	movs	r3, #2
 80078b2:	77fb      	strb	r3, [r7, #31]
 80078b4:	e00a      	b.n	80078cc <UART_SetConfig+0x348>
 80078b6:	2304      	movs	r3, #4
 80078b8:	77fb      	strb	r3, [r7, #31]
 80078ba:	e007      	b.n	80078cc <UART_SetConfig+0x348>
 80078bc:	2308      	movs	r3, #8
 80078be:	77fb      	strb	r3, [r7, #31]
 80078c0:	e004      	b.n	80078cc <UART_SetConfig+0x348>
 80078c2:	2310      	movs	r3, #16
 80078c4:	77fb      	strb	r3, [r7, #31]
 80078c6:	e001      	b.n	80078cc <UART_SetConfig+0x348>
 80078c8:	2310      	movs	r3, #16
 80078ca:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	69db      	ldr	r3, [r3, #28]
 80078d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078d4:	d15b      	bne.n	800798e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80078d6:	7ffb      	ldrb	r3, [r7, #31]
 80078d8:	2b08      	cmp	r3, #8
 80078da:	d828      	bhi.n	800792e <UART_SetConfig+0x3aa>
 80078dc:	a201      	add	r2, pc, #4	@ (adr r2, 80078e4 <UART_SetConfig+0x360>)
 80078de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078e2:	bf00      	nop
 80078e4:	08007909 	.word	0x08007909
 80078e8:	08007911 	.word	0x08007911
 80078ec:	08007919 	.word	0x08007919
 80078f0:	0800792f 	.word	0x0800792f
 80078f4:	0800791f 	.word	0x0800791f
 80078f8:	0800792f 	.word	0x0800792f
 80078fc:	0800792f 	.word	0x0800792f
 8007900:	0800792f 	.word	0x0800792f
 8007904:	08007927 	.word	0x08007927
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007908:	f7fd f8aa 	bl	8004a60 <HAL_RCC_GetPCLK1Freq>
 800790c:	61b8      	str	r0, [r7, #24]
        break;
 800790e:	e013      	b.n	8007938 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007910:	f7fd f8ba 	bl	8004a88 <HAL_RCC_GetPCLK2Freq>
 8007914:	61b8      	str	r0, [r7, #24]
        break;
 8007916:	e00f      	b.n	8007938 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007918:	4b4b      	ldr	r3, [pc, #300]	@ (8007a48 <UART_SetConfig+0x4c4>)
 800791a:	61bb      	str	r3, [r7, #24]
        break;
 800791c:	e00c      	b.n	8007938 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800791e:	f7fc ff8d 	bl	800483c <HAL_RCC_GetSysClockFreq>
 8007922:	61b8      	str	r0, [r7, #24]
        break;
 8007924:	e008      	b.n	8007938 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007926:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800792a:	61bb      	str	r3, [r7, #24]
        break;
 800792c:	e004      	b.n	8007938 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800792e:	2300      	movs	r3, #0
 8007930:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007932:	2301      	movs	r3, #1
 8007934:	77bb      	strb	r3, [r7, #30]
        break;
 8007936:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007938:	69bb      	ldr	r3, [r7, #24]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d074      	beq.n	8007a28 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800793e:	69bb      	ldr	r3, [r7, #24]
 8007940:	005a      	lsls	r2, r3, #1
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	085b      	lsrs	r3, r3, #1
 8007948:	441a      	add	r2, r3
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	685b      	ldr	r3, [r3, #4]
 800794e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007952:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	2b0f      	cmp	r3, #15
 8007958:	d916      	bls.n	8007988 <UART_SetConfig+0x404>
 800795a:	693b      	ldr	r3, [r7, #16]
 800795c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007960:	d212      	bcs.n	8007988 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	b29b      	uxth	r3, r3
 8007966:	f023 030f 	bic.w	r3, r3, #15
 800796a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800796c:	693b      	ldr	r3, [r7, #16]
 800796e:	085b      	lsrs	r3, r3, #1
 8007970:	b29b      	uxth	r3, r3
 8007972:	f003 0307 	and.w	r3, r3, #7
 8007976:	b29a      	uxth	r2, r3
 8007978:	89fb      	ldrh	r3, [r7, #14]
 800797a:	4313      	orrs	r3, r2
 800797c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	89fa      	ldrh	r2, [r7, #14]
 8007984:	60da      	str	r2, [r3, #12]
 8007986:	e04f      	b.n	8007a28 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007988:	2301      	movs	r3, #1
 800798a:	77bb      	strb	r3, [r7, #30]
 800798c:	e04c      	b.n	8007a28 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800798e:	7ffb      	ldrb	r3, [r7, #31]
 8007990:	2b08      	cmp	r3, #8
 8007992:	d828      	bhi.n	80079e6 <UART_SetConfig+0x462>
 8007994:	a201      	add	r2, pc, #4	@ (adr r2, 800799c <UART_SetConfig+0x418>)
 8007996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800799a:	bf00      	nop
 800799c:	080079c1 	.word	0x080079c1
 80079a0:	080079c9 	.word	0x080079c9
 80079a4:	080079d1 	.word	0x080079d1
 80079a8:	080079e7 	.word	0x080079e7
 80079ac:	080079d7 	.word	0x080079d7
 80079b0:	080079e7 	.word	0x080079e7
 80079b4:	080079e7 	.word	0x080079e7
 80079b8:	080079e7 	.word	0x080079e7
 80079bc:	080079df 	.word	0x080079df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079c0:	f7fd f84e 	bl	8004a60 <HAL_RCC_GetPCLK1Freq>
 80079c4:	61b8      	str	r0, [r7, #24]
        break;
 80079c6:	e013      	b.n	80079f0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80079c8:	f7fd f85e 	bl	8004a88 <HAL_RCC_GetPCLK2Freq>
 80079cc:	61b8      	str	r0, [r7, #24]
        break;
 80079ce:	e00f      	b.n	80079f0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80079d0:	4b1d      	ldr	r3, [pc, #116]	@ (8007a48 <UART_SetConfig+0x4c4>)
 80079d2:	61bb      	str	r3, [r7, #24]
        break;
 80079d4:	e00c      	b.n	80079f0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079d6:	f7fc ff31 	bl	800483c <HAL_RCC_GetSysClockFreq>
 80079da:	61b8      	str	r0, [r7, #24]
        break;
 80079dc:	e008      	b.n	80079f0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079e2:	61bb      	str	r3, [r7, #24]
        break;
 80079e4:	e004      	b.n	80079f0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80079e6:	2300      	movs	r3, #0
 80079e8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80079ea:	2301      	movs	r3, #1
 80079ec:	77bb      	strb	r3, [r7, #30]
        break;
 80079ee:	bf00      	nop
    }

    if (pclk != 0U)
 80079f0:	69bb      	ldr	r3, [r7, #24]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d018      	beq.n	8007a28 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	085a      	lsrs	r2, r3, #1
 80079fc:	69bb      	ldr	r3, [r7, #24]
 80079fe:	441a      	add	r2, r3
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a08:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a0a:	693b      	ldr	r3, [r7, #16]
 8007a0c:	2b0f      	cmp	r3, #15
 8007a0e:	d909      	bls.n	8007a24 <UART_SetConfig+0x4a0>
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a16:	d205      	bcs.n	8007a24 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	b29a      	uxth	r2, r3
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	60da      	str	r2, [r3, #12]
 8007a22:	e001      	b.n	8007a28 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007a24:	2301      	movs	r3, #1
 8007a26:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2200      	movs	r2, #0
 8007a32:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007a34:	7fbb      	ldrb	r3, [r7, #30]
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3720      	adds	r7, #32
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}
 8007a3e:	bf00      	nop
 8007a40:	40007c00 	.word	0x40007c00
 8007a44:	40023800 	.word	0x40023800
 8007a48:	00f42400 	.word	0x00f42400

08007a4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b083      	sub	sp, #12
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a58:	f003 0308 	and.w	r3, r3, #8
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d00a      	beq.n	8007a76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	685b      	ldr	r3, [r3, #4]
 8007a66:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	430a      	orrs	r2, r1
 8007a74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a7a:	f003 0301 	and.w	r3, r3, #1
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d00a      	beq.n	8007a98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	430a      	orrs	r2, r1
 8007a96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a9c:	f003 0302 	and.w	r3, r3, #2
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d00a      	beq.n	8007aba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	430a      	orrs	r2, r1
 8007ab8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007abe:	f003 0304 	and.w	r3, r3, #4
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d00a      	beq.n	8007adc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	685b      	ldr	r3, [r3, #4]
 8007acc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	430a      	orrs	r2, r1
 8007ada:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ae0:	f003 0310 	and.w	r3, r3, #16
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d00a      	beq.n	8007afe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	689b      	ldr	r3, [r3, #8]
 8007aee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	430a      	orrs	r2, r1
 8007afc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b02:	f003 0320 	and.w	r3, r3, #32
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d00a      	beq.n	8007b20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	430a      	orrs	r2, r1
 8007b1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d01a      	beq.n	8007b62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	685b      	ldr	r3, [r3, #4]
 8007b32:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	430a      	orrs	r2, r1
 8007b40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007b4a:	d10a      	bne.n	8007b62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	685b      	ldr	r3, [r3, #4]
 8007b52:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	430a      	orrs	r2, r1
 8007b60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d00a      	beq.n	8007b84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	430a      	orrs	r2, r1
 8007b82:	605a      	str	r2, [r3, #4]
  }
}
 8007b84:	bf00      	nop
 8007b86:	370c      	adds	r7, #12
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr

08007b90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b08c      	sub	sp, #48	@ 0x30
 8007b94:	af02      	add	r7, sp, #8
 8007b96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007ba0:	f7fa fe20 	bl	80027e4 <HAL_GetTick>
 8007ba4:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f003 0308 	and.w	r3, r3, #8
 8007bb0:	2b08      	cmp	r3, #8
 8007bb2:	d12e      	bne.n	8007c12 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007bb4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007bb8:	9300      	str	r3, [sp, #0]
 8007bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f000 f83b 	bl	8007c3e <UART_WaitOnFlagUntilTimeout>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d021      	beq.n	8007c12 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	e853 3f00 	ldrex	r3, [r3]
 8007bda:	60fb      	str	r3, [r7, #12]
   return(result);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007be2:	623b      	str	r3, [r7, #32]
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	461a      	mov	r2, r3
 8007bea:	6a3b      	ldr	r3, [r7, #32]
 8007bec:	61fb      	str	r3, [r7, #28]
 8007bee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf0:	69b9      	ldr	r1, [r7, #24]
 8007bf2:	69fa      	ldr	r2, [r7, #28]
 8007bf4:	e841 2300 	strex	r3, r2, [r1]
 8007bf8:	617b      	str	r3, [r7, #20]
   return(result);
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d1e6      	bne.n	8007bce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2220      	movs	r2, #32
 8007c04:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c0e:	2303      	movs	r3, #3
 8007c10:	e011      	b.n	8007c36 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2220      	movs	r2, #32
 8007c16:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2220      	movs	r2, #32
 8007c1c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2200      	movs	r2, #0
 8007c24:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007c34:	2300      	movs	r3, #0
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3728      	adds	r7, #40	@ 0x28
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}

08007c3e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007c3e:	b580      	push	{r7, lr}
 8007c40:	b084      	sub	sp, #16
 8007c42:	af00      	add	r7, sp, #0
 8007c44:	60f8      	str	r0, [r7, #12]
 8007c46:	60b9      	str	r1, [r7, #8]
 8007c48:	603b      	str	r3, [r7, #0]
 8007c4a:	4613      	mov	r3, r2
 8007c4c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c4e:	e04f      	b.n	8007cf0 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c50:	69bb      	ldr	r3, [r7, #24]
 8007c52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c56:	d04b      	beq.n	8007cf0 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c58:	f7fa fdc4 	bl	80027e4 <HAL_GetTick>
 8007c5c:	4602      	mov	r2, r0
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	1ad3      	subs	r3, r2, r3
 8007c62:	69ba      	ldr	r2, [r7, #24]
 8007c64:	429a      	cmp	r2, r3
 8007c66:	d302      	bcc.n	8007c6e <UART_WaitOnFlagUntilTimeout+0x30>
 8007c68:	69bb      	ldr	r3, [r7, #24]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d101      	bne.n	8007c72 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007c6e:	2303      	movs	r3, #3
 8007c70:	e04e      	b.n	8007d10 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f003 0304 	and.w	r3, r3, #4
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d037      	beq.n	8007cf0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	2b80      	cmp	r3, #128	@ 0x80
 8007c84:	d034      	beq.n	8007cf0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	2b40      	cmp	r3, #64	@ 0x40
 8007c8a:	d031      	beq.n	8007cf0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	69db      	ldr	r3, [r3, #28]
 8007c92:	f003 0308 	and.w	r3, r3, #8
 8007c96:	2b08      	cmp	r3, #8
 8007c98:	d110      	bne.n	8007cbc <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	2208      	movs	r2, #8
 8007ca0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ca2:	68f8      	ldr	r0, [r7, #12]
 8007ca4:	f000 f838 	bl	8007d18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2208      	movs	r2, #8
 8007cac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007cb8:	2301      	movs	r3, #1
 8007cba:	e029      	b.n	8007d10 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	69db      	ldr	r3, [r3, #28]
 8007cc2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007cc6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007cca:	d111      	bne.n	8007cf0 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007cd4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007cd6:	68f8      	ldr	r0, [r7, #12]
 8007cd8:	f000 f81e 	bl	8007d18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	2220      	movs	r2, #32
 8007ce0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007cec:	2303      	movs	r3, #3
 8007cee:	e00f      	b.n	8007d10 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	69da      	ldr	r2, [r3, #28]
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	4013      	ands	r3, r2
 8007cfa:	68ba      	ldr	r2, [r7, #8]
 8007cfc:	429a      	cmp	r2, r3
 8007cfe:	bf0c      	ite	eq
 8007d00:	2301      	moveq	r3, #1
 8007d02:	2300      	movne	r3, #0
 8007d04:	b2db      	uxtb	r3, r3
 8007d06:	461a      	mov	r2, r3
 8007d08:	79fb      	ldrb	r3, [r7, #7]
 8007d0a:	429a      	cmp	r2, r3
 8007d0c:	d0a0      	beq.n	8007c50 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d0e:	2300      	movs	r3, #0
}
 8007d10:	4618      	mov	r0, r3
 8007d12:	3710      	adds	r7, #16
 8007d14:	46bd      	mov	sp, r7
 8007d16:	bd80      	pop	{r7, pc}

08007d18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b095      	sub	sp, #84	@ 0x54
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d28:	e853 3f00 	ldrex	r3, [r3]
 8007d2c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007d34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	461a      	mov	r2, r3
 8007d3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d3e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007d40:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d42:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007d44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007d46:	e841 2300 	strex	r3, r2, [r1]
 8007d4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007d4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d1e6      	bne.n	8007d20 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	3308      	adds	r3, #8
 8007d58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d5a:	6a3b      	ldr	r3, [r7, #32]
 8007d5c:	e853 3f00 	ldrex	r3, [r3]
 8007d60:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d62:	69fb      	ldr	r3, [r7, #28]
 8007d64:	f023 0301 	bic.w	r3, r3, #1
 8007d68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	3308      	adds	r3, #8
 8007d70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007d72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007d74:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d7a:	e841 2300 	strex	r3, r2, [r1]
 8007d7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d1e5      	bne.n	8007d52 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d8a:	2b01      	cmp	r3, #1
 8007d8c:	d118      	bne.n	8007dc0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	e853 3f00 	ldrex	r3, [r3]
 8007d9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	f023 0310 	bic.w	r3, r3, #16
 8007da2:	647b      	str	r3, [r7, #68]	@ 0x44
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	461a      	mov	r2, r3
 8007daa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007dac:	61bb      	str	r3, [r7, #24]
 8007dae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007db0:	6979      	ldr	r1, [r7, #20]
 8007db2:	69ba      	ldr	r2, [r7, #24]
 8007db4:	e841 2300 	strex	r3, r2, [r1]
 8007db8:	613b      	str	r3, [r7, #16]
   return(result);
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d1e6      	bne.n	8007d8e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2220      	movs	r2, #32
 8007dc4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007dd4:	bf00      	nop
 8007dd6:	3754      	adds	r7, #84	@ 0x54
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dde:	4770      	bx	lr

08007de0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b084      	sub	sp, #16
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	2200      	movs	r2, #0
 8007df2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007dfe:	68f8      	ldr	r0, [r7, #12]
 8007e00:	f7ff fbaa 	bl	8007558 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e04:	bf00      	nop
 8007e06:	3710      	adds	r7, #16
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	bd80      	pop	{r7, pc}

08007e0c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b088      	sub	sp, #32
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	e853 3f00 	ldrex	r3, [r3]
 8007e20:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e28:	61fb      	str	r3, [r7, #28]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	461a      	mov	r2, r3
 8007e30:	69fb      	ldr	r3, [r7, #28]
 8007e32:	61bb      	str	r3, [r7, #24]
 8007e34:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e36:	6979      	ldr	r1, [r7, #20]
 8007e38:	69ba      	ldr	r2, [r7, #24]
 8007e3a:	e841 2300 	strex	r3, r2, [r1]
 8007e3e:	613b      	str	r3, [r7, #16]
   return(result);
 8007e40:	693b      	ldr	r3, [r7, #16]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d1e6      	bne.n	8007e14 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2220      	movs	r2, #32
 8007e4a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007e52:	6878      	ldr	r0, [r7, #4]
 8007e54:	f7ff fb76 	bl	8007544 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e58:	bf00      	nop
 8007e5a:	3720      	adds	r7, #32
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd80      	pop	{r7, pc}

08007e60 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007e60:	b084      	sub	sp, #16
 8007e62:	b580      	push	{r7, lr}
 8007e64:	b084      	sub	sp, #16
 8007e66:	af00      	add	r7, sp, #0
 8007e68:	6078      	str	r0, [r7, #4]
 8007e6a:	f107 001c 	add.w	r0, r7, #28
 8007e6e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007e72:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007e76:	2b01      	cmp	r3, #1
 8007e78:	d121      	bne.n	8007ebe <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e7e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	68da      	ldr	r2, [r3, #12]
 8007e8a:	4b21      	ldr	r3, [pc, #132]	@ (8007f10 <USB_CoreInit+0xb0>)
 8007e8c:	4013      	ands	r3, r2
 8007e8e:	687a      	ldr	r2, [r7, #4]
 8007e90:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	68db      	ldr	r3, [r3, #12]
 8007e96:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007e9e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007ea2:	2b01      	cmp	r3, #1
 8007ea4:	d105      	bne.n	8007eb2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	68db      	ldr	r3, [r3, #12]
 8007eaa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f000 fa92 	bl	80083dc <USB_CoreReset>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	73fb      	strb	r3, [r7, #15]
 8007ebc:	e010      	b.n	8007ee0 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	68db      	ldr	r3, [r3, #12]
 8007ec2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f000 fa86 	bl	80083dc <USB_CoreReset>
 8007ed0:	4603      	mov	r3, r0
 8007ed2:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ed8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8007ee0:	7fbb      	ldrb	r3, [r7, #30]
 8007ee2:	2b01      	cmp	r3, #1
 8007ee4:	d10b      	bne.n	8007efe <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	f043 0206 	orr.w	r2, r3, #6
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	689b      	ldr	r3, [r3, #8]
 8007ef6:	f043 0220 	orr.w	r2, r3, #32
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3710      	adds	r7, #16
 8007f04:	46bd      	mov	sp, r7
 8007f06:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007f0a:	b004      	add	sp, #16
 8007f0c:	4770      	bx	lr
 8007f0e:	bf00      	nop
 8007f10:	ffbdffbf 	.word	0xffbdffbf

08007f14 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b083      	sub	sp, #12
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	689b      	ldr	r3, [r3, #8]
 8007f20:	f023 0201 	bic.w	r2, r3, #1
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007f28:	2300      	movs	r3, #0
}
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	370c      	adds	r7, #12
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f34:	4770      	bx	lr

08007f36 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007f36:	b580      	push	{r7, lr}
 8007f38:	b084      	sub	sp, #16
 8007f3a:	af00      	add	r7, sp, #0
 8007f3c:	6078      	str	r0, [r7, #4]
 8007f3e:	460b      	mov	r3, r1
 8007f40:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007f42:	2300      	movs	r3, #0
 8007f44:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	68db      	ldr	r3, [r3, #12]
 8007f4a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007f52:	78fb      	ldrb	r3, [r7, #3]
 8007f54:	2b01      	cmp	r3, #1
 8007f56:	d115      	bne.n	8007f84 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	68db      	ldr	r3, [r3, #12]
 8007f5c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007f64:	200a      	movs	r0, #10
 8007f66:	f7fa fc49 	bl	80027fc <HAL_Delay>
      ms += 10U;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	330a      	adds	r3, #10
 8007f6e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007f70:	6878      	ldr	r0, [r7, #4]
 8007f72:	f000 fa25 	bl	80083c0 <USB_GetMode>
 8007f76:	4603      	mov	r3, r0
 8007f78:	2b01      	cmp	r3, #1
 8007f7a:	d01e      	beq.n	8007fba <USB_SetCurrentMode+0x84>
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	2bc7      	cmp	r3, #199	@ 0xc7
 8007f80:	d9f0      	bls.n	8007f64 <USB_SetCurrentMode+0x2e>
 8007f82:	e01a      	b.n	8007fba <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007f84:	78fb      	ldrb	r3, [r7, #3]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d115      	bne.n	8007fb6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	68db      	ldr	r3, [r3, #12]
 8007f8e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007f96:	200a      	movs	r0, #10
 8007f98:	f7fa fc30 	bl	80027fc <HAL_Delay>
      ms += 10U;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	330a      	adds	r3, #10
 8007fa0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f000 fa0c 	bl	80083c0 <USB_GetMode>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d005      	beq.n	8007fba <USB_SetCurrentMode+0x84>
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	2bc7      	cmp	r3, #199	@ 0xc7
 8007fb2:	d9f0      	bls.n	8007f96 <USB_SetCurrentMode+0x60>
 8007fb4:	e001      	b.n	8007fba <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	e005      	b.n	8007fc6 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	2bc8      	cmp	r3, #200	@ 0xc8
 8007fbe:	d101      	bne.n	8007fc4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	e000      	b.n	8007fc6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007fc4:	2300      	movs	r3, #0
}
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	3710      	adds	r7, #16
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}
	...

08007fd0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007fd0:	b084      	sub	sp, #16
 8007fd2:	b580      	push	{r7, lr}
 8007fd4:	b086      	sub	sp, #24
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	6078      	str	r0, [r7, #4]
 8007fda:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007fde:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007fea:	2300      	movs	r3, #0
 8007fec:	613b      	str	r3, [r7, #16]
 8007fee:	e009      	b.n	8008004 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007ff0:	687a      	ldr	r2, [r7, #4]
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	3340      	adds	r3, #64	@ 0x40
 8007ff6:	009b      	lsls	r3, r3, #2
 8007ff8:	4413      	add	r3, r2
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007ffe:	693b      	ldr	r3, [r7, #16]
 8008000:	3301      	adds	r3, #1
 8008002:	613b      	str	r3, [r7, #16]
 8008004:	693b      	ldr	r3, [r7, #16]
 8008006:	2b0e      	cmp	r3, #14
 8008008:	d9f2      	bls.n	8007ff0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800800a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800800e:	2b00      	cmp	r3, #0
 8008010:	d11c      	bne.n	800804c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008018:	685b      	ldr	r3, [r3, #4]
 800801a:	68fa      	ldr	r2, [r7, #12]
 800801c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008020:	f043 0302 	orr.w	r3, r3, #2
 8008024:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800802a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	601a      	str	r2, [r3, #0]
 800804a:	e005      	b.n	8008058 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008050:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800805e:	461a      	mov	r2, r3
 8008060:	2300      	movs	r3, #0
 8008062:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008064:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008068:	2b01      	cmp	r3, #1
 800806a:	d10d      	bne.n	8008088 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800806c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008070:	2b00      	cmp	r3, #0
 8008072:	d104      	bne.n	800807e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008074:	2100      	movs	r1, #0
 8008076:	6878      	ldr	r0, [r7, #4]
 8008078:	f000 f968 	bl	800834c <USB_SetDevSpeed>
 800807c:	e008      	b.n	8008090 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800807e:	2101      	movs	r1, #1
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	f000 f963 	bl	800834c <USB_SetDevSpeed>
 8008086:	e003      	b.n	8008090 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008088:	2103      	movs	r1, #3
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	f000 f95e 	bl	800834c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008090:	2110      	movs	r1, #16
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f000 f8fa 	bl	800828c <USB_FlushTxFifo>
 8008098:	4603      	mov	r3, r0
 800809a:	2b00      	cmp	r3, #0
 800809c:	d001      	beq.n	80080a2 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800809e:	2301      	movs	r3, #1
 80080a0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80080a2:	6878      	ldr	r0, [r7, #4]
 80080a4:	f000 f924 	bl	80082f0 <USB_FlushRxFifo>
 80080a8:	4603      	mov	r3, r0
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d001      	beq.n	80080b2 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80080ae:	2301      	movs	r3, #1
 80080b0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080b8:	461a      	mov	r2, r3
 80080ba:	2300      	movs	r3, #0
 80080bc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080c4:	461a      	mov	r2, r3
 80080c6:	2300      	movs	r3, #0
 80080c8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080d0:	461a      	mov	r2, r3
 80080d2:	2300      	movs	r3, #0
 80080d4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80080d6:	2300      	movs	r3, #0
 80080d8:	613b      	str	r3, [r7, #16]
 80080da:	e043      	b.n	8008164 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80080dc:	693b      	ldr	r3, [r7, #16]
 80080de:	015a      	lsls	r2, r3, #5
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	4413      	add	r3, r2
 80080e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80080ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80080f2:	d118      	bne.n	8008126 <USB_DevInit+0x156>
    {
      if (i == 0U)
 80080f4:	693b      	ldr	r3, [r7, #16]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d10a      	bne.n	8008110 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80080fa:	693b      	ldr	r3, [r7, #16]
 80080fc:	015a      	lsls	r2, r3, #5
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	4413      	add	r3, r2
 8008102:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008106:	461a      	mov	r2, r3
 8008108:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800810c:	6013      	str	r3, [r2, #0]
 800810e:	e013      	b.n	8008138 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	015a      	lsls	r2, r3, #5
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	4413      	add	r3, r2
 8008118:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800811c:	461a      	mov	r2, r3
 800811e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008122:	6013      	str	r3, [r2, #0]
 8008124:	e008      	b.n	8008138 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008126:	693b      	ldr	r3, [r7, #16]
 8008128:	015a      	lsls	r2, r3, #5
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	4413      	add	r3, r2
 800812e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008132:	461a      	mov	r2, r3
 8008134:	2300      	movs	r3, #0
 8008136:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008138:	693b      	ldr	r3, [r7, #16]
 800813a:	015a      	lsls	r2, r3, #5
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	4413      	add	r3, r2
 8008140:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008144:	461a      	mov	r2, r3
 8008146:	2300      	movs	r3, #0
 8008148:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800814a:	693b      	ldr	r3, [r7, #16]
 800814c:	015a      	lsls	r2, r3, #5
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	4413      	add	r3, r2
 8008152:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008156:	461a      	mov	r2, r3
 8008158:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800815c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800815e:	693b      	ldr	r3, [r7, #16]
 8008160:	3301      	adds	r3, #1
 8008162:	613b      	str	r3, [r7, #16]
 8008164:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008168:	461a      	mov	r2, r3
 800816a:	693b      	ldr	r3, [r7, #16]
 800816c:	4293      	cmp	r3, r2
 800816e:	d3b5      	bcc.n	80080dc <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008170:	2300      	movs	r3, #0
 8008172:	613b      	str	r3, [r7, #16]
 8008174:	e043      	b.n	80081fe <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008176:	693b      	ldr	r3, [r7, #16]
 8008178:	015a      	lsls	r2, r3, #5
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	4413      	add	r3, r2
 800817e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008188:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800818c:	d118      	bne.n	80081c0 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800818e:	693b      	ldr	r3, [r7, #16]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d10a      	bne.n	80081aa <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008194:	693b      	ldr	r3, [r7, #16]
 8008196:	015a      	lsls	r2, r3, #5
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	4413      	add	r3, r2
 800819c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081a0:	461a      	mov	r2, r3
 80081a2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80081a6:	6013      	str	r3, [r2, #0]
 80081a8:	e013      	b.n	80081d2 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	015a      	lsls	r2, r3, #5
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	4413      	add	r3, r2
 80081b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081b6:	461a      	mov	r2, r3
 80081b8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80081bc:	6013      	str	r3, [r2, #0]
 80081be:	e008      	b.n	80081d2 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80081c0:	693b      	ldr	r3, [r7, #16]
 80081c2:	015a      	lsls	r2, r3, #5
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	4413      	add	r3, r2
 80081c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081cc:	461a      	mov	r2, r3
 80081ce:	2300      	movs	r3, #0
 80081d0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80081d2:	693b      	ldr	r3, [r7, #16]
 80081d4:	015a      	lsls	r2, r3, #5
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	4413      	add	r3, r2
 80081da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081de:	461a      	mov	r2, r3
 80081e0:	2300      	movs	r3, #0
 80081e2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80081e4:	693b      	ldr	r3, [r7, #16]
 80081e6:	015a      	lsls	r2, r3, #5
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	4413      	add	r3, r2
 80081ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081f0:	461a      	mov	r2, r3
 80081f2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80081f6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80081f8:	693b      	ldr	r3, [r7, #16]
 80081fa:	3301      	adds	r3, #1
 80081fc:	613b      	str	r3, [r7, #16]
 80081fe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008202:	461a      	mov	r2, r3
 8008204:	693b      	ldr	r3, [r7, #16]
 8008206:	4293      	cmp	r3, r2
 8008208:	d3b5      	bcc.n	8008176 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008210:	691b      	ldr	r3, [r3, #16]
 8008212:	68fa      	ldr	r2, [r7, #12]
 8008214:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008218:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800821c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2200      	movs	r2, #0
 8008222:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800822a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800822c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008230:	2b00      	cmp	r3, #0
 8008232:	d105      	bne.n	8008240 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	699b      	ldr	r3, [r3, #24]
 8008238:	f043 0210 	orr.w	r2, r3, #16
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	699a      	ldr	r2, [r3, #24]
 8008244:	4b0f      	ldr	r3, [pc, #60]	@ (8008284 <USB_DevInit+0x2b4>)
 8008246:	4313      	orrs	r3, r2
 8008248:	687a      	ldr	r2, [r7, #4]
 800824a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800824c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008250:	2b00      	cmp	r3, #0
 8008252:	d005      	beq.n	8008260 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	699b      	ldr	r3, [r3, #24]
 8008258:	f043 0208 	orr.w	r2, r3, #8
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008260:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008264:	2b01      	cmp	r3, #1
 8008266:	d105      	bne.n	8008274 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	699a      	ldr	r2, [r3, #24]
 800826c:	4b06      	ldr	r3, [pc, #24]	@ (8008288 <USB_DevInit+0x2b8>)
 800826e:	4313      	orrs	r3, r2
 8008270:	687a      	ldr	r2, [r7, #4]
 8008272:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008274:	7dfb      	ldrb	r3, [r7, #23]
}
 8008276:	4618      	mov	r0, r3
 8008278:	3718      	adds	r7, #24
 800827a:	46bd      	mov	sp, r7
 800827c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008280:	b004      	add	sp, #16
 8008282:	4770      	bx	lr
 8008284:	803c3800 	.word	0x803c3800
 8008288:	40000004 	.word	0x40000004

0800828c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800828c:	b480      	push	{r7}
 800828e:	b085      	sub	sp, #20
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
 8008294:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008296:	2300      	movs	r3, #0
 8008298:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	3301      	adds	r3, #1
 800829e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80082a6:	d901      	bls.n	80082ac <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80082a8:	2303      	movs	r3, #3
 80082aa:	e01b      	b.n	80082e4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	691b      	ldr	r3, [r3, #16]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	daf2      	bge.n	800829a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80082b4:	2300      	movs	r3, #0
 80082b6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	019b      	lsls	r3, r3, #6
 80082bc:	f043 0220 	orr.w	r2, r3, #32
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	3301      	adds	r3, #1
 80082c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80082d0:	d901      	bls.n	80082d6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80082d2:	2303      	movs	r3, #3
 80082d4:	e006      	b.n	80082e4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	691b      	ldr	r3, [r3, #16]
 80082da:	f003 0320 	and.w	r3, r3, #32
 80082de:	2b20      	cmp	r3, #32
 80082e0:	d0f0      	beq.n	80082c4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80082e2:	2300      	movs	r3, #0
}
 80082e4:	4618      	mov	r0, r3
 80082e6:	3714      	adds	r7, #20
 80082e8:	46bd      	mov	sp, r7
 80082ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ee:	4770      	bx	lr

080082f0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b085      	sub	sp, #20
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80082f8:	2300      	movs	r3, #0
 80082fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	3301      	adds	r3, #1
 8008300:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008308:	d901      	bls.n	800830e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800830a:	2303      	movs	r3, #3
 800830c:	e018      	b.n	8008340 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	691b      	ldr	r3, [r3, #16]
 8008312:	2b00      	cmp	r3, #0
 8008314:	daf2      	bge.n	80082fc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008316:	2300      	movs	r3, #0
 8008318:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2210      	movs	r2, #16
 800831e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	3301      	adds	r3, #1
 8008324:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800832c:	d901      	bls.n	8008332 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800832e:	2303      	movs	r3, #3
 8008330:	e006      	b.n	8008340 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	691b      	ldr	r3, [r3, #16]
 8008336:	f003 0310 	and.w	r3, r3, #16
 800833a:	2b10      	cmp	r3, #16
 800833c:	d0f0      	beq.n	8008320 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800833e:	2300      	movs	r3, #0
}
 8008340:	4618      	mov	r0, r3
 8008342:	3714      	adds	r7, #20
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr

0800834c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800834c:	b480      	push	{r7}
 800834e:	b085      	sub	sp, #20
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
 8008354:	460b      	mov	r3, r1
 8008356:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008362:	681a      	ldr	r2, [r3, #0]
 8008364:	78fb      	ldrb	r3, [r7, #3]
 8008366:	68f9      	ldr	r1, [r7, #12]
 8008368:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800836c:	4313      	orrs	r3, r2
 800836e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008370:	2300      	movs	r3, #0
}
 8008372:	4618      	mov	r0, r3
 8008374:	3714      	adds	r7, #20
 8008376:	46bd      	mov	sp, r7
 8008378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837c:	4770      	bx	lr

0800837e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800837e:	b480      	push	{r7}
 8008380:	b085      	sub	sp, #20
 8008382:	af00      	add	r7, sp, #0
 8008384:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	68fa      	ldr	r2, [r7, #12]
 8008394:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008398:	f023 0303 	bic.w	r3, r3, #3
 800839c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083a4:	685b      	ldr	r3, [r3, #4]
 80083a6:	68fa      	ldr	r2, [r7, #12]
 80083a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80083ac:	f043 0302 	orr.w	r3, r3, #2
 80083b0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80083b2:	2300      	movs	r3, #0
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	3714      	adds	r7, #20
 80083b8:	46bd      	mov	sp, r7
 80083ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083be:	4770      	bx	lr

080083c0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80083c0:	b480      	push	{r7}
 80083c2:	b083      	sub	sp, #12
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	695b      	ldr	r3, [r3, #20]
 80083cc:	f003 0301 	and.w	r3, r3, #1
}
 80083d0:	4618      	mov	r0, r3
 80083d2:	370c      	adds	r7, #12
 80083d4:	46bd      	mov	sp, r7
 80083d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083da:	4770      	bx	lr

080083dc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80083dc:	b480      	push	{r7}
 80083de:	b085      	sub	sp, #20
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80083e4:	2300      	movs	r3, #0
 80083e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	3301      	adds	r3, #1
 80083ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80083f4:	d901      	bls.n	80083fa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80083f6:	2303      	movs	r3, #3
 80083f8:	e01b      	b.n	8008432 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	691b      	ldr	r3, [r3, #16]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	daf2      	bge.n	80083e8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008402:	2300      	movs	r3, #0
 8008404:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	691b      	ldr	r3, [r3, #16]
 800840a:	f043 0201 	orr.w	r2, r3, #1
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	3301      	adds	r3, #1
 8008416:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800841e:	d901      	bls.n	8008424 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008420:	2303      	movs	r3, #3
 8008422:	e006      	b.n	8008432 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	691b      	ldr	r3, [r3, #16]
 8008428:	f003 0301 	and.w	r3, r3, #1
 800842c:	2b01      	cmp	r3, #1
 800842e:	d0f0      	beq.n	8008412 <USB_CoreReset+0x36>

  return HAL_OK;
 8008430:	2300      	movs	r3, #0
}
 8008432:	4618      	mov	r0, r3
 8008434:	3714      	adds	r7, #20
 8008436:	46bd      	mov	sp, r7
 8008438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843c:	4770      	bx	lr
	...

08008440 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8008444:	4904      	ldr	r1, [pc, #16]	@ (8008458 <MX_FATFS_Init+0x18>)
 8008446:	4805      	ldr	r0, [pc, #20]	@ (800845c <MX_FATFS_Init+0x1c>)
 8008448:	f002 febe 	bl	800b1c8 <FATFS_LinkDriver>
 800844c:	4603      	mov	r3, r0
 800844e:	461a      	mov	r2, r3
 8008450:	4b03      	ldr	r3, [pc, #12]	@ (8008460 <MX_FATFS_Init+0x20>)
 8008452:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008454:	bf00      	nop
 8008456:	bd80      	pop	{r7, pc}
 8008458:	200022f4 	.word	0x200022f4
 800845c:	20000020 	.word	0x20000020
 8008460:	200022f0 	.word	0x200022f0

08008464 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8008464:	b480      	push	{r7}
 8008466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8008468:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800846a:	4618      	mov	r0, r3
 800846c:	46bd      	mov	sp, r7
 800846e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008472:	4770      	bx	lr

08008474 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b082      	sub	sp, #8
 8008478:	af00      	add	r7, sp, #0
 800847a:	4603      	mov	r3, r0
 800847c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 800847e:	79fb      	ldrb	r3, [r7, #7]
 8008480:	4618      	mov	r0, r3
 8008482:	f000 f9d7 	bl	8008834 <USER_SPI_initialize>
 8008486:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8008488:	4618      	mov	r0, r3
 800848a:	3708      	adds	r7, #8
 800848c:	46bd      	mov	sp, r7
 800848e:	bd80      	pop	{r7, pc}

08008490 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8008490:	b580      	push	{r7, lr}
 8008492:	b082      	sub	sp, #8
 8008494:	af00      	add	r7, sp, #0
 8008496:	4603      	mov	r3, r0
 8008498:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 800849a:	79fb      	ldrb	r3, [r7, #7]
 800849c:	4618      	mov	r0, r3
 800849e:	f000 fabd 	bl	8008a1c <USER_SPI_status>
 80084a2:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	3708      	adds	r7, #8
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}

080084ac <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b084      	sub	sp, #16
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	60b9      	str	r1, [r7, #8]
 80084b4:	607a      	str	r2, [r7, #4]
 80084b6:	603b      	str	r3, [r7, #0]
 80084b8:	4603      	mov	r3, r0
 80084ba:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);return RES_OK;
 80084bc:	7bf8      	ldrb	r0, [r7, #15]
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	687a      	ldr	r2, [r7, #4]
 80084c2:	68b9      	ldr	r1, [r7, #8]
 80084c4:	f000 fac0 	bl	8008a48 <USER_SPI_read>
 80084c8:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 80084ca:	4618      	mov	r0, r3
 80084cc:	3710      	adds	r7, #16
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bd80      	pop	{r7, pc}

080084d2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80084d2:	b580      	push	{r7, lr}
 80084d4:	b084      	sub	sp, #16
 80084d6:	af00      	add	r7, sp, #0
 80084d8:	60b9      	str	r1, [r7, #8]
 80084da:	607a      	str	r2, [r7, #4]
 80084dc:	603b      	str	r3, [r7, #0]
 80084de:	4603      	mov	r3, r0
 80084e0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 80084e2:	7bf8      	ldrb	r0, [r7, #15]
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	687a      	ldr	r2, [r7, #4]
 80084e8:	68b9      	ldr	r1, [r7, #8]
 80084ea:	f000 fb13 	bl	8008b14 <USER_SPI_write>
 80084ee:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 80084f0:	4618      	mov	r0, r3
 80084f2:	3710      	adds	r7, #16
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd80      	pop	{r7, pc}

080084f8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b082      	sub	sp, #8
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	4603      	mov	r3, r0
 8008500:	603a      	str	r2, [r7, #0]
 8008502:	71fb      	strb	r3, [r7, #7]
 8008504:	460b      	mov	r3, r1
 8008506:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8008508:	79b9      	ldrb	r1, [r7, #6]
 800850a:	79fb      	ldrb	r3, [r7, #7]
 800850c:	683a      	ldr	r2, [r7, #0]
 800850e:	4618      	mov	r0, r3
 8008510:	f000 fb7c 	bl	8008c0c <USER_SPI_ioctl>
 8008514:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8008516:	4618      	mov	r0, r3
 8008518:	3708      	adds	r7, #8
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}
	...

08008520 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8008520:	b580      	push	{r7, lr}
 8008522:	b082      	sub	sp, #8
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8008528:	f7fa f95c 	bl	80027e4 <HAL_GetTick>
 800852c:	4603      	mov	r3, r0
 800852e:	4a04      	ldr	r2, [pc, #16]	@ (8008540 <SPI_Timer_On+0x20>)
 8008530:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8008532:	4a04      	ldr	r2, [pc, #16]	@ (8008544 <SPI_Timer_On+0x24>)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6013      	str	r3, [r2, #0]
}
 8008538:	bf00      	nop
 800853a:	3708      	adds	r7, #8
 800853c:	46bd      	mov	sp, r7
 800853e:	bd80      	pop	{r7, pc}
 8008540:	200022fc 	.word	0x200022fc
 8008544:	20002300 	.word	0x20002300

08008548 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8008548:	b580      	push	{r7, lr}
 800854a:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800854c:	f7fa f94a 	bl	80027e4 <HAL_GetTick>
 8008550:	4602      	mov	r2, r0
 8008552:	4b06      	ldr	r3, [pc, #24]	@ (800856c <SPI_Timer_Status+0x24>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	1ad2      	subs	r2, r2, r3
 8008558:	4b05      	ldr	r3, [pc, #20]	@ (8008570 <SPI_Timer_Status+0x28>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	429a      	cmp	r2, r3
 800855e:	bf34      	ite	cc
 8008560:	2301      	movcc	r3, #1
 8008562:	2300      	movcs	r3, #0
 8008564:	b2db      	uxtb	r3, r3
}
 8008566:	4618      	mov	r0, r3
 8008568:	bd80      	pop	{r7, pc}
 800856a:	bf00      	nop
 800856c:	200022fc 	.word	0x200022fc
 8008570:	20002300 	.word	0x20002300

08008574 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b086      	sub	sp, #24
 8008578:	af02      	add	r7, sp, #8
 800857a:	4603      	mov	r3, r0
 800857c:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800857e:	f107 020f 	add.w	r2, r7, #15
 8008582:	1df9      	adds	r1, r7, #7
 8008584:	2332      	movs	r3, #50	@ 0x32
 8008586:	9300      	str	r3, [sp, #0]
 8008588:	2301      	movs	r3, #1
 800858a:	4804      	ldr	r0, [pc, #16]	@ (800859c <xchg_spi+0x28>)
 800858c:	f7fd f8a0 	bl	80056d0 <HAL_SPI_TransmitReceive>
    return rxDat;
 8008590:	7bfb      	ldrb	r3, [r7, #15]
}
 8008592:	4618      	mov	r0, r3
 8008594:	3710      	adds	r7, #16
 8008596:	46bd      	mov	sp, r7
 8008598:	bd80      	pop	{r7, pc}
 800859a:	bf00      	nop
 800859c:	20001b48 	.word	0x20001b48

080085a0 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80085a0:	b590      	push	{r4, r7, lr}
 80085a2:	b085      	sub	sp, #20
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
 80085a8:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80085aa:	2300      	movs	r3, #0
 80085ac:	60fb      	str	r3, [r7, #12]
 80085ae:	e00a      	b.n	80085c6 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80085b0:	687a      	ldr	r2, [r7, #4]
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	18d4      	adds	r4, r2, r3
 80085b6:	20ff      	movs	r0, #255	@ 0xff
 80085b8:	f7ff ffdc 	bl	8008574 <xchg_spi>
 80085bc:	4603      	mov	r3, r0
 80085be:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	3301      	adds	r3, #1
 80085c4:	60fb      	str	r3, [r7, #12]
 80085c6:	68fa      	ldr	r2, [r7, #12]
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	429a      	cmp	r2, r3
 80085cc:	d3f0      	bcc.n	80085b0 <rcvr_spi_multi+0x10>
	}
}
 80085ce:	bf00      	nop
 80085d0:	bf00      	nop
 80085d2:	3714      	adds	r7, #20
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd90      	pop	{r4, r7, pc}

080085d8 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b082      	sub	sp, #8
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
 80085e0:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	b29a      	uxth	r2, r3
 80085e6:	f04f 33ff 	mov.w	r3, #4294967295
 80085ea:	6879      	ldr	r1, [r7, #4]
 80085ec:	4803      	ldr	r0, [pc, #12]	@ (80085fc <xmit_spi_multi+0x24>)
 80085ee:	f7fc fefa 	bl	80053e6 <HAL_SPI_Transmit>
}
 80085f2:	bf00      	nop
 80085f4:	3708      	adds	r7, #8
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bd80      	pop	{r7, pc}
 80085fa:	bf00      	nop
 80085fc:	20001b48 	.word	0x20001b48

08008600 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b086      	sub	sp, #24
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8008608:	f7fa f8ec 	bl	80027e4 <HAL_GetTick>
 800860c:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8008612:	20ff      	movs	r0, #255	@ 0xff
 8008614:	f7ff ffae 	bl	8008574 <xchg_spi>
 8008618:	4603      	mov	r3, r0
 800861a:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800861c:	7bfb      	ldrb	r3, [r7, #15]
 800861e:	2bff      	cmp	r3, #255	@ 0xff
 8008620:	d007      	beq.n	8008632 <wait_ready+0x32>
 8008622:	f7fa f8df 	bl	80027e4 <HAL_GetTick>
 8008626:	4602      	mov	r2, r0
 8008628:	697b      	ldr	r3, [r7, #20]
 800862a:	1ad3      	subs	r3, r2, r3
 800862c:	693a      	ldr	r2, [r7, #16]
 800862e:	429a      	cmp	r2, r3
 8008630:	d8ef      	bhi.n	8008612 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8008632:	7bfb      	ldrb	r3, [r7, #15]
 8008634:	2bff      	cmp	r3, #255	@ 0xff
 8008636:	bf0c      	ite	eq
 8008638:	2301      	moveq	r3, #1
 800863a:	2300      	movne	r3, #0
 800863c:	b2db      	uxtb	r3, r3
}
 800863e:	4618      	mov	r0, r3
 8008640:	3718      	adds	r7, #24
 8008642:	46bd      	mov	sp, r7
 8008644:	bd80      	pop	{r7, pc}
	...

08008648 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800864c:	2201      	movs	r2, #1
 800864e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8008652:	4804      	ldr	r0, [pc, #16]	@ (8008664 <despiselect+0x1c>)
 8008654:	f7fa ff30 	bl	80034b8 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8008658:	20ff      	movs	r0, #255	@ 0xff
 800865a:	f7ff ff8b 	bl	8008574 <xchg_spi>

}
 800865e:	bf00      	nop
 8008660:	bd80      	pop	{r7, pc}
 8008662:	bf00      	nop
 8008664:	40020c00 	.word	0x40020c00

08008668 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8008668:	b580      	push	{r7, lr}
 800866a:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 800866c:	2200      	movs	r2, #0
 800866e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8008672:	480a      	ldr	r0, [pc, #40]	@ (800869c <spiselect+0x34>)
 8008674:	f7fa ff20 	bl	80034b8 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8008678:	20ff      	movs	r0, #255	@ 0xff
 800867a:	f7ff ff7b 	bl	8008574 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800867e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8008682:	f7ff ffbd 	bl	8008600 <wait_ready>
 8008686:	4603      	mov	r3, r0
 8008688:	2b00      	cmp	r3, #0
 800868a:	d001      	beq.n	8008690 <spiselect+0x28>
 800868c:	2301      	movs	r3, #1
 800868e:	e002      	b.n	8008696 <spiselect+0x2e>

	despiselect();
 8008690:	f7ff ffda 	bl	8008648 <despiselect>
	return 0;	/* Timeout */
 8008694:	2300      	movs	r3, #0
}
 8008696:	4618      	mov	r0, r3
 8008698:	bd80      	pop	{r7, pc}
 800869a:	bf00      	nop
 800869c:	40020c00 	.word	0x40020c00

080086a0 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b084      	sub	sp, #16
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
 80086a8:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80086aa:	20c8      	movs	r0, #200	@ 0xc8
 80086ac:	f7ff ff38 	bl	8008520 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80086b0:	20ff      	movs	r0, #255	@ 0xff
 80086b2:	f7ff ff5f 	bl	8008574 <xchg_spi>
 80086b6:	4603      	mov	r3, r0
 80086b8:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80086ba:	7bfb      	ldrb	r3, [r7, #15]
 80086bc:	2bff      	cmp	r3, #255	@ 0xff
 80086be:	d104      	bne.n	80086ca <rcvr_datablock+0x2a>
 80086c0:	f7ff ff42 	bl	8008548 <SPI_Timer_Status>
 80086c4:	4603      	mov	r3, r0
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d1f2      	bne.n	80086b0 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80086ca:	7bfb      	ldrb	r3, [r7, #15]
 80086cc:	2bfe      	cmp	r3, #254	@ 0xfe
 80086ce:	d001      	beq.n	80086d4 <rcvr_datablock+0x34>
 80086d0:	2300      	movs	r3, #0
 80086d2:	e00a      	b.n	80086ea <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80086d4:	6839      	ldr	r1, [r7, #0]
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f7ff ff62 	bl	80085a0 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 80086dc:	20ff      	movs	r0, #255	@ 0xff
 80086de:	f7ff ff49 	bl	8008574 <xchg_spi>
 80086e2:	20ff      	movs	r0, #255	@ 0xff
 80086e4:	f7ff ff46 	bl	8008574 <xchg_spi>

	return 1;						/* Function succeeded */
 80086e8:	2301      	movs	r3, #1
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3710      	adds	r7, #16
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}

080086f2 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 80086f2:	b580      	push	{r7, lr}
 80086f4:	b084      	sub	sp, #16
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	6078      	str	r0, [r7, #4]
 80086fa:	460b      	mov	r3, r1
 80086fc:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 80086fe:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8008702:	f7ff ff7d 	bl	8008600 <wait_ready>
 8008706:	4603      	mov	r3, r0
 8008708:	2b00      	cmp	r3, #0
 800870a:	d101      	bne.n	8008710 <xmit_datablock+0x1e>
 800870c:	2300      	movs	r3, #0
 800870e:	e01e      	b.n	800874e <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8008710:	78fb      	ldrb	r3, [r7, #3]
 8008712:	4618      	mov	r0, r3
 8008714:	f7ff ff2e 	bl	8008574 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8008718:	78fb      	ldrb	r3, [r7, #3]
 800871a:	2bfd      	cmp	r3, #253	@ 0xfd
 800871c:	d016      	beq.n	800874c <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800871e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f7ff ff58 	bl	80085d8 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8008728:	20ff      	movs	r0, #255	@ 0xff
 800872a:	f7ff ff23 	bl	8008574 <xchg_spi>
 800872e:	20ff      	movs	r0, #255	@ 0xff
 8008730:	f7ff ff20 	bl	8008574 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8008734:	20ff      	movs	r0, #255	@ 0xff
 8008736:	f7ff ff1d 	bl	8008574 <xchg_spi>
 800873a:	4603      	mov	r3, r0
 800873c:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800873e:	7bfb      	ldrb	r3, [r7, #15]
 8008740:	f003 031f 	and.w	r3, r3, #31
 8008744:	2b05      	cmp	r3, #5
 8008746:	d001      	beq.n	800874c <xmit_datablock+0x5a>
 8008748:	2300      	movs	r3, #0
 800874a:	e000      	b.n	800874e <xmit_datablock+0x5c>
	}
	return 1;
 800874c:	2301      	movs	r3, #1
}
 800874e:	4618      	mov	r0, r3
 8008750:	3710      	adds	r7, #16
 8008752:	46bd      	mov	sp, r7
 8008754:	bd80      	pop	{r7, pc}

08008756 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8008756:	b580      	push	{r7, lr}
 8008758:	b084      	sub	sp, #16
 800875a:	af00      	add	r7, sp, #0
 800875c:	4603      	mov	r3, r0
 800875e:	6039      	str	r1, [r7, #0]
 8008760:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8008762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008766:	2b00      	cmp	r3, #0
 8008768:	da0e      	bge.n	8008788 <send_cmd+0x32>
		cmd &= 0x7F;
 800876a:	79fb      	ldrb	r3, [r7, #7]
 800876c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008770:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8008772:	2100      	movs	r1, #0
 8008774:	2037      	movs	r0, #55	@ 0x37
 8008776:	f7ff ffee 	bl	8008756 <send_cmd>
 800877a:	4603      	mov	r3, r0
 800877c:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800877e:	7bbb      	ldrb	r3, [r7, #14]
 8008780:	2b01      	cmp	r3, #1
 8008782:	d901      	bls.n	8008788 <send_cmd+0x32>
 8008784:	7bbb      	ldrb	r3, [r7, #14]
 8008786:	e051      	b.n	800882c <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8008788:	79fb      	ldrb	r3, [r7, #7]
 800878a:	2b0c      	cmp	r3, #12
 800878c:	d008      	beq.n	80087a0 <send_cmd+0x4a>
		despiselect();
 800878e:	f7ff ff5b 	bl	8008648 <despiselect>
		if (!spiselect()) return 0xFF;
 8008792:	f7ff ff69 	bl	8008668 <spiselect>
 8008796:	4603      	mov	r3, r0
 8008798:	2b00      	cmp	r3, #0
 800879a:	d101      	bne.n	80087a0 <send_cmd+0x4a>
 800879c:	23ff      	movs	r3, #255	@ 0xff
 800879e:	e045      	b.n	800882c <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80087a0:	79fb      	ldrb	r3, [r7, #7]
 80087a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087a6:	b2db      	uxtb	r3, r3
 80087a8:	4618      	mov	r0, r3
 80087aa:	f7ff fee3 	bl	8008574 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	0e1b      	lsrs	r3, r3, #24
 80087b2:	b2db      	uxtb	r3, r3
 80087b4:	4618      	mov	r0, r3
 80087b6:	f7ff fedd 	bl	8008574 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	0c1b      	lsrs	r3, r3, #16
 80087be:	b2db      	uxtb	r3, r3
 80087c0:	4618      	mov	r0, r3
 80087c2:	f7ff fed7 	bl	8008574 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	0a1b      	lsrs	r3, r3, #8
 80087ca:	b2db      	uxtb	r3, r3
 80087cc:	4618      	mov	r0, r3
 80087ce:	f7ff fed1 	bl	8008574 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	b2db      	uxtb	r3, r3
 80087d6:	4618      	mov	r0, r3
 80087d8:	f7ff fecc 	bl	8008574 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 80087dc:	2301      	movs	r3, #1
 80087de:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 80087e0:	79fb      	ldrb	r3, [r7, #7]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d101      	bne.n	80087ea <send_cmd+0x94>
 80087e6:	2395      	movs	r3, #149	@ 0x95
 80087e8:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 80087ea:	79fb      	ldrb	r3, [r7, #7]
 80087ec:	2b08      	cmp	r3, #8
 80087ee:	d101      	bne.n	80087f4 <send_cmd+0x9e>
 80087f0:	2387      	movs	r3, #135	@ 0x87
 80087f2:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 80087f4:	7bfb      	ldrb	r3, [r7, #15]
 80087f6:	4618      	mov	r0, r3
 80087f8:	f7ff febc 	bl	8008574 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 80087fc:	79fb      	ldrb	r3, [r7, #7]
 80087fe:	2b0c      	cmp	r3, #12
 8008800:	d102      	bne.n	8008808 <send_cmd+0xb2>
 8008802:	20ff      	movs	r0, #255	@ 0xff
 8008804:	f7ff feb6 	bl	8008574 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8008808:	230a      	movs	r3, #10
 800880a:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800880c:	20ff      	movs	r0, #255	@ 0xff
 800880e:	f7ff feb1 	bl	8008574 <xchg_spi>
 8008812:	4603      	mov	r3, r0
 8008814:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8008816:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800881a:	2b00      	cmp	r3, #0
 800881c:	da05      	bge.n	800882a <send_cmd+0xd4>
 800881e:	7bfb      	ldrb	r3, [r7, #15]
 8008820:	3b01      	subs	r3, #1
 8008822:	73fb      	strb	r3, [r7, #15]
 8008824:	7bfb      	ldrb	r3, [r7, #15]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d1f0      	bne.n	800880c <send_cmd+0xb6>

	return res;							/* Return received response */
 800882a:	7bbb      	ldrb	r3, [r7, #14]
}
 800882c:	4618      	mov	r0, r3
 800882e:	3710      	adds	r7, #16
 8008830:	46bd      	mov	sp, r7
 8008832:	bd80      	pop	{r7, pc}

08008834 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8008834:	b590      	push	{r4, r7, lr}
 8008836:	b085      	sub	sp, #20
 8008838:	af00      	add	r7, sp, #0
 800883a:	4603      	mov	r3, r0
 800883c:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800883e:	79fb      	ldrb	r3, [r7, #7]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d001      	beq.n	8008848 <USER_SPI_initialize+0x14>
 8008844:	2301      	movs	r3, #1
 8008846:	e0dc      	b.n	8008a02 <USER_SPI_initialize+0x1ce>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8008848:	4b70      	ldr	r3, [pc, #448]	@ (8008a0c <USER_SPI_initialize+0x1d8>)
 800884a:	781b      	ldrb	r3, [r3, #0]
 800884c:	b2db      	uxtb	r3, r3
 800884e:	f003 0302 	and.w	r3, r3, #2
 8008852:	2b00      	cmp	r3, #0
 8008854:	d003      	beq.n	800885e <USER_SPI_initialize+0x2a>
 8008856:	4b6d      	ldr	r3, [pc, #436]	@ (8008a0c <USER_SPI_initialize+0x1d8>)
 8008858:	781b      	ldrb	r3, [r3, #0]
 800885a:	b2db      	uxtb	r3, r3
 800885c:	e0d1      	b.n	8008a02 <USER_SPI_initialize+0x1ce>

	FCLK_SLOW();
 800885e:	4b6c      	ldr	r3, [pc, #432]	@ (8008a10 <USER_SPI_initialize+0x1dc>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8008868:	4b69      	ldr	r3, [pc, #420]	@ (8008a10 <USER_SPI_initialize+0x1dc>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 8008870:	601a      	str	r2, [r3, #0]
	spiPre = SD_SPI_HANDLE.Instance->CR1;
 8008872:	4b67      	ldr	r3, [pc, #412]	@ (8008a10 <USER_SPI_initialize+0x1dc>)
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	461a      	mov	r2, r3
 800887a:	4b66      	ldr	r3, [pc, #408]	@ (8008a14 <USER_SPI_initialize+0x1e0>)
 800887c:	601a      	str	r2, [r3, #0]

	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800887e:	230a      	movs	r3, #10
 8008880:	73fb      	strb	r3, [r7, #15]
 8008882:	e005      	b.n	8008890 <USER_SPI_initialize+0x5c>
 8008884:	20ff      	movs	r0, #255	@ 0xff
 8008886:	f7ff fe75 	bl	8008574 <xchg_spi>
 800888a:	7bfb      	ldrb	r3, [r7, #15]
 800888c:	3b01      	subs	r3, #1
 800888e:	73fb      	strb	r3, [r7, #15]
 8008890:	7bfb      	ldrb	r3, [r7, #15]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d1f6      	bne.n	8008884 <USER_SPI_initialize+0x50>

	ty = 0;
 8008896:	2300      	movs	r3, #0
 8008898:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800889a:	2100      	movs	r1, #0
 800889c:	2000      	movs	r0, #0
 800889e:	f7ff ff5a 	bl	8008756 <send_cmd>
 80088a2:	4603      	mov	r3, r0
 80088a4:	2b01      	cmp	r3, #1
 80088a6:	f040 808b 	bne.w	80089c0 <USER_SPI_initialize+0x18c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80088aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80088ae:	f7ff fe37 	bl	8008520 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80088b2:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80088b6:	2008      	movs	r0, #8
 80088b8:	f7ff ff4d 	bl	8008756 <send_cmd>
 80088bc:	4603      	mov	r3, r0
 80088be:	2b01      	cmp	r3, #1
 80088c0:	d151      	bne.n	8008966 <USER_SPI_initialize+0x132>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80088c2:	2300      	movs	r3, #0
 80088c4:	73fb      	strb	r3, [r7, #15]
 80088c6:	e00d      	b.n	80088e4 <USER_SPI_initialize+0xb0>
 80088c8:	7bfc      	ldrb	r4, [r7, #15]
 80088ca:	20ff      	movs	r0, #255	@ 0xff
 80088cc:	f7ff fe52 	bl	8008574 <xchg_spi>
 80088d0:	4603      	mov	r3, r0
 80088d2:	461a      	mov	r2, r3
 80088d4:	f104 0310 	add.w	r3, r4, #16
 80088d8:	443b      	add	r3, r7
 80088da:	f803 2c08 	strb.w	r2, [r3, #-8]
 80088de:	7bfb      	ldrb	r3, [r7, #15]
 80088e0:	3301      	adds	r3, #1
 80088e2:	73fb      	strb	r3, [r7, #15]
 80088e4:	7bfb      	ldrb	r3, [r7, #15]
 80088e6:	2b03      	cmp	r3, #3
 80088e8:	d9ee      	bls.n	80088c8 <USER_SPI_initialize+0x94>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80088ea:	7abb      	ldrb	r3, [r7, #10]
 80088ec:	2b01      	cmp	r3, #1
 80088ee:	d167      	bne.n	80089c0 <USER_SPI_initialize+0x18c>
 80088f0:	7afb      	ldrb	r3, [r7, #11]
 80088f2:	2baa      	cmp	r3, #170	@ 0xaa
 80088f4:	d164      	bne.n	80089c0 <USER_SPI_initialize+0x18c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 80088f6:	bf00      	nop
 80088f8:	f7ff fe26 	bl	8008548 <SPI_Timer_Status>
 80088fc:	4603      	mov	r3, r0
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d007      	beq.n	8008912 <USER_SPI_initialize+0xde>
 8008902:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8008906:	20a9      	movs	r0, #169	@ 0xa9
 8008908:	f7ff ff25 	bl	8008756 <send_cmd>
 800890c:	4603      	mov	r3, r0
 800890e:	2b00      	cmp	r3, #0
 8008910:	d1f2      	bne.n	80088f8 <USER_SPI_initialize+0xc4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8008912:	f7ff fe19 	bl	8008548 <SPI_Timer_Status>
 8008916:	4603      	mov	r3, r0
 8008918:	2b00      	cmp	r3, #0
 800891a:	d051      	beq.n	80089c0 <USER_SPI_initialize+0x18c>
 800891c:	2100      	movs	r1, #0
 800891e:	203a      	movs	r0, #58	@ 0x3a
 8008920:	f7ff ff19 	bl	8008756 <send_cmd>
 8008924:	4603      	mov	r3, r0
 8008926:	2b00      	cmp	r3, #0
 8008928:	d14a      	bne.n	80089c0 <USER_SPI_initialize+0x18c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800892a:	2300      	movs	r3, #0
 800892c:	73fb      	strb	r3, [r7, #15]
 800892e:	e00d      	b.n	800894c <USER_SPI_initialize+0x118>
 8008930:	7bfc      	ldrb	r4, [r7, #15]
 8008932:	20ff      	movs	r0, #255	@ 0xff
 8008934:	f7ff fe1e 	bl	8008574 <xchg_spi>
 8008938:	4603      	mov	r3, r0
 800893a:	461a      	mov	r2, r3
 800893c:	f104 0310 	add.w	r3, r4, #16
 8008940:	443b      	add	r3, r7
 8008942:	f803 2c08 	strb.w	r2, [r3, #-8]
 8008946:	7bfb      	ldrb	r3, [r7, #15]
 8008948:	3301      	adds	r3, #1
 800894a:	73fb      	strb	r3, [r7, #15]
 800894c:	7bfb      	ldrb	r3, [r7, #15]
 800894e:	2b03      	cmp	r3, #3
 8008950:	d9ee      	bls.n	8008930 <USER_SPI_initialize+0xfc>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8008952:	7a3b      	ldrb	r3, [r7, #8]
 8008954:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008958:	2b00      	cmp	r3, #0
 800895a:	d001      	beq.n	8008960 <USER_SPI_initialize+0x12c>
 800895c:	230c      	movs	r3, #12
 800895e:	e000      	b.n	8008962 <USER_SPI_initialize+0x12e>
 8008960:	2304      	movs	r3, #4
 8008962:	737b      	strb	r3, [r7, #13]
 8008964:	e02c      	b.n	80089c0 <USER_SPI_initialize+0x18c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8008966:	2100      	movs	r1, #0
 8008968:	20a9      	movs	r0, #169	@ 0xa9
 800896a:	f7ff fef4 	bl	8008756 <send_cmd>
 800896e:	4603      	mov	r3, r0
 8008970:	2b01      	cmp	r3, #1
 8008972:	d804      	bhi.n	800897e <USER_SPI_initialize+0x14a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8008974:	2302      	movs	r3, #2
 8008976:	737b      	strb	r3, [r7, #13]
 8008978:	23a9      	movs	r3, #169	@ 0xa9
 800897a:	73bb      	strb	r3, [r7, #14]
 800897c:	e003      	b.n	8008986 <USER_SPI_initialize+0x152>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800897e:	2301      	movs	r3, #1
 8008980:	737b      	strb	r3, [r7, #13]
 8008982:	2301      	movs	r3, #1
 8008984:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8008986:	bf00      	nop
 8008988:	f7ff fdde 	bl	8008548 <SPI_Timer_Status>
 800898c:	4603      	mov	r3, r0
 800898e:	2b00      	cmp	r3, #0
 8008990:	d007      	beq.n	80089a2 <USER_SPI_initialize+0x16e>
 8008992:	7bbb      	ldrb	r3, [r7, #14]
 8008994:	2100      	movs	r1, #0
 8008996:	4618      	mov	r0, r3
 8008998:	f7ff fedd 	bl	8008756 <send_cmd>
 800899c:	4603      	mov	r3, r0
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d1f2      	bne.n	8008988 <USER_SPI_initialize+0x154>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80089a2:	f7ff fdd1 	bl	8008548 <SPI_Timer_Status>
 80089a6:	4603      	mov	r3, r0
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d007      	beq.n	80089bc <USER_SPI_initialize+0x188>
 80089ac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80089b0:	2010      	movs	r0, #16
 80089b2:	f7ff fed0 	bl	8008756 <send_cmd>
 80089b6:	4603      	mov	r3, r0
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d001      	beq.n	80089c0 <USER_SPI_initialize+0x18c>
				ty = 0;
 80089bc:	2300      	movs	r3, #0
 80089be:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 80089c0:	4a15      	ldr	r2, [pc, #84]	@ (8008a18 <USER_SPI_initialize+0x1e4>)
 80089c2:	7b7b      	ldrb	r3, [r7, #13]
 80089c4:	7013      	strb	r3, [r2, #0]
	despiselect();
 80089c6:	f7ff fe3f 	bl	8008648 <despiselect>

	if (ty) {			/* OK */
 80089ca:	7b7b      	ldrb	r3, [r7, #13]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d012      	beq.n	80089f6 <USER_SPI_initialize+0x1c2>
		FCLK_FAST();			/* Set fast clock */
 80089d0:	4b0f      	ldr	r3, [pc, #60]	@ (8008a10 <USER_SPI_initialize+0x1dc>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80089da:	4b0d      	ldr	r3, [pc, #52]	@ (8008a10 <USER_SPI_initialize+0x1dc>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	f042 0210 	orr.w	r2, r2, #16
 80089e2:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80089e4:	4b09      	ldr	r3, [pc, #36]	@ (8008a0c <USER_SPI_initialize+0x1d8>)
 80089e6:	781b      	ldrb	r3, [r3, #0]
 80089e8:	b2db      	uxtb	r3, r3
 80089ea:	f023 0301 	bic.w	r3, r3, #1
 80089ee:	b2da      	uxtb	r2, r3
 80089f0:	4b06      	ldr	r3, [pc, #24]	@ (8008a0c <USER_SPI_initialize+0x1d8>)
 80089f2:	701a      	strb	r2, [r3, #0]
 80089f4:	e002      	b.n	80089fc <USER_SPI_initialize+0x1c8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 80089f6:	4b05      	ldr	r3, [pc, #20]	@ (8008a0c <USER_SPI_initialize+0x1d8>)
 80089f8:	2201      	movs	r2, #1
 80089fa:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 80089fc:	4b03      	ldr	r3, [pc, #12]	@ (8008a0c <USER_SPI_initialize+0x1d8>)
 80089fe:	781b      	ldrb	r3, [r3, #0]
 8008a00:	b2db      	uxtb	r3, r3
}
 8008a02:	4618      	mov	r0, r3
 8008a04:	3714      	adds	r7, #20
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd90      	pop	{r4, r7, pc}
 8008a0a:	bf00      	nop
 8008a0c:	20000034 	.word	0x20000034
 8008a10:	20001b48 	.word	0x20001b48
 8008a14:	200022e4 	.word	0x200022e4
 8008a18:	200022f8 	.word	0x200022f8

08008a1c <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	b083      	sub	sp, #12
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	4603      	mov	r3, r0
 8008a24:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8008a26:	79fb      	ldrb	r3, [r7, #7]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d001      	beq.n	8008a30 <USER_SPI_status+0x14>
 8008a2c:	2301      	movs	r3, #1
 8008a2e:	e002      	b.n	8008a36 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8008a30:	4b04      	ldr	r3, [pc, #16]	@ (8008a44 <USER_SPI_status+0x28>)
 8008a32:	781b      	ldrb	r3, [r3, #0]
 8008a34:	b2db      	uxtb	r3, r3
}
 8008a36:	4618      	mov	r0, r3
 8008a38:	370c      	adds	r7, #12
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a40:	4770      	bx	lr
 8008a42:	bf00      	nop
 8008a44:	20000034 	.word	0x20000034

08008a48 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b084      	sub	sp, #16
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	60b9      	str	r1, [r7, #8]
 8008a50:	607a      	str	r2, [r7, #4]
 8008a52:	603b      	str	r3, [r7, #0]
 8008a54:	4603      	mov	r3, r0
 8008a56:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8008a58:	7bfb      	ldrb	r3, [r7, #15]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d102      	bne.n	8008a64 <USER_SPI_read+0x1c>
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d101      	bne.n	8008a68 <USER_SPI_read+0x20>
 8008a64:	2304      	movs	r3, #4
 8008a66:	e04d      	b.n	8008b04 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8008a68:	4b28      	ldr	r3, [pc, #160]	@ (8008b0c <USER_SPI_read+0xc4>)
 8008a6a:	781b      	ldrb	r3, [r3, #0]
 8008a6c:	b2db      	uxtb	r3, r3
 8008a6e:	f003 0301 	and.w	r3, r3, #1
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d001      	beq.n	8008a7a <USER_SPI_read+0x32>
 8008a76:	2303      	movs	r3, #3
 8008a78:	e044      	b.n	8008b04 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8008a7a:	4b25      	ldr	r3, [pc, #148]	@ (8008b10 <USER_SPI_read+0xc8>)
 8008a7c:	781b      	ldrb	r3, [r3, #0]
 8008a7e:	f003 0308 	and.w	r3, r3, #8
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d102      	bne.n	8008a8c <USER_SPI_read+0x44>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	025b      	lsls	r3, r3, #9
 8008a8a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	2b01      	cmp	r3, #1
 8008a90:	d111      	bne.n	8008ab6 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8008a92:	6879      	ldr	r1, [r7, #4]
 8008a94:	2011      	movs	r0, #17
 8008a96:	f7ff fe5e 	bl	8008756 <send_cmd>
 8008a9a:	4603      	mov	r3, r0
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d129      	bne.n	8008af4 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8008aa0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008aa4:	68b8      	ldr	r0, [r7, #8]
 8008aa6:	f7ff fdfb 	bl	80086a0 <rcvr_datablock>
 8008aaa:	4603      	mov	r3, r0
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d021      	beq.n	8008af4 <USER_SPI_read+0xac>
			count = 0;
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	603b      	str	r3, [r7, #0]
 8008ab4:	e01e      	b.n	8008af4 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8008ab6:	6879      	ldr	r1, [r7, #4]
 8008ab8:	2012      	movs	r0, #18
 8008aba:	f7ff fe4c 	bl	8008756 <send_cmd>
 8008abe:	4603      	mov	r3, r0
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d117      	bne.n	8008af4 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8008ac4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008ac8:	68b8      	ldr	r0, [r7, #8]
 8008aca:	f7ff fde9 	bl	80086a0 <rcvr_datablock>
 8008ace:	4603      	mov	r3, r0
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d00a      	beq.n	8008aea <USER_SPI_read+0xa2>
				buff += 512;
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8008ada:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	3b01      	subs	r3, #1
 8008ae0:	603b      	str	r3, [r7, #0]
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d1ed      	bne.n	8008ac4 <USER_SPI_read+0x7c>
 8008ae8:	e000      	b.n	8008aec <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8008aea:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8008aec:	2100      	movs	r1, #0
 8008aee:	200c      	movs	r0, #12
 8008af0:	f7ff fe31 	bl	8008756 <send_cmd>
		}
	}
	despiselect();
 8008af4:	f7ff fda8 	bl	8008648 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	bf14      	ite	ne
 8008afe:	2301      	movne	r3, #1
 8008b00:	2300      	moveq	r3, #0
 8008b02:	b2db      	uxtb	r3, r3
}
 8008b04:	4618      	mov	r0, r3
 8008b06:	3710      	adds	r7, #16
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	bd80      	pop	{r7, pc}
 8008b0c:	20000034 	.word	0x20000034
 8008b10:	200022f8 	.word	0x200022f8

08008b14 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b084      	sub	sp, #16
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	60b9      	str	r1, [r7, #8]
 8008b1c:	607a      	str	r2, [r7, #4]
 8008b1e:	603b      	str	r3, [r7, #0]
 8008b20:	4603      	mov	r3, r0
 8008b22:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8008b24:	7bfb      	ldrb	r3, [r7, #15]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d102      	bne.n	8008b30 <USER_SPI_write+0x1c>
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d101      	bne.n	8008b34 <USER_SPI_write+0x20>
 8008b30:	2304      	movs	r3, #4
 8008b32:	e063      	b.n	8008bfc <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8008b34:	4b33      	ldr	r3, [pc, #204]	@ (8008c04 <USER_SPI_write+0xf0>)
 8008b36:	781b      	ldrb	r3, [r3, #0]
 8008b38:	b2db      	uxtb	r3, r3
 8008b3a:	f003 0301 	and.w	r3, r3, #1
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d001      	beq.n	8008b46 <USER_SPI_write+0x32>
 8008b42:	2303      	movs	r3, #3
 8008b44:	e05a      	b.n	8008bfc <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8008b46:	4b2f      	ldr	r3, [pc, #188]	@ (8008c04 <USER_SPI_write+0xf0>)
 8008b48:	781b      	ldrb	r3, [r3, #0]
 8008b4a:	b2db      	uxtb	r3, r3
 8008b4c:	f003 0304 	and.w	r3, r3, #4
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d001      	beq.n	8008b58 <USER_SPI_write+0x44>
 8008b54:	2302      	movs	r3, #2
 8008b56:	e051      	b.n	8008bfc <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8008b58:	4b2b      	ldr	r3, [pc, #172]	@ (8008c08 <USER_SPI_write+0xf4>)
 8008b5a:	781b      	ldrb	r3, [r3, #0]
 8008b5c:	f003 0308 	and.w	r3, r3, #8
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d102      	bne.n	8008b6a <USER_SPI_write+0x56>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	025b      	lsls	r3, r3, #9
 8008b68:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	2b01      	cmp	r3, #1
 8008b6e:	d110      	bne.n	8008b92 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8008b70:	6879      	ldr	r1, [r7, #4]
 8008b72:	2018      	movs	r0, #24
 8008b74:	f7ff fdef 	bl	8008756 <send_cmd>
 8008b78:	4603      	mov	r3, r0
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d136      	bne.n	8008bec <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8008b7e:	21fe      	movs	r1, #254	@ 0xfe
 8008b80:	68b8      	ldr	r0, [r7, #8]
 8008b82:	f7ff fdb6 	bl	80086f2 <xmit_datablock>
 8008b86:	4603      	mov	r3, r0
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d02f      	beq.n	8008bec <USER_SPI_write+0xd8>
			count = 0;
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	603b      	str	r3, [r7, #0]
 8008b90:	e02c      	b.n	8008bec <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8008b92:	4b1d      	ldr	r3, [pc, #116]	@ (8008c08 <USER_SPI_write+0xf4>)
 8008b94:	781b      	ldrb	r3, [r3, #0]
 8008b96:	f003 0306 	and.w	r3, r3, #6
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d003      	beq.n	8008ba6 <USER_SPI_write+0x92>
 8008b9e:	6839      	ldr	r1, [r7, #0]
 8008ba0:	2097      	movs	r0, #151	@ 0x97
 8008ba2:	f7ff fdd8 	bl	8008756 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8008ba6:	6879      	ldr	r1, [r7, #4]
 8008ba8:	2019      	movs	r0, #25
 8008baa:	f7ff fdd4 	bl	8008756 <send_cmd>
 8008bae:	4603      	mov	r3, r0
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d11b      	bne.n	8008bec <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8008bb4:	21fc      	movs	r1, #252	@ 0xfc
 8008bb6:	68b8      	ldr	r0, [r7, #8]
 8008bb8:	f7ff fd9b 	bl	80086f2 <xmit_datablock>
 8008bbc:	4603      	mov	r3, r0
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d00a      	beq.n	8008bd8 <USER_SPI_write+0xc4>
				buff += 512;
 8008bc2:	68bb      	ldr	r3, [r7, #8]
 8008bc4:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8008bc8:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	3b01      	subs	r3, #1
 8008bce:	603b      	str	r3, [r7, #0]
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d1ee      	bne.n	8008bb4 <USER_SPI_write+0xa0>
 8008bd6:	e000      	b.n	8008bda <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8008bd8:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8008bda:	21fd      	movs	r1, #253	@ 0xfd
 8008bdc:	2000      	movs	r0, #0
 8008bde:	f7ff fd88 	bl	80086f2 <xmit_datablock>
 8008be2:	4603      	mov	r3, r0
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d101      	bne.n	8008bec <USER_SPI_write+0xd8>
 8008be8:	2301      	movs	r3, #1
 8008bea:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8008bec:	f7ff fd2c 	bl	8008648 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	bf14      	ite	ne
 8008bf6:	2301      	movne	r3, #1
 8008bf8:	2300      	moveq	r3, #0
 8008bfa:	b2db      	uxtb	r3, r3
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	3710      	adds	r7, #16
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}
 8008c04:	20000034 	.word	0x20000034
 8008c08:	200022f8 	.word	0x200022f8

08008c0c <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b08c      	sub	sp, #48	@ 0x30
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	4603      	mov	r3, r0
 8008c14:	603a      	str	r2, [r7, #0]
 8008c16:	71fb      	strb	r3, [r7, #7]
 8008c18:	460b      	mov	r3, r1
 8008c1a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8008c1c:	79fb      	ldrb	r3, [r7, #7]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d001      	beq.n	8008c26 <USER_SPI_ioctl+0x1a>
 8008c22:	2304      	movs	r3, #4
 8008c24:	e15a      	b.n	8008edc <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8008c26:	4baf      	ldr	r3, [pc, #700]	@ (8008ee4 <USER_SPI_ioctl+0x2d8>)
 8008c28:	781b      	ldrb	r3, [r3, #0]
 8008c2a:	b2db      	uxtb	r3, r3
 8008c2c:	f003 0301 	and.w	r3, r3, #1
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d001      	beq.n	8008c38 <USER_SPI_ioctl+0x2c>
 8008c34:	2303      	movs	r3, #3
 8008c36:	e151      	b.n	8008edc <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8008c38:	2301      	movs	r3, #1
 8008c3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8008c3e:	79bb      	ldrb	r3, [r7, #6]
 8008c40:	2b04      	cmp	r3, #4
 8008c42:	f200 8136 	bhi.w	8008eb2 <USER_SPI_ioctl+0x2a6>
 8008c46:	a201      	add	r2, pc, #4	@ (adr r2, 8008c4c <USER_SPI_ioctl+0x40>)
 8008c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c4c:	08008c61 	.word	0x08008c61
 8008c50:	08008c75 	.word	0x08008c75
 8008c54:	08008eb3 	.word	0x08008eb3
 8008c58:	08008d21 	.word	0x08008d21
 8008c5c:	08008e17 	.word	0x08008e17
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8008c60:	f7ff fd02 	bl	8008668 <spiselect>
 8008c64:	4603      	mov	r3, r0
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	f000 8127 	beq.w	8008eba <USER_SPI_ioctl+0x2ae>
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8008c72:	e122      	b.n	8008eba <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8008c74:	2100      	movs	r1, #0
 8008c76:	2009      	movs	r0, #9
 8008c78:	f7ff fd6d 	bl	8008756 <send_cmd>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	f040 811d 	bne.w	8008ebe <USER_SPI_ioctl+0x2b2>
 8008c84:	f107 030c 	add.w	r3, r7, #12
 8008c88:	2110      	movs	r1, #16
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f7ff fd08 	bl	80086a0 <rcvr_datablock>
 8008c90:	4603      	mov	r3, r0
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	f000 8113 	beq.w	8008ebe <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8008c98:	7b3b      	ldrb	r3, [r7, #12]
 8008c9a:	099b      	lsrs	r3, r3, #6
 8008c9c:	b2db      	uxtb	r3, r3
 8008c9e:	2b01      	cmp	r3, #1
 8008ca0:	d111      	bne.n	8008cc6 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8008ca2:	7d7b      	ldrb	r3, [r7, #21]
 8008ca4:	461a      	mov	r2, r3
 8008ca6:	7d3b      	ldrb	r3, [r7, #20]
 8008ca8:	021b      	lsls	r3, r3, #8
 8008caa:	4413      	add	r3, r2
 8008cac:	461a      	mov	r2, r3
 8008cae:	7cfb      	ldrb	r3, [r7, #19]
 8008cb0:	041b      	lsls	r3, r3, #16
 8008cb2:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8008cb6:	4413      	add	r3, r2
 8008cb8:	3301      	adds	r3, #1
 8008cba:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8008cbc:	69fb      	ldr	r3, [r7, #28]
 8008cbe:	029a      	lsls	r2, r3, #10
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	601a      	str	r2, [r3, #0]
 8008cc4:	e028      	b.n	8008d18 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8008cc6:	7c7b      	ldrb	r3, [r7, #17]
 8008cc8:	f003 030f 	and.w	r3, r3, #15
 8008ccc:	b2da      	uxtb	r2, r3
 8008cce:	7dbb      	ldrb	r3, [r7, #22]
 8008cd0:	09db      	lsrs	r3, r3, #7
 8008cd2:	b2db      	uxtb	r3, r3
 8008cd4:	4413      	add	r3, r2
 8008cd6:	b2da      	uxtb	r2, r3
 8008cd8:	7d7b      	ldrb	r3, [r7, #21]
 8008cda:	005b      	lsls	r3, r3, #1
 8008cdc:	b2db      	uxtb	r3, r3
 8008cde:	f003 0306 	and.w	r3, r3, #6
 8008ce2:	b2db      	uxtb	r3, r3
 8008ce4:	4413      	add	r3, r2
 8008ce6:	b2db      	uxtb	r3, r3
 8008ce8:	3302      	adds	r3, #2
 8008cea:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8008cee:	7d3b      	ldrb	r3, [r7, #20]
 8008cf0:	099b      	lsrs	r3, r3, #6
 8008cf2:	b2db      	uxtb	r3, r3
 8008cf4:	461a      	mov	r2, r3
 8008cf6:	7cfb      	ldrb	r3, [r7, #19]
 8008cf8:	009b      	lsls	r3, r3, #2
 8008cfa:	441a      	add	r2, r3
 8008cfc:	7cbb      	ldrb	r3, [r7, #18]
 8008cfe:	029b      	lsls	r3, r3, #10
 8008d00:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008d04:	4413      	add	r3, r2
 8008d06:	3301      	adds	r3, #1
 8008d08:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8008d0a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008d0e:	3b09      	subs	r3, #9
 8008d10:	69fa      	ldr	r2, [r7, #28]
 8008d12:	409a      	lsls	r2, r3
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8008d18:	2300      	movs	r3, #0
 8008d1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8008d1e:	e0ce      	b.n	8008ebe <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8008d20:	4b71      	ldr	r3, [pc, #452]	@ (8008ee8 <USER_SPI_ioctl+0x2dc>)
 8008d22:	781b      	ldrb	r3, [r3, #0]
 8008d24:	f003 0304 	and.w	r3, r3, #4
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d031      	beq.n	8008d90 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8008d2c:	2100      	movs	r1, #0
 8008d2e:	208d      	movs	r0, #141	@ 0x8d
 8008d30:	f7ff fd11 	bl	8008756 <send_cmd>
 8008d34:	4603      	mov	r3, r0
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	f040 80c3 	bne.w	8008ec2 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8008d3c:	20ff      	movs	r0, #255	@ 0xff
 8008d3e:	f7ff fc19 	bl	8008574 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8008d42:	f107 030c 	add.w	r3, r7, #12
 8008d46:	2110      	movs	r1, #16
 8008d48:	4618      	mov	r0, r3
 8008d4a:	f7ff fca9 	bl	80086a0 <rcvr_datablock>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	f000 80b6 	beq.w	8008ec2 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8008d56:	2330      	movs	r3, #48	@ 0x30
 8008d58:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8008d5c:	e007      	b.n	8008d6e <USER_SPI_ioctl+0x162>
 8008d5e:	20ff      	movs	r0, #255	@ 0xff
 8008d60:	f7ff fc08 	bl	8008574 <xchg_spi>
 8008d64:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008d68:	3b01      	subs	r3, #1
 8008d6a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8008d6e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d1f3      	bne.n	8008d5e <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8008d76:	7dbb      	ldrb	r3, [r7, #22]
 8008d78:	091b      	lsrs	r3, r3, #4
 8008d7a:	b2db      	uxtb	r3, r3
 8008d7c:	461a      	mov	r2, r3
 8008d7e:	2310      	movs	r3, #16
 8008d80:	fa03 f202 	lsl.w	r2, r3, r2
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8008d88:	2300      	movs	r3, #0
 8008d8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8008d8e:	e098      	b.n	8008ec2 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8008d90:	2100      	movs	r1, #0
 8008d92:	2009      	movs	r0, #9
 8008d94:	f7ff fcdf 	bl	8008756 <send_cmd>
 8008d98:	4603      	mov	r3, r0
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	f040 8091 	bne.w	8008ec2 <USER_SPI_ioctl+0x2b6>
 8008da0:	f107 030c 	add.w	r3, r7, #12
 8008da4:	2110      	movs	r1, #16
 8008da6:	4618      	mov	r0, r3
 8008da8:	f7ff fc7a 	bl	80086a0 <rcvr_datablock>
 8008dac:	4603      	mov	r3, r0
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	f000 8087 	beq.w	8008ec2 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8008db4:	4b4c      	ldr	r3, [pc, #304]	@ (8008ee8 <USER_SPI_ioctl+0x2dc>)
 8008db6:	781b      	ldrb	r3, [r3, #0]
 8008db8:	f003 0302 	and.w	r3, r3, #2
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d012      	beq.n	8008de6 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8008dc0:	7dbb      	ldrb	r3, [r7, #22]
 8008dc2:	005b      	lsls	r3, r3, #1
 8008dc4:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8008dc8:	7dfa      	ldrb	r2, [r7, #23]
 8008dca:	09d2      	lsrs	r2, r2, #7
 8008dcc:	b2d2      	uxtb	r2, r2
 8008dce:	4413      	add	r3, r2
 8008dd0:	1c5a      	adds	r2, r3, #1
 8008dd2:	7e7b      	ldrb	r3, [r7, #25]
 8008dd4:	099b      	lsrs	r3, r3, #6
 8008dd6:	b2db      	uxtb	r3, r3
 8008dd8:	3b01      	subs	r3, #1
 8008dda:	fa02 f303 	lsl.w	r3, r2, r3
 8008dde:	461a      	mov	r2, r3
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	601a      	str	r2, [r3, #0]
 8008de4:	e013      	b.n	8008e0e <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8008de6:	7dbb      	ldrb	r3, [r7, #22]
 8008de8:	109b      	asrs	r3, r3, #2
 8008dea:	b29b      	uxth	r3, r3
 8008dec:	f003 031f 	and.w	r3, r3, #31
 8008df0:	3301      	adds	r3, #1
 8008df2:	7dfa      	ldrb	r2, [r7, #23]
 8008df4:	00d2      	lsls	r2, r2, #3
 8008df6:	f002 0218 	and.w	r2, r2, #24
 8008dfa:	7df9      	ldrb	r1, [r7, #23]
 8008dfc:	0949      	lsrs	r1, r1, #5
 8008dfe:	b2c9      	uxtb	r1, r1
 8008e00:	440a      	add	r2, r1
 8008e02:	3201      	adds	r2, #1
 8008e04:	fb02 f303 	mul.w	r3, r2, r3
 8008e08:	461a      	mov	r2, r3
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8008e0e:	2300      	movs	r3, #0
 8008e10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8008e14:	e055      	b.n	8008ec2 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8008e16:	4b34      	ldr	r3, [pc, #208]	@ (8008ee8 <USER_SPI_ioctl+0x2dc>)
 8008e18:	781b      	ldrb	r3, [r3, #0]
 8008e1a:	f003 0306 	and.w	r3, r3, #6
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d051      	beq.n	8008ec6 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008e22:	f107 020c 	add.w	r2, r7, #12
 8008e26:	79fb      	ldrb	r3, [r7, #7]
 8008e28:	210b      	movs	r1, #11
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	f7ff feee 	bl	8008c0c <USER_SPI_ioctl>
 8008e30:	4603      	mov	r3, r0
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d149      	bne.n	8008eca <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8008e36:	7b3b      	ldrb	r3, [r7, #12]
 8008e38:	099b      	lsrs	r3, r3, #6
 8008e3a:	b2db      	uxtb	r3, r3
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d104      	bne.n	8008e4a <USER_SPI_ioctl+0x23e>
 8008e40:	7dbb      	ldrb	r3, [r7, #22]
 8008e42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d041      	beq.n	8008ece <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	623b      	str	r3, [r7, #32]
 8008e4e:	6a3b      	ldr	r3, [r7, #32]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008e54:	6a3b      	ldr	r3, [r7, #32]
 8008e56:	685b      	ldr	r3, [r3, #4]
 8008e58:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8008e5a:	4b23      	ldr	r3, [pc, #140]	@ (8008ee8 <USER_SPI_ioctl+0x2dc>)
 8008e5c:	781b      	ldrb	r3, [r3, #0]
 8008e5e:	f003 0308 	and.w	r3, r3, #8
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d105      	bne.n	8008e72 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8008e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e68:	025b      	lsls	r3, r3, #9
 8008e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e6e:	025b      	lsls	r3, r3, #9
 8008e70:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8008e72:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008e74:	2020      	movs	r0, #32
 8008e76:	f7ff fc6e 	bl	8008756 <send_cmd>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d128      	bne.n	8008ed2 <USER_SPI_ioctl+0x2c6>
 8008e80:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008e82:	2021      	movs	r0, #33	@ 0x21
 8008e84:	f7ff fc67 	bl	8008756 <send_cmd>
 8008e88:	4603      	mov	r3, r0
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d121      	bne.n	8008ed2 <USER_SPI_ioctl+0x2c6>
 8008e8e:	2100      	movs	r1, #0
 8008e90:	2026      	movs	r0, #38	@ 0x26
 8008e92:	f7ff fc60 	bl	8008756 <send_cmd>
 8008e96:	4603      	mov	r3, r0
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d11a      	bne.n	8008ed2 <USER_SPI_ioctl+0x2c6>
 8008e9c:	f247 5030 	movw	r0, #30000	@ 0x7530
 8008ea0:	f7ff fbae 	bl	8008600 <wait_ready>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d013      	beq.n	8008ed2 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8008eaa:	2300      	movs	r3, #0
 8008eac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8008eb0:	e00f      	b.n	8008ed2 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8008eb2:	2304      	movs	r3, #4
 8008eb4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008eb8:	e00c      	b.n	8008ed4 <USER_SPI_ioctl+0x2c8>
		break;
 8008eba:	bf00      	nop
 8008ebc:	e00a      	b.n	8008ed4 <USER_SPI_ioctl+0x2c8>
		break;
 8008ebe:	bf00      	nop
 8008ec0:	e008      	b.n	8008ed4 <USER_SPI_ioctl+0x2c8>
		break;
 8008ec2:	bf00      	nop
 8008ec4:	e006      	b.n	8008ed4 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8008ec6:	bf00      	nop
 8008ec8:	e004      	b.n	8008ed4 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008eca:	bf00      	nop
 8008ecc:	e002      	b.n	8008ed4 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8008ece:	bf00      	nop
 8008ed0:	e000      	b.n	8008ed4 <USER_SPI_ioctl+0x2c8>
		break;
 8008ed2:	bf00      	nop
	}

	despiselect();
 8008ed4:	f7ff fbb8 	bl	8008648 <despiselect>

	return res;
 8008ed8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	3730      	adds	r7, #48	@ 0x30
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd80      	pop	{r7, pc}
 8008ee4:	20000034 	.word	0x20000034
 8008ee8:	200022f8 	.word	0x200022f8

08008eec <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b084      	sub	sp, #16
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8008ef6:	79fb      	ldrb	r3, [r7, #7]
 8008ef8:	4a08      	ldr	r2, [pc, #32]	@ (8008f1c <disk_status+0x30>)
 8008efa:	009b      	lsls	r3, r3, #2
 8008efc:	4413      	add	r3, r2
 8008efe:	685b      	ldr	r3, [r3, #4]
 8008f00:	685b      	ldr	r3, [r3, #4]
 8008f02:	79fa      	ldrb	r2, [r7, #7]
 8008f04:	4905      	ldr	r1, [pc, #20]	@ (8008f1c <disk_status+0x30>)
 8008f06:	440a      	add	r2, r1
 8008f08:	7a12      	ldrb	r2, [r2, #8]
 8008f0a:	4610      	mov	r0, r2
 8008f0c:	4798      	blx	r3
 8008f0e:	4603      	mov	r3, r0
 8008f10:	73fb      	strb	r3, [r7, #15]
  return stat;
 8008f12:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	3710      	adds	r7, #16
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bd80      	pop	{r7, pc}
 8008f1c:	2000232c 	.word	0x2000232c

08008f20 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b084      	sub	sp, #16
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	4603      	mov	r3, r0
 8008f28:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8008f2e:	79fb      	ldrb	r3, [r7, #7]
 8008f30:	4a0d      	ldr	r2, [pc, #52]	@ (8008f68 <disk_initialize+0x48>)
 8008f32:	5cd3      	ldrb	r3, [r2, r3]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d111      	bne.n	8008f5c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8008f38:	79fb      	ldrb	r3, [r7, #7]
 8008f3a:	4a0b      	ldr	r2, [pc, #44]	@ (8008f68 <disk_initialize+0x48>)
 8008f3c:	2101      	movs	r1, #1
 8008f3e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008f40:	79fb      	ldrb	r3, [r7, #7]
 8008f42:	4a09      	ldr	r2, [pc, #36]	@ (8008f68 <disk_initialize+0x48>)
 8008f44:	009b      	lsls	r3, r3, #2
 8008f46:	4413      	add	r3, r2
 8008f48:	685b      	ldr	r3, [r3, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	79fa      	ldrb	r2, [r7, #7]
 8008f4e:	4906      	ldr	r1, [pc, #24]	@ (8008f68 <disk_initialize+0x48>)
 8008f50:	440a      	add	r2, r1
 8008f52:	7a12      	ldrb	r2, [r2, #8]
 8008f54:	4610      	mov	r0, r2
 8008f56:	4798      	blx	r3
 8008f58:	4603      	mov	r3, r0
 8008f5a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8008f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f5e:	4618      	mov	r0, r3
 8008f60:	3710      	adds	r7, #16
 8008f62:	46bd      	mov	sp, r7
 8008f64:	bd80      	pop	{r7, pc}
 8008f66:	bf00      	nop
 8008f68:	2000232c 	.word	0x2000232c

08008f6c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8008f6c:	b590      	push	{r4, r7, lr}
 8008f6e:	b087      	sub	sp, #28
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	60b9      	str	r1, [r7, #8]
 8008f74:	607a      	str	r2, [r7, #4]
 8008f76:	603b      	str	r3, [r7, #0]
 8008f78:	4603      	mov	r3, r0
 8008f7a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8008f7c:	7bfb      	ldrb	r3, [r7, #15]
 8008f7e:	4a0a      	ldr	r2, [pc, #40]	@ (8008fa8 <disk_read+0x3c>)
 8008f80:	009b      	lsls	r3, r3, #2
 8008f82:	4413      	add	r3, r2
 8008f84:	685b      	ldr	r3, [r3, #4]
 8008f86:	689c      	ldr	r4, [r3, #8]
 8008f88:	7bfb      	ldrb	r3, [r7, #15]
 8008f8a:	4a07      	ldr	r2, [pc, #28]	@ (8008fa8 <disk_read+0x3c>)
 8008f8c:	4413      	add	r3, r2
 8008f8e:	7a18      	ldrb	r0, [r3, #8]
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	687a      	ldr	r2, [r7, #4]
 8008f94:	68b9      	ldr	r1, [r7, #8]
 8008f96:	47a0      	blx	r4
 8008f98:	4603      	mov	r3, r0
 8008f9a:	75fb      	strb	r3, [r7, #23]
  return res;
 8008f9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	371c      	adds	r7, #28
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bd90      	pop	{r4, r7, pc}
 8008fa6:	bf00      	nop
 8008fa8:	2000232c 	.word	0x2000232c

08008fac <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8008fac:	b590      	push	{r4, r7, lr}
 8008fae:	b087      	sub	sp, #28
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	60b9      	str	r1, [r7, #8]
 8008fb4:	607a      	str	r2, [r7, #4]
 8008fb6:	603b      	str	r3, [r7, #0]
 8008fb8:	4603      	mov	r3, r0
 8008fba:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8008fbc:	7bfb      	ldrb	r3, [r7, #15]
 8008fbe:	4a0a      	ldr	r2, [pc, #40]	@ (8008fe8 <disk_write+0x3c>)
 8008fc0:	009b      	lsls	r3, r3, #2
 8008fc2:	4413      	add	r3, r2
 8008fc4:	685b      	ldr	r3, [r3, #4]
 8008fc6:	68dc      	ldr	r4, [r3, #12]
 8008fc8:	7bfb      	ldrb	r3, [r7, #15]
 8008fca:	4a07      	ldr	r2, [pc, #28]	@ (8008fe8 <disk_write+0x3c>)
 8008fcc:	4413      	add	r3, r2
 8008fce:	7a18      	ldrb	r0, [r3, #8]
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	687a      	ldr	r2, [r7, #4]
 8008fd4:	68b9      	ldr	r1, [r7, #8]
 8008fd6:	47a0      	blx	r4
 8008fd8:	4603      	mov	r3, r0
 8008fda:	75fb      	strb	r3, [r7, #23]
  return res;
 8008fdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	371c      	adds	r7, #28
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd90      	pop	{r4, r7, pc}
 8008fe6:	bf00      	nop
 8008fe8:	2000232c 	.word	0x2000232c

08008fec <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b084      	sub	sp, #16
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	4603      	mov	r3, r0
 8008ff4:	603a      	str	r2, [r7, #0]
 8008ff6:	71fb      	strb	r3, [r7, #7]
 8008ff8:	460b      	mov	r3, r1
 8008ffa:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8008ffc:	79fb      	ldrb	r3, [r7, #7]
 8008ffe:	4a09      	ldr	r2, [pc, #36]	@ (8009024 <disk_ioctl+0x38>)
 8009000:	009b      	lsls	r3, r3, #2
 8009002:	4413      	add	r3, r2
 8009004:	685b      	ldr	r3, [r3, #4]
 8009006:	691b      	ldr	r3, [r3, #16]
 8009008:	79fa      	ldrb	r2, [r7, #7]
 800900a:	4906      	ldr	r1, [pc, #24]	@ (8009024 <disk_ioctl+0x38>)
 800900c:	440a      	add	r2, r1
 800900e:	7a10      	ldrb	r0, [r2, #8]
 8009010:	79b9      	ldrb	r1, [r7, #6]
 8009012:	683a      	ldr	r2, [r7, #0]
 8009014:	4798      	blx	r3
 8009016:	4603      	mov	r3, r0
 8009018:	73fb      	strb	r3, [r7, #15]
  return res;
 800901a:	7bfb      	ldrb	r3, [r7, #15]
}
 800901c:	4618      	mov	r0, r3
 800901e:	3710      	adds	r7, #16
 8009020:	46bd      	mov	sp, r7
 8009022:	bd80      	pop	{r7, pc}
 8009024:	2000232c 	.word	0x2000232c

08009028 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8009028:	b480      	push	{r7}
 800902a:	b085      	sub	sp, #20
 800902c:	af00      	add	r7, sp, #0
 800902e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	3301      	adds	r3, #1
 8009034:	781b      	ldrb	r3, [r3, #0]
 8009036:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8009038:	89fb      	ldrh	r3, [r7, #14]
 800903a:	021b      	lsls	r3, r3, #8
 800903c:	b21a      	sxth	r2, r3
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	781b      	ldrb	r3, [r3, #0]
 8009042:	b21b      	sxth	r3, r3
 8009044:	4313      	orrs	r3, r2
 8009046:	b21b      	sxth	r3, r3
 8009048:	81fb      	strh	r3, [r7, #14]
	return rv;
 800904a:	89fb      	ldrh	r3, [r7, #14]
}
 800904c:	4618      	mov	r0, r3
 800904e:	3714      	adds	r7, #20
 8009050:	46bd      	mov	sp, r7
 8009052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009056:	4770      	bx	lr

08009058 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8009058:	b480      	push	{r7}
 800905a:	b085      	sub	sp, #20
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	3303      	adds	r3, #3
 8009064:	781b      	ldrb	r3, [r3, #0]
 8009066:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	021b      	lsls	r3, r3, #8
 800906c:	687a      	ldr	r2, [r7, #4]
 800906e:	3202      	adds	r2, #2
 8009070:	7812      	ldrb	r2, [r2, #0]
 8009072:	4313      	orrs	r3, r2
 8009074:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	021b      	lsls	r3, r3, #8
 800907a:	687a      	ldr	r2, [r7, #4]
 800907c:	3201      	adds	r2, #1
 800907e:	7812      	ldrb	r2, [r2, #0]
 8009080:	4313      	orrs	r3, r2
 8009082:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	021b      	lsls	r3, r3, #8
 8009088:	687a      	ldr	r2, [r7, #4]
 800908a:	7812      	ldrb	r2, [r2, #0]
 800908c:	4313      	orrs	r3, r2
 800908e:	60fb      	str	r3, [r7, #12]
	return rv;
 8009090:	68fb      	ldr	r3, [r7, #12]
}
 8009092:	4618      	mov	r0, r3
 8009094:	3714      	adds	r7, #20
 8009096:	46bd      	mov	sp, r7
 8009098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909c:	4770      	bx	lr

0800909e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800909e:	b480      	push	{r7}
 80090a0:	b083      	sub	sp, #12
 80090a2:	af00      	add	r7, sp, #0
 80090a4:	6078      	str	r0, [r7, #4]
 80090a6:	460b      	mov	r3, r1
 80090a8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	1c5a      	adds	r2, r3, #1
 80090ae:	607a      	str	r2, [r7, #4]
 80090b0:	887a      	ldrh	r2, [r7, #2]
 80090b2:	b2d2      	uxtb	r2, r2
 80090b4:	701a      	strb	r2, [r3, #0]
 80090b6:	887b      	ldrh	r3, [r7, #2]
 80090b8:	0a1b      	lsrs	r3, r3, #8
 80090ba:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	1c5a      	adds	r2, r3, #1
 80090c0:	607a      	str	r2, [r7, #4]
 80090c2:	887a      	ldrh	r2, [r7, #2]
 80090c4:	b2d2      	uxtb	r2, r2
 80090c6:	701a      	strb	r2, [r3, #0]
}
 80090c8:	bf00      	nop
 80090ca:	370c      	adds	r7, #12
 80090cc:	46bd      	mov	sp, r7
 80090ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d2:	4770      	bx	lr

080090d4 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80090d4:	b480      	push	{r7}
 80090d6:	b083      	sub	sp, #12
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
 80090dc:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	1c5a      	adds	r2, r3, #1
 80090e2:	607a      	str	r2, [r7, #4]
 80090e4:	683a      	ldr	r2, [r7, #0]
 80090e6:	b2d2      	uxtb	r2, r2
 80090e8:	701a      	strb	r2, [r3, #0]
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	0a1b      	lsrs	r3, r3, #8
 80090ee:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	1c5a      	adds	r2, r3, #1
 80090f4:	607a      	str	r2, [r7, #4]
 80090f6:	683a      	ldr	r2, [r7, #0]
 80090f8:	b2d2      	uxtb	r2, r2
 80090fa:	701a      	strb	r2, [r3, #0]
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	0a1b      	lsrs	r3, r3, #8
 8009100:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	1c5a      	adds	r2, r3, #1
 8009106:	607a      	str	r2, [r7, #4]
 8009108:	683a      	ldr	r2, [r7, #0]
 800910a:	b2d2      	uxtb	r2, r2
 800910c:	701a      	strb	r2, [r3, #0]
 800910e:	683b      	ldr	r3, [r7, #0]
 8009110:	0a1b      	lsrs	r3, r3, #8
 8009112:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	1c5a      	adds	r2, r3, #1
 8009118:	607a      	str	r2, [r7, #4]
 800911a:	683a      	ldr	r2, [r7, #0]
 800911c:	b2d2      	uxtb	r2, r2
 800911e:	701a      	strb	r2, [r3, #0]
}
 8009120:	bf00      	nop
 8009122:	370c      	adds	r7, #12
 8009124:	46bd      	mov	sp, r7
 8009126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912a:	4770      	bx	lr

0800912c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800912c:	b480      	push	{r7}
 800912e:	b087      	sub	sp, #28
 8009130:	af00      	add	r7, sp, #0
 8009132:	60f8      	str	r0, [r7, #12]
 8009134:	60b9      	str	r1, [r7, #8]
 8009136:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d00d      	beq.n	8009162 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8009146:	693a      	ldr	r2, [r7, #16]
 8009148:	1c53      	adds	r3, r2, #1
 800914a:	613b      	str	r3, [r7, #16]
 800914c:	697b      	ldr	r3, [r7, #20]
 800914e:	1c59      	adds	r1, r3, #1
 8009150:	6179      	str	r1, [r7, #20]
 8009152:	7812      	ldrb	r2, [r2, #0]
 8009154:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	3b01      	subs	r3, #1
 800915a:	607b      	str	r3, [r7, #4]
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d1f1      	bne.n	8009146 <mem_cpy+0x1a>
	}
}
 8009162:	bf00      	nop
 8009164:	371c      	adds	r7, #28
 8009166:	46bd      	mov	sp, r7
 8009168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916c:	4770      	bx	lr

0800916e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800916e:	b480      	push	{r7}
 8009170:	b087      	sub	sp, #28
 8009172:	af00      	add	r7, sp, #0
 8009174:	60f8      	str	r0, [r7, #12]
 8009176:	60b9      	str	r1, [r7, #8]
 8009178:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	1c5a      	adds	r2, r3, #1
 8009182:	617a      	str	r2, [r7, #20]
 8009184:	68ba      	ldr	r2, [r7, #8]
 8009186:	b2d2      	uxtb	r2, r2
 8009188:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	3b01      	subs	r3, #1
 800918e:	607b      	str	r3, [r7, #4]
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d1f3      	bne.n	800917e <mem_set+0x10>
}
 8009196:	bf00      	nop
 8009198:	bf00      	nop
 800919a:	371c      	adds	r7, #28
 800919c:	46bd      	mov	sp, r7
 800919e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a2:	4770      	bx	lr

080091a4 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80091a4:	b480      	push	{r7}
 80091a6:	b089      	sub	sp, #36	@ 0x24
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	60f8      	str	r0, [r7, #12]
 80091ac:	60b9      	str	r1, [r7, #8]
 80091ae:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	61fb      	str	r3, [r7, #28]
 80091b4:	68bb      	ldr	r3, [r7, #8]
 80091b6:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80091b8:	2300      	movs	r3, #0
 80091ba:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80091bc:	69fb      	ldr	r3, [r7, #28]
 80091be:	1c5a      	adds	r2, r3, #1
 80091c0:	61fa      	str	r2, [r7, #28]
 80091c2:	781b      	ldrb	r3, [r3, #0]
 80091c4:	4619      	mov	r1, r3
 80091c6:	69bb      	ldr	r3, [r7, #24]
 80091c8:	1c5a      	adds	r2, r3, #1
 80091ca:	61ba      	str	r2, [r7, #24]
 80091cc:	781b      	ldrb	r3, [r3, #0]
 80091ce:	1acb      	subs	r3, r1, r3
 80091d0:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	3b01      	subs	r3, #1
 80091d6:	607b      	str	r3, [r7, #4]
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d002      	beq.n	80091e4 <mem_cmp+0x40>
 80091de:	697b      	ldr	r3, [r7, #20]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d0eb      	beq.n	80091bc <mem_cmp+0x18>

	return r;
 80091e4:	697b      	ldr	r3, [r7, #20]
}
 80091e6:	4618      	mov	r0, r3
 80091e8:	3724      	adds	r7, #36	@ 0x24
 80091ea:	46bd      	mov	sp, r7
 80091ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f0:	4770      	bx	lr

080091f2 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80091f2:	b480      	push	{r7}
 80091f4:	b083      	sub	sp, #12
 80091f6:	af00      	add	r7, sp, #0
 80091f8:	6078      	str	r0, [r7, #4]
 80091fa:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80091fc:	e002      	b.n	8009204 <chk_chr+0x12>
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	3301      	adds	r3, #1
 8009202:	607b      	str	r3, [r7, #4]
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	781b      	ldrb	r3, [r3, #0]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d005      	beq.n	8009218 <chk_chr+0x26>
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	781b      	ldrb	r3, [r3, #0]
 8009210:	461a      	mov	r2, r3
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	4293      	cmp	r3, r2
 8009216:	d1f2      	bne.n	80091fe <chk_chr+0xc>
	return *str;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	781b      	ldrb	r3, [r3, #0]
}
 800921c:	4618      	mov	r0, r3
 800921e:	370c      	adds	r7, #12
 8009220:	46bd      	mov	sp, r7
 8009222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009226:	4770      	bx	lr

08009228 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009228:	b480      	push	{r7}
 800922a:	b085      	sub	sp, #20
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
 8009230:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009232:	2300      	movs	r3, #0
 8009234:	60bb      	str	r3, [r7, #8]
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	60fb      	str	r3, [r7, #12]
 800923a:	e029      	b.n	8009290 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800923c:	4a27      	ldr	r2, [pc, #156]	@ (80092dc <chk_lock+0xb4>)
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	011b      	lsls	r3, r3, #4
 8009242:	4413      	add	r3, r2
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d01d      	beq.n	8009286 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800924a:	4a24      	ldr	r2, [pc, #144]	@ (80092dc <chk_lock+0xb4>)
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	011b      	lsls	r3, r3, #4
 8009250:	4413      	add	r3, r2
 8009252:	681a      	ldr	r2, [r3, #0]
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	429a      	cmp	r2, r3
 800925a:	d116      	bne.n	800928a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800925c:	4a1f      	ldr	r2, [pc, #124]	@ (80092dc <chk_lock+0xb4>)
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	011b      	lsls	r3, r3, #4
 8009262:	4413      	add	r3, r2
 8009264:	3304      	adds	r3, #4
 8009266:	681a      	ldr	r2, [r3, #0]
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800926c:	429a      	cmp	r2, r3
 800926e:	d10c      	bne.n	800928a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009270:	4a1a      	ldr	r2, [pc, #104]	@ (80092dc <chk_lock+0xb4>)
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	011b      	lsls	r3, r3, #4
 8009276:	4413      	add	r3, r2
 8009278:	3308      	adds	r3, #8
 800927a:	681a      	ldr	r2, [r3, #0]
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8009280:	429a      	cmp	r2, r3
 8009282:	d102      	bne.n	800928a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009284:	e007      	b.n	8009296 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8009286:	2301      	movs	r3, #1
 8009288:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	3301      	adds	r3, #1
 800928e:	60fb      	str	r3, [r7, #12]
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	2b01      	cmp	r3, #1
 8009294:	d9d2      	bls.n	800923c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	2b02      	cmp	r3, #2
 800929a:	d109      	bne.n	80092b0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d102      	bne.n	80092a8 <chk_lock+0x80>
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	2b02      	cmp	r3, #2
 80092a6:	d101      	bne.n	80092ac <chk_lock+0x84>
 80092a8:	2300      	movs	r3, #0
 80092aa:	e010      	b.n	80092ce <chk_lock+0xa6>
 80092ac:	2312      	movs	r3, #18
 80092ae:	e00e      	b.n	80092ce <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d108      	bne.n	80092c8 <chk_lock+0xa0>
 80092b6:	4a09      	ldr	r2, [pc, #36]	@ (80092dc <chk_lock+0xb4>)
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	011b      	lsls	r3, r3, #4
 80092bc:	4413      	add	r3, r2
 80092be:	330c      	adds	r3, #12
 80092c0:	881b      	ldrh	r3, [r3, #0]
 80092c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80092c6:	d101      	bne.n	80092cc <chk_lock+0xa4>
 80092c8:	2310      	movs	r3, #16
 80092ca:	e000      	b.n	80092ce <chk_lock+0xa6>
 80092cc:	2300      	movs	r3, #0
}
 80092ce:	4618      	mov	r0, r3
 80092d0:	3714      	adds	r7, #20
 80092d2:	46bd      	mov	sp, r7
 80092d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d8:	4770      	bx	lr
 80092da:	bf00      	nop
 80092dc:	2000230c 	.word	0x2000230c

080092e0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80092e0:	b480      	push	{r7}
 80092e2:	b083      	sub	sp, #12
 80092e4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80092e6:	2300      	movs	r3, #0
 80092e8:	607b      	str	r3, [r7, #4]
 80092ea:	e002      	b.n	80092f2 <enq_lock+0x12>
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	3301      	adds	r3, #1
 80092f0:	607b      	str	r3, [r7, #4]
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	2b01      	cmp	r3, #1
 80092f6:	d806      	bhi.n	8009306 <enq_lock+0x26>
 80092f8:	4a09      	ldr	r2, [pc, #36]	@ (8009320 <enq_lock+0x40>)
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	011b      	lsls	r3, r3, #4
 80092fe:	4413      	add	r3, r2
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d1f2      	bne.n	80092ec <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	2b02      	cmp	r3, #2
 800930a:	bf14      	ite	ne
 800930c:	2301      	movne	r3, #1
 800930e:	2300      	moveq	r3, #0
 8009310:	b2db      	uxtb	r3, r3
}
 8009312:	4618      	mov	r0, r3
 8009314:	370c      	adds	r7, #12
 8009316:	46bd      	mov	sp, r7
 8009318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931c:	4770      	bx	lr
 800931e:	bf00      	nop
 8009320:	2000230c 	.word	0x2000230c

08009324 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009324:	b480      	push	{r7}
 8009326:	b085      	sub	sp, #20
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
 800932c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800932e:	2300      	movs	r3, #0
 8009330:	60fb      	str	r3, [r7, #12]
 8009332:	e01f      	b.n	8009374 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8009334:	4a41      	ldr	r2, [pc, #260]	@ (800943c <inc_lock+0x118>)
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	011b      	lsls	r3, r3, #4
 800933a:	4413      	add	r3, r2
 800933c:	681a      	ldr	r2, [r3, #0]
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	429a      	cmp	r2, r3
 8009344:	d113      	bne.n	800936e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8009346:	4a3d      	ldr	r2, [pc, #244]	@ (800943c <inc_lock+0x118>)
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	011b      	lsls	r3, r3, #4
 800934c:	4413      	add	r3, r2
 800934e:	3304      	adds	r3, #4
 8009350:	681a      	ldr	r2, [r3, #0]
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8009356:	429a      	cmp	r2, r3
 8009358:	d109      	bne.n	800936e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800935a:	4a38      	ldr	r2, [pc, #224]	@ (800943c <inc_lock+0x118>)
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	011b      	lsls	r3, r3, #4
 8009360:	4413      	add	r3, r2
 8009362:	3308      	adds	r3, #8
 8009364:	681a      	ldr	r2, [r3, #0]
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800936a:	429a      	cmp	r2, r3
 800936c:	d006      	beq.n	800937c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	3301      	adds	r3, #1
 8009372:	60fb      	str	r3, [r7, #12]
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	2b01      	cmp	r3, #1
 8009378:	d9dc      	bls.n	8009334 <inc_lock+0x10>
 800937a:	e000      	b.n	800937e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800937c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	2b02      	cmp	r3, #2
 8009382:	d132      	bne.n	80093ea <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009384:	2300      	movs	r3, #0
 8009386:	60fb      	str	r3, [r7, #12]
 8009388:	e002      	b.n	8009390 <inc_lock+0x6c>
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	3301      	adds	r3, #1
 800938e:	60fb      	str	r3, [r7, #12]
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	2b01      	cmp	r3, #1
 8009394:	d806      	bhi.n	80093a4 <inc_lock+0x80>
 8009396:	4a29      	ldr	r2, [pc, #164]	@ (800943c <inc_lock+0x118>)
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	011b      	lsls	r3, r3, #4
 800939c:	4413      	add	r3, r2
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d1f2      	bne.n	800938a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	2b02      	cmp	r3, #2
 80093a8:	d101      	bne.n	80093ae <inc_lock+0x8a>
 80093aa:	2300      	movs	r3, #0
 80093ac:	e040      	b.n	8009430 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681a      	ldr	r2, [r3, #0]
 80093b2:	4922      	ldr	r1, [pc, #136]	@ (800943c <inc_lock+0x118>)
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	011b      	lsls	r3, r3, #4
 80093b8:	440b      	add	r3, r1
 80093ba:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	689a      	ldr	r2, [r3, #8]
 80093c0:	491e      	ldr	r1, [pc, #120]	@ (800943c <inc_lock+0x118>)
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	011b      	lsls	r3, r3, #4
 80093c6:	440b      	add	r3, r1
 80093c8:	3304      	adds	r3, #4
 80093ca:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	695a      	ldr	r2, [r3, #20]
 80093d0:	491a      	ldr	r1, [pc, #104]	@ (800943c <inc_lock+0x118>)
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	011b      	lsls	r3, r3, #4
 80093d6:	440b      	add	r3, r1
 80093d8:	3308      	adds	r3, #8
 80093da:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80093dc:	4a17      	ldr	r2, [pc, #92]	@ (800943c <inc_lock+0x118>)
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	011b      	lsls	r3, r3, #4
 80093e2:	4413      	add	r3, r2
 80093e4:	330c      	adds	r3, #12
 80093e6:	2200      	movs	r2, #0
 80093e8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d009      	beq.n	8009404 <inc_lock+0xe0>
 80093f0:	4a12      	ldr	r2, [pc, #72]	@ (800943c <inc_lock+0x118>)
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	011b      	lsls	r3, r3, #4
 80093f6:	4413      	add	r3, r2
 80093f8:	330c      	adds	r3, #12
 80093fa:	881b      	ldrh	r3, [r3, #0]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d001      	beq.n	8009404 <inc_lock+0xe0>
 8009400:	2300      	movs	r3, #0
 8009402:	e015      	b.n	8009430 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d108      	bne.n	800941c <inc_lock+0xf8>
 800940a:	4a0c      	ldr	r2, [pc, #48]	@ (800943c <inc_lock+0x118>)
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	011b      	lsls	r3, r3, #4
 8009410:	4413      	add	r3, r2
 8009412:	330c      	adds	r3, #12
 8009414:	881b      	ldrh	r3, [r3, #0]
 8009416:	3301      	adds	r3, #1
 8009418:	b29a      	uxth	r2, r3
 800941a:	e001      	b.n	8009420 <inc_lock+0xfc>
 800941c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009420:	4906      	ldr	r1, [pc, #24]	@ (800943c <inc_lock+0x118>)
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	011b      	lsls	r3, r3, #4
 8009426:	440b      	add	r3, r1
 8009428:	330c      	adds	r3, #12
 800942a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	3301      	adds	r3, #1
}
 8009430:	4618      	mov	r0, r3
 8009432:	3714      	adds	r7, #20
 8009434:	46bd      	mov	sp, r7
 8009436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943a:	4770      	bx	lr
 800943c:	2000230c 	.word	0x2000230c

08009440 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8009440:	b480      	push	{r7}
 8009442:	b085      	sub	sp, #20
 8009444:	af00      	add	r7, sp, #0
 8009446:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	3b01      	subs	r3, #1
 800944c:	607b      	str	r3, [r7, #4]
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	2b01      	cmp	r3, #1
 8009452:	d825      	bhi.n	80094a0 <dec_lock+0x60>
		n = Files[i].ctr;
 8009454:	4a17      	ldr	r2, [pc, #92]	@ (80094b4 <dec_lock+0x74>)
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	011b      	lsls	r3, r3, #4
 800945a:	4413      	add	r3, r2
 800945c:	330c      	adds	r3, #12
 800945e:	881b      	ldrh	r3, [r3, #0]
 8009460:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8009462:	89fb      	ldrh	r3, [r7, #14]
 8009464:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009468:	d101      	bne.n	800946e <dec_lock+0x2e>
 800946a:	2300      	movs	r3, #0
 800946c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800946e:	89fb      	ldrh	r3, [r7, #14]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d002      	beq.n	800947a <dec_lock+0x3a>
 8009474:	89fb      	ldrh	r3, [r7, #14]
 8009476:	3b01      	subs	r3, #1
 8009478:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800947a:	4a0e      	ldr	r2, [pc, #56]	@ (80094b4 <dec_lock+0x74>)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	011b      	lsls	r3, r3, #4
 8009480:	4413      	add	r3, r2
 8009482:	330c      	adds	r3, #12
 8009484:	89fa      	ldrh	r2, [r7, #14]
 8009486:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8009488:	89fb      	ldrh	r3, [r7, #14]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d105      	bne.n	800949a <dec_lock+0x5a>
 800948e:	4a09      	ldr	r2, [pc, #36]	@ (80094b4 <dec_lock+0x74>)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	011b      	lsls	r3, r3, #4
 8009494:	4413      	add	r3, r2
 8009496:	2200      	movs	r2, #0
 8009498:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800949a:	2300      	movs	r3, #0
 800949c:	737b      	strb	r3, [r7, #13]
 800949e:	e001      	b.n	80094a4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80094a0:	2302      	movs	r3, #2
 80094a2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80094a4:	7b7b      	ldrb	r3, [r7, #13]
}
 80094a6:	4618      	mov	r0, r3
 80094a8:	3714      	adds	r7, #20
 80094aa:	46bd      	mov	sp, r7
 80094ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b0:	4770      	bx	lr
 80094b2:	bf00      	nop
 80094b4:	2000230c 	.word	0x2000230c

080094b8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80094b8:	b480      	push	{r7}
 80094ba:	b085      	sub	sp, #20
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80094c0:	2300      	movs	r3, #0
 80094c2:	60fb      	str	r3, [r7, #12]
 80094c4:	e010      	b.n	80094e8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80094c6:	4a0d      	ldr	r2, [pc, #52]	@ (80094fc <clear_lock+0x44>)
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	011b      	lsls	r3, r3, #4
 80094cc:	4413      	add	r3, r2
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	687a      	ldr	r2, [r7, #4]
 80094d2:	429a      	cmp	r2, r3
 80094d4:	d105      	bne.n	80094e2 <clear_lock+0x2a>
 80094d6:	4a09      	ldr	r2, [pc, #36]	@ (80094fc <clear_lock+0x44>)
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	011b      	lsls	r3, r3, #4
 80094dc:	4413      	add	r3, r2
 80094de:	2200      	movs	r2, #0
 80094e0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	3301      	adds	r3, #1
 80094e6:	60fb      	str	r3, [r7, #12]
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	2b01      	cmp	r3, #1
 80094ec:	d9eb      	bls.n	80094c6 <clear_lock+0xe>
	}
}
 80094ee:	bf00      	nop
 80094f0:	bf00      	nop
 80094f2:	3714      	adds	r7, #20
 80094f4:	46bd      	mov	sp, r7
 80094f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fa:	4770      	bx	lr
 80094fc:	2000230c 	.word	0x2000230c

08009500 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b086      	sub	sp, #24
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8009508:	2300      	movs	r3, #0
 800950a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	78db      	ldrb	r3, [r3, #3]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d034      	beq.n	800957e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009518:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	7858      	ldrb	r0, [r3, #1]
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009524:	2301      	movs	r3, #1
 8009526:	697a      	ldr	r2, [r7, #20]
 8009528:	f7ff fd40 	bl	8008fac <disk_write>
 800952c:	4603      	mov	r3, r0
 800952e:	2b00      	cmp	r3, #0
 8009530:	d002      	beq.n	8009538 <sync_window+0x38>
			res = FR_DISK_ERR;
 8009532:	2301      	movs	r3, #1
 8009534:	73fb      	strb	r3, [r7, #15]
 8009536:	e022      	b.n	800957e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2200      	movs	r2, #0
 800953c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6a1b      	ldr	r3, [r3, #32]
 8009542:	697a      	ldr	r2, [r7, #20]
 8009544:	1ad2      	subs	r2, r2, r3
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	699b      	ldr	r3, [r3, #24]
 800954a:	429a      	cmp	r2, r3
 800954c:	d217      	bcs.n	800957e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	789b      	ldrb	r3, [r3, #2]
 8009552:	613b      	str	r3, [r7, #16]
 8009554:	e010      	b.n	8009578 <sync_window+0x78>
					wsect += fs->fsize;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	699b      	ldr	r3, [r3, #24]
 800955a:	697a      	ldr	r2, [r7, #20]
 800955c:	4413      	add	r3, r2
 800955e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	7858      	ldrb	r0, [r3, #1]
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800956a:	2301      	movs	r3, #1
 800956c:	697a      	ldr	r2, [r7, #20]
 800956e:	f7ff fd1d 	bl	8008fac <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009572:	693b      	ldr	r3, [r7, #16]
 8009574:	3b01      	subs	r3, #1
 8009576:	613b      	str	r3, [r7, #16]
 8009578:	693b      	ldr	r3, [r7, #16]
 800957a:	2b01      	cmp	r3, #1
 800957c:	d8eb      	bhi.n	8009556 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800957e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009580:	4618      	mov	r0, r3
 8009582:	3718      	adds	r7, #24
 8009584:	46bd      	mov	sp, r7
 8009586:	bd80      	pop	{r7, pc}

08009588 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b084      	sub	sp, #16
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
 8009590:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8009592:	2300      	movs	r3, #0
 8009594:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800959a:	683a      	ldr	r2, [r7, #0]
 800959c:	429a      	cmp	r2, r3
 800959e:	d01b      	beq.n	80095d8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f7ff ffad 	bl	8009500 <sync_window>
 80095a6:	4603      	mov	r3, r0
 80095a8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80095aa:	7bfb      	ldrb	r3, [r7, #15]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d113      	bne.n	80095d8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	7858      	ldrb	r0, [r3, #1]
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80095ba:	2301      	movs	r3, #1
 80095bc:	683a      	ldr	r2, [r7, #0]
 80095be:	f7ff fcd5 	bl	8008f6c <disk_read>
 80095c2:	4603      	mov	r3, r0
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d004      	beq.n	80095d2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80095c8:	f04f 33ff 	mov.w	r3, #4294967295
 80095cc:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80095ce:	2301      	movs	r3, #1
 80095d0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	683a      	ldr	r2, [r7, #0]
 80095d6:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 80095d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80095da:	4618      	mov	r0, r3
 80095dc:	3710      	adds	r7, #16
 80095de:	46bd      	mov	sp, r7
 80095e0:	bd80      	pop	{r7, pc}
	...

080095e4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b084      	sub	sp, #16
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80095ec:	6878      	ldr	r0, [r7, #4]
 80095ee:	f7ff ff87 	bl	8009500 <sync_window>
 80095f2:	4603      	mov	r3, r0
 80095f4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80095f6:	7bfb      	ldrb	r3, [r7, #15]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d158      	bne.n	80096ae <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	781b      	ldrb	r3, [r3, #0]
 8009600:	2b03      	cmp	r3, #3
 8009602:	d148      	bne.n	8009696 <sync_fs+0xb2>
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	791b      	ldrb	r3, [r3, #4]
 8009608:	2b01      	cmp	r3, #1
 800960a:	d144      	bne.n	8009696 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	3330      	adds	r3, #48	@ 0x30
 8009610:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009614:	2100      	movs	r1, #0
 8009616:	4618      	mov	r0, r3
 8009618:	f7ff fda9 	bl	800916e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	3330      	adds	r3, #48	@ 0x30
 8009620:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8009624:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8009628:	4618      	mov	r0, r3
 800962a:	f7ff fd38 	bl	800909e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	3330      	adds	r3, #48	@ 0x30
 8009632:	4921      	ldr	r1, [pc, #132]	@ (80096b8 <sync_fs+0xd4>)
 8009634:	4618      	mov	r0, r3
 8009636:	f7ff fd4d 	bl	80090d4 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	3330      	adds	r3, #48	@ 0x30
 800963e:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8009642:	491e      	ldr	r1, [pc, #120]	@ (80096bc <sync_fs+0xd8>)
 8009644:	4618      	mov	r0, r3
 8009646:	f7ff fd45 	bl	80090d4 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	3330      	adds	r3, #48	@ 0x30
 800964e:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	691b      	ldr	r3, [r3, #16]
 8009656:	4619      	mov	r1, r3
 8009658:	4610      	mov	r0, r2
 800965a:	f7ff fd3b 	bl	80090d4 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	3330      	adds	r3, #48	@ 0x30
 8009662:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	68db      	ldr	r3, [r3, #12]
 800966a:	4619      	mov	r1, r3
 800966c:	4610      	mov	r0, r2
 800966e:	f7ff fd31 	bl	80090d4 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	69db      	ldr	r3, [r3, #28]
 8009676:	1c5a      	adds	r2, r3, #1
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	7858      	ldrb	r0, [r3, #1]
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800968a:	2301      	movs	r3, #1
 800968c:	f7ff fc8e 	bl	8008fac <disk_write>
			fs->fsi_flag = 0;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2200      	movs	r2, #0
 8009694:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	785b      	ldrb	r3, [r3, #1]
 800969a:	2200      	movs	r2, #0
 800969c:	2100      	movs	r1, #0
 800969e:	4618      	mov	r0, r3
 80096a0:	f7ff fca4 	bl	8008fec <disk_ioctl>
 80096a4:	4603      	mov	r3, r0
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d001      	beq.n	80096ae <sync_fs+0xca>
 80096aa:	2301      	movs	r3, #1
 80096ac:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80096ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80096b0:	4618      	mov	r0, r3
 80096b2:	3710      	adds	r7, #16
 80096b4:	46bd      	mov	sp, r7
 80096b6:	bd80      	pop	{r7, pc}
 80096b8:	41615252 	.word	0x41615252
 80096bc:	61417272 	.word	0x61417272

080096c0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80096c0:	b480      	push	{r7}
 80096c2:	b083      	sub	sp, #12
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
 80096c8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	3b02      	subs	r3, #2
 80096ce:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	695b      	ldr	r3, [r3, #20]
 80096d4:	3b02      	subs	r3, #2
 80096d6:	683a      	ldr	r2, [r7, #0]
 80096d8:	429a      	cmp	r2, r3
 80096da:	d301      	bcc.n	80096e0 <clust2sect+0x20>
 80096dc:	2300      	movs	r3, #0
 80096de:	e008      	b.n	80096f2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	895b      	ldrh	r3, [r3, #10]
 80096e4:	461a      	mov	r2, r3
 80096e6:	683b      	ldr	r3, [r7, #0]
 80096e8:	fb03 f202 	mul.w	r2, r3, r2
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096f0:	4413      	add	r3, r2
}
 80096f2:	4618      	mov	r0, r3
 80096f4:	370c      	adds	r7, #12
 80096f6:	46bd      	mov	sp, r7
 80096f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fc:	4770      	bx	lr

080096fe <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80096fe:	b580      	push	{r7, lr}
 8009700:	b086      	sub	sp, #24
 8009702:	af00      	add	r7, sp, #0
 8009704:	6078      	str	r0, [r7, #4]
 8009706:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	2b01      	cmp	r3, #1
 8009712:	d904      	bls.n	800971e <get_fat+0x20>
 8009714:	693b      	ldr	r3, [r7, #16]
 8009716:	695b      	ldr	r3, [r3, #20]
 8009718:	683a      	ldr	r2, [r7, #0]
 800971a:	429a      	cmp	r2, r3
 800971c:	d302      	bcc.n	8009724 <get_fat+0x26>
		val = 1;	/* Internal error */
 800971e:	2301      	movs	r3, #1
 8009720:	617b      	str	r3, [r7, #20]
 8009722:	e08e      	b.n	8009842 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8009724:	f04f 33ff 	mov.w	r3, #4294967295
 8009728:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800972a:	693b      	ldr	r3, [r7, #16]
 800972c:	781b      	ldrb	r3, [r3, #0]
 800972e:	2b03      	cmp	r3, #3
 8009730:	d061      	beq.n	80097f6 <get_fat+0xf8>
 8009732:	2b03      	cmp	r3, #3
 8009734:	dc7b      	bgt.n	800982e <get_fat+0x130>
 8009736:	2b01      	cmp	r3, #1
 8009738:	d002      	beq.n	8009740 <get_fat+0x42>
 800973a:	2b02      	cmp	r3, #2
 800973c:	d041      	beq.n	80097c2 <get_fat+0xc4>
 800973e:	e076      	b.n	800982e <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	60fb      	str	r3, [r7, #12]
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	085b      	lsrs	r3, r3, #1
 8009748:	68fa      	ldr	r2, [r7, #12]
 800974a:	4413      	add	r3, r2
 800974c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800974e:	693b      	ldr	r3, [r7, #16]
 8009750:	6a1a      	ldr	r2, [r3, #32]
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	0a5b      	lsrs	r3, r3, #9
 8009756:	4413      	add	r3, r2
 8009758:	4619      	mov	r1, r3
 800975a:	6938      	ldr	r0, [r7, #16]
 800975c:	f7ff ff14 	bl	8009588 <move_window>
 8009760:	4603      	mov	r3, r0
 8009762:	2b00      	cmp	r3, #0
 8009764:	d166      	bne.n	8009834 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	1c5a      	adds	r2, r3, #1
 800976a:	60fa      	str	r2, [r7, #12]
 800976c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009770:	693a      	ldr	r2, [r7, #16]
 8009772:	4413      	add	r3, r2
 8009774:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009778:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800977a:	693b      	ldr	r3, [r7, #16]
 800977c:	6a1a      	ldr	r2, [r3, #32]
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	0a5b      	lsrs	r3, r3, #9
 8009782:	4413      	add	r3, r2
 8009784:	4619      	mov	r1, r3
 8009786:	6938      	ldr	r0, [r7, #16]
 8009788:	f7ff fefe 	bl	8009588 <move_window>
 800978c:	4603      	mov	r3, r0
 800978e:	2b00      	cmp	r3, #0
 8009790:	d152      	bne.n	8009838 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009798:	693a      	ldr	r2, [r7, #16]
 800979a:	4413      	add	r3, r2
 800979c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80097a0:	021b      	lsls	r3, r3, #8
 80097a2:	68ba      	ldr	r2, [r7, #8]
 80097a4:	4313      	orrs	r3, r2
 80097a6:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	f003 0301 	and.w	r3, r3, #1
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d002      	beq.n	80097b8 <get_fat+0xba>
 80097b2:	68bb      	ldr	r3, [r7, #8]
 80097b4:	091b      	lsrs	r3, r3, #4
 80097b6:	e002      	b.n	80097be <get_fat+0xc0>
 80097b8:	68bb      	ldr	r3, [r7, #8]
 80097ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80097be:	617b      	str	r3, [r7, #20]
			break;
 80097c0:	e03f      	b.n	8009842 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80097c2:	693b      	ldr	r3, [r7, #16]
 80097c4:	6a1a      	ldr	r2, [r3, #32]
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	0a1b      	lsrs	r3, r3, #8
 80097ca:	4413      	add	r3, r2
 80097cc:	4619      	mov	r1, r3
 80097ce:	6938      	ldr	r0, [r7, #16]
 80097d0:	f7ff feda 	bl	8009588 <move_window>
 80097d4:	4603      	mov	r3, r0
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d130      	bne.n	800983c <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80097da:	693b      	ldr	r3, [r7, #16]
 80097dc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	005b      	lsls	r3, r3, #1
 80097e4:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80097e8:	4413      	add	r3, r2
 80097ea:	4618      	mov	r0, r3
 80097ec:	f7ff fc1c 	bl	8009028 <ld_word>
 80097f0:	4603      	mov	r3, r0
 80097f2:	617b      	str	r3, [r7, #20]
			break;
 80097f4:	e025      	b.n	8009842 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80097f6:	693b      	ldr	r3, [r7, #16]
 80097f8:	6a1a      	ldr	r2, [r3, #32]
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	09db      	lsrs	r3, r3, #7
 80097fe:	4413      	add	r3, r2
 8009800:	4619      	mov	r1, r3
 8009802:	6938      	ldr	r0, [r7, #16]
 8009804:	f7ff fec0 	bl	8009588 <move_window>
 8009808:	4603      	mov	r3, r0
 800980a:	2b00      	cmp	r3, #0
 800980c:	d118      	bne.n	8009840 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800980e:	693b      	ldr	r3, [r7, #16]
 8009810:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	009b      	lsls	r3, r3, #2
 8009818:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800981c:	4413      	add	r3, r2
 800981e:	4618      	mov	r0, r3
 8009820:	f7ff fc1a 	bl	8009058 <ld_dword>
 8009824:	4603      	mov	r3, r0
 8009826:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800982a:	617b      	str	r3, [r7, #20]
			break;
 800982c:	e009      	b.n	8009842 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800982e:	2301      	movs	r3, #1
 8009830:	617b      	str	r3, [r7, #20]
 8009832:	e006      	b.n	8009842 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009834:	bf00      	nop
 8009836:	e004      	b.n	8009842 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009838:	bf00      	nop
 800983a:	e002      	b.n	8009842 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800983c:	bf00      	nop
 800983e:	e000      	b.n	8009842 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009840:	bf00      	nop
		}
	}

	return val;
 8009842:	697b      	ldr	r3, [r7, #20]
}
 8009844:	4618      	mov	r0, r3
 8009846:	3718      	adds	r7, #24
 8009848:	46bd      	mov	sp, r7
 800984a:	bd80      	pop	{r7, pc}

0800984c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800984c:	b590      	push	{r4, r7, lr}
 800984e:	b089      	sub	sp, #36	@ 0x24
 8009850:	af00      	add	r7, sp, #0
 8009852:	60f8      	str	r0, [r7, #12]
 8009854:	60b9      	str	r1, [r7, #8]
 8009856:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8009858:	2302      	movs	r3, #2
 800985a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800985c:	68bb      	ldr	r3, [r7, #8]
 800985e:	2b01      	cmp	r3, #1
 8009860:	f240 80d9 	bls.w	8009a16 <put_fat+0x1ca>
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	695b      	ldr	r3, [r3, #20]
 8009868:	68ba      	ldr	r2, [r7, #8]
 800986a:	429a      	cmp	r2, r3
 800986c:	f080 80d3 	bcs.w	8009a16 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	781b      	ldrb	r3, [r3, #0]
 8009874:	2b03      	cmp	r3, #3
 8009876:	f000 8096 	beq.w	80099a6 <put_fat+0x15a>
 800987a:	2b03      	cmp	r3, #3
 800987c:	f300 80cb 	bgt.w	8009a16 <put_fat+0x1ca>
 8009880:	2b01      	cmp	r3, #1
 8009882:	d002      	beq.n	800988a <put_fat+0x3e>
 8009884:	2b02      	cmp	r3, #2
 8009886:	d06e      	beq.n	8009966 <put_fat+0x11a>
 8009888:	e0c5      	b.n	8009a16 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	61bb      	str	r3, [r7, #24]
 800988e:	69bb      	ldr	r3, [r7, #24]
 8009890:	085b      	lsrs	r3, r3, #1
 8009892:	69ba      	ldr	r2, [r7, #24]
 8009894:	4413      	add	r3, r2
 8009896:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	6a1a      	ldr	r2, [r3, #32]
 800989c:	69bb      	ldr	r3, [r7, #24]
 800989e:	0a5b      	lsrs	r3, r3, #9
 80098a0:	4413      	add	r3, r2
 80098a2:	4619      	mov	r1, r3
 80098a4:	68f8      	ldr	r0, [r7, #12]
 80098a6:	f7ff fe6f 	bl	8009588 <move_window>
 80098aa:	4603      	mov	r3, r0
 80098ac:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80098ae:	7ffb      	ldrb	r3, [r7, #31]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	f040 80a9 	bne.w	8009a08 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80098bc:	69bb      	ldr	r3, [r7, #24]
 80098be:	1c59      	adds	r1, r3, #1
 80098c0:	61b9      	str	r1, [r7, #24]
 80098c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098c6:	4413      	add	r3, r2
 80098c8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80098ca:	68bb      	ldr	r3, [r7, #8]
 80098cc:	f003 0301 	and.w	r3, r3, #1
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d00d      	beq.n	80098f0 <put_fat+0xa4>
 80098d4:	697b      	ldr	r3, [r7, #20]
 80098d6:	781b      	ldrb	r3, [r3, #0]
 80098d8:	b25b      	sxtb	r3, r3
 80098da:	f003 030f 	and.w	r3, r3, #15
 80098de:	b25a      	sxtb	r2, r3
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	b2db      	uxtb	r3, r3
 80098e4:	011b      	lsls	r3, r3, #4
 80098e6:	b25b      	sxtb	r3, r3
 80098e8:	4313      	orrs	r3, r2
 80098ea:	b25b      	sxtb	r3, r3
 80098ec:	b2db      	uxtb	r3, r3
 80098ee:	e001      	b.n	80098f4 <put_fat+0xa8>
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	b2db      	uxtb	r3, r3
 80098f4:	697a      	ldr	r2, [r7, #20]
 80098f6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	2201      	movs	r2, #1
 80098fc:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	6a1a      	ldr	r2, [r3, #32]
 8009902:	69bb      	ldr	r3, [r7, #24]
 8009904:	0a5b      	lsrs	r3, r3, #9
 8009906:	4413      	add	r3, r2
 8009908:	4619      	mov	r1, r3
 800990a:	68f8      	ldr	r0, [r7, #12]
 800990c:	f7ff fe3c 	bl	8009588 <move_window>
 8009910:	4603      	mov	r3, r0
 8009912:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009914:	7ffb      	ldrb	r3, [r7, #31]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d178      	bne.n	8009a0c <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009920:	69bb      	ldr	r3, [r7, #24]
 8009922:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009926:	4413      	add	r3, r2
 8009928:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800992a:	68bb      	ldr	r3, [r7, #8]
 800992c:	f003 0301 	and.w	r3, r3, #1
 8009930:	2b00      	cmp	r3, #0
 8009932:	d003      	beq.n	800993c <put_fat+0xf0>
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	091b      	lsrs	r3, r3, #4
 8009938:	b2db      	uxtb	r3, r3
 800993a:	e00e      	b.n	800995a <put_fat+0x10e>
 800993c:	697b      	ldr	r3, [r7, #20]
 800993e:	781b      	ldrb	r3, [r3, #0]
 8009940:	b25b      	sxtb	r3, r3
 8009942:	f023 030f 	bic.w	r3, r3, #15
 8009946:	b25a      	sxtb	r2, r3
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	0a1b      	lsrs	r3, r3, #8
 800994c:	b25b      	sxtb	r3, r3
 800994e:	f003 030f 	and.w	r3, r3, #15
 8009952:	b25b      	sxtb	r3, r3
 8009954:	4313      	orrs	r3, r2
 8009956:	b25b      	sxtb	r3, r3
 8009958:	b2db      	uxtb	r3, r3
 800995a:	697a      	ldr	r2, [r7, #20]
 800995c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	2201      	movs	r2, #1
 8009962:	70da      	strb	r2, [r3, #3]
			break;
 8009964:	e057      	b.n	8009a16 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	6a1a      	ldr	r2, [r3, #32]
 800996a:	68bb      	ldr	r3, [r7, #8]
 800996c:	0a1b      	lsrs	r3, r3, #8
 800996e:	4413      	add	r3, r2
 8009970:	4619      	mov	r1, r3
 8009972:	68f8      	ldr	r0, [r7, #12]
 8009974:	f7ff fe08 	bl	8009588 <move_window>
 8009978:	4603      	mov	r3, r0
 800997a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800997c:	7ffb      	ldrb	r3, [r7, #31]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d146      	bne.n	8009a10 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009988:	68bb      	ldr	r3, [r7, #8]
 800998a:	005b      	lsls	r3, r3, #1
 800998c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8009990:	4413      	add	r3, r2
 8009992:	687a      	ldr	r2, [r7, #4]
 8009994:	b292      	uxth	r2, r2
 8009996:	4611      	mov	r1, r2
 8009998:	4618      	mov	r0, r3
 800999a:	f7ff fb80 	bl	800909e <st_word>
			fs->wflag = 1;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	2201      	movs	r2, #1
 80099a2:	70da      	strb	r2, [r3, #3]
			break;
 80099a4:	e037      	b.n	8009a16 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	6a1a      	ldr	r2, [r3, #32]
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	09db      	lsrs	r3, r3, #7
 80099ae:	4413      	add	r3, r2
 80099b0:	4619      	mov	r1, r3
 80099b2:	68f8      	ldr	r0, [r7, #12]
 80099b4:	f7ff fde8 	bl	8009588 <move_window>
 80099b8:	4603      	mov	r3, r0
 80099ba:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80099bc:	7ffb      	ldrb	r3, [r7, #31]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d128      	bne.n	8009a14 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	009b      	lsls	r3, r3, #2
 80099d2:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80099d6:	4413      	add	r3, r2
 80099d8:	4618      	mov	r0, r3
 80099da:	f7ff fb3d 	bl	8009058 <ld_dword>
 80099de:	4603      	mov	r3, r0
 80099e0:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80099e4:	4323      	orrs	r3, r4
 80099e6:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	009b      	lsls	r3, r3, #2
 80099f2:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80099f6:	4413      	add	r3, r2
 80099f8:	6879      	ldr	r1, [r7, #4]
 80099fa:	4618      	mov	r0, r3
 80099fc:	f7ff fb6a 	bl	80090d4 <st_dword>
			fs->wflag = 1;
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	2201      	movs	r2, #1
 8009a04:	70da      	strb	r2, [r3, #3]
			break;
 8009a06:	e006      	b.n	8009a16 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009a08:	bf00      	nop
 8009a0a:	e004      	b.n	8009a16 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009a0c:	bf00      	nop
 8009a0e:	e002      	b.n	8009a16 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009a10:	bf00      	nop
 8009a12:	e000      	b.n	8009a16 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009a14:	bf00      	nop
		}
	}
	return res;
 8009a16:	7ffb      	ldrb	r3, [r7, #31]
}
 8009a18:	4618      	mov	r0, r3
 8009a1a:	3724      	adds	r7, #36	@ 0x24
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	bd90      	pop	{r4, r7, pc}

08009a20 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b088      	sub	sp, #32
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	60f8      	str	r0, [r7, #12]
 8009a28:	60b9      	str	r1, [r7, #8]
 8009a2a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8009a36:	68bb      	ldr	r3, [r7, #8]
 8009a38:	2b01      	cmp	r3, #1
 8009a3a:	d904      	bls.n	8009a46 <remove_chain+0x26>
 8009a3c:	69bb      	ldr	r3, [r7, #24]
 8009a3e:	695b      	ldr	r3, [r3, #20]
 8009a40:	68ba      	ldr	r2, [r7, #8]
 8009a42:	429a      	cmp	r2, r3
 8009a44:	d301      	bcc.n	8009a4a <remove_chain+0x2a>
 8009a46:	2302      	movs	r3, #2
 8009a48:	e04b      	b.n	8009ae2 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d00c      	beq.n	8009a6a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8009a50:	f04f 32ff 	mov.w	r2, #4294967295
 8009a54:	6879      	ldr	r1, [r7, #4]
 8009a56:	69b8      	ldr	r0, [r7, #24]
 8009a58:	f7ff fef8 	bl	800984c <put_fat>
 8009a5c:	4603      	mov	r3, r0
 8009a5e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8009a60:	7ffb      	ldrb	r3, [r7, #31]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d001      	beq.n	8009a6a <remove_chain+0x4a>
 8009a66:	7ffb      	ldrb	r3, [r7, #31]
 8009a68:	e03b      	b.n	8009ae2 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8009a6a:	68b9      	ldr	r1, [r7, #8]
 8009a6c:	68f8      	ldr	r0, [r7, #12]
 8009a6e:	f7ff fe46 	bl	80096fe <get_fat>
 8009a72:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8009a74:	697b      	ldr	r3, [r7, #20]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d031      	beq.n	8009ade <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8009a7a:	697b      	ldr	r3, [r7, #20]
 8009a7c:	2b01      	cmp	r3, #1
 8009a7e:	d101      	bne.n	8009a84 <remove_chain+0x64>
 8009a80:	2302      	movs	r3, #2
 8009a82:	e02e      	b.n	8009ae2 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009a84:	697b      	ldr	r3, [r7, #20]
 8009a86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a8a:	d101      	bne.n	8009a90 <remove_chain+0x70>
 8009a8c:	2301      	movs	r3, #1
 8009a8e:	e028      	b.n	8009ae2 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8009a90:	2200      	movs	r2, #0
 8009a92:	68b9      	ldr	r1, [r7, #8]
 8009a94:	69b8      	ldr	r0, [r7, #24]
 8009a96:	f7ff fed9 	bl	800984c <put_fat>
 8009a9a:	4603      	mov	r3, r0
 8009a9c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8009a9e:	7ffb      	ldrb	r3, [r7, #31]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d001      	beq.n	8009aa8 <remove_chain+0x88>
 8009aa4:	7ffb      	ldrb	r3, [r7, #31]
 8009aa6:	e01c      	b.n	8009ae2 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8009aa8:	69bb      	ldr	r3, [r7, #24]
 8009aaa:	691a      	ldr	r2, [r3, #16]
 8009aac:	69bb      	ldr	r3, [r7, #24]
 8009aae:	695b      	ldr	r3, [r3, #20]
 8009ab0:	3b02      	subs	r3, #2
 8009ab2:	429a      	cmp	r2, r3
 8009ab4:	d20b      	bcs.n	8009ace <remove_chain+0xae>
			fs->free_clst++;
 8009ab6:	69bb      	ldr	r3, [r7, #24]
 8009ab8:	691b      	ldr	r3, [r3, #16]
 8009aba:	1c5a      	adds	r2, r3, #1
 8009abc:	69bb      	ldr	r3, [r7, #24]
 8009abe:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8009ac0:	69bb      	ldr	r3, [r7, #24]
 8009ac2:	791b      	ldrb	r3, [r3, #4]
 8009ac4:	f043 0301 	orr.w	r3, r3, #1
 8009ac8:	b2da      	uxtb	r2, r3
 8009aca:	69bb      	ldr	r3, [r7, #24]
 8009acc:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8009ace:	697b      	ldr	r3, [r7, #20]
 8009ad0:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8009ad2:	69bb      	ldr	r3, [r7, #24]
 8009ad4:	695b      	ldr	r3, [r3, #20]
 8009ad6:	68ba      	ldr	r2, [r7, #8]
 8009ad8:	429a      	cmp	r2, r3
 8009ada:	d3c6      	bcc.n	8009a6a <remove_chain+0x4a>
 8009adc:	e000      	b.n	8009ae0 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8009ade:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8009ae0:	2300      	movs	r3, #0
}
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	3720      	adds	r7, #32
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bd80      	pop	{r7, pc}

08009aea <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8009aea:	b580      	push	{r7, lr}
 8009aec:	b088      	sub	sp, #32
 8009aee:	af00      	add	r7, sp, #0
 8009af0:	6078      	str	r0, [r7, #4]
 8009af2:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8009afa:	683b      	ldr	r3, [r7, #0]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d10d      	bne.n	8009b1c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8009b00:	693b      	ldr	r3, [r7, #16]
 8009b02:	68db      	ldr	r3, [r3, #12]
 8009b04:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8009b06:	69bb      	ldr	r3, [r7, #24]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d004      	beq.n	8009b16 <create_chain+0x2c>
 8009b0c:	693b      	ldr	r3, [r7, #16]
 8009b0e:	695b      	ldr	r3, [r3, #20]
 8009b10:	69ba      	ldr	r2, [r7, #24]
 8009b12:	429a      	cmp	r2, r3
 8009b14:	d31b      	bcc.n	8009b4e <create_chain+0x64>
 8009b16:	2301      	movs	r3, #1
 8009b18:	61bb      	str	r3, [r7, #24]
 8009b1a:	e018      	b.n	8009b4e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8009b1c:	6839      	ldr	r1, [r7, #0]
 8009b1e:	6878      	ldr	r0, [r7, #4]
 8009b20:	f7ff fded 	bl	80096fe <get_fat>
 8009b24:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	2b01      	cmp	r3, #1
 8009b2a:	d801      	bhi.n	8009b30 <create_chain+0x46>
 8009b2c:	2301      	movs	r3, #1
 8009b2e:	e070      	b.n	8009c12 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b36:	d101      	bne.n	8009b3c <create_chain+0x52>
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	e06a      	b.n	8009c12 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8009b3c:	693b      	ldr	r3, [r7, #16]
 8009b3e:	695b      	ldr	r3, [r3, #20]
 8009b40:	68fa      	ldr	r2, [r7, #12]
 8009b42:	429a      	cmp	r2, r3
 8009b44:	d201      	bcs.n	8009b4a <create_chain+0x60>
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	e063      	b.n	8009c12 <create_chain+0x128>
		scl = clst;
 8009b4a:	683b      	ldr	r3, [r7, #0]
 8009b4c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8009b4e:	69bb      	ldr	r3, [r7, #24]
 8009b50:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8009b52:	69fb      	ldr	r3, [r7, #28]
 8009b54:	3301      	adds	r3, #1
 8009b56:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8009b58:	693b      	ldr	r3, [r7, #16]
 8009b5a:	695b      	ldr	r3, [r3, #20]
 8009b5c:	69fa      	ldr	r2, [r7, #28]
 8009b5e:	429a      	cmp	r2, r3
 8009b60:	d307      	bcc.n	8009b72 <create_chain+0x88>
				ncl = 2;
 8009b62:	2302      	movs	r3, #2
 8009b64:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8009b66:	69fa      	ldr	r2, [r7, #28]
 8009b68:	69bb      	ldr	r3, [r7, #24]
 8009b6a:	429a      	cmp	r2, r3
 8009b6c:	d901      	bls.n	8009b72 <create_chain+0x88>
 8009b6e:	2300      	movs	r3, #0
 8009b70:	e04f      	b.n	8009c12 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8009b72:	69f9      	ldr	r1, [r7, #28]
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	f7ff fdc2 	bl	80096fe <get_fat>
 8009b7a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d00e      	beq.n	8009ba0 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	2b01      	cmp	r3, #1
 8009b86:	d003      	beq.n	8009b90 <create_chain+0xa6>
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b8e:	d101      	bne.n	8009b94 <create_chain+0xaa>
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	e03e      	b.n	8009c12 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8009b94:	69fa      	ldr	r2, [r7, #28]
 8009b96:	69bb      	ldr	r3, [r7, #24]
 8009b98:	429a      	cmp	r2, r3
 8009b9a:	d1da      	bne.n	8009b52 <create_chain+0x68>
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	e038      	b.n	8009c12 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8009ba0:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8009ba2:	f04f 32ff 	mov.w	r2, #4294967295
 8009ba6:	69f9      	ldr	r1, [r7, #28]
 8009ba8:	6938      	ldr	r0, [r7, #16]
 8009baa:	f7ff fe4f 	bl	800984c <put_fat>
 8009bae:	4603      	mov	r3, r0
 8009bb0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8009bb2:	7dfb      	ldrb	r3, [r7, #23]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d109      	bne.n	8009bcc <create_chain+0xe2>
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d006      	beq.n	8009bcc <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8009bbe:	69fa      	ldr	r2, [r7, #28]
 8009bc0:	6839      	ldr	r1, [r7, #0]
 8009bc2:	6938      	ldr	r0, [r7, #16]
 8009bc4:	f7ff fe42 	bl	800984c <put_fat>
 8009bc8:	4603      	mov	r3, r0
 8009bca:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8009bcc:	7dfb      	ldrb	r3, [r7, #23]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d116      	bne.n	8009c00 <create_chain+0x116>
		fs->last_clst = ncl;
 8009bd2:	693b      	ldr	r3, [r7, #16]
 8009bd4:	69fa      	ldr	r2, [r7, #28]
 8009bd6:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8009bd8:	693b      	ldr	r3, [r7, #16]
 8009bda:	691a      	ldr	r2, [r3, #16]
 8009bdc:	693b      	ldr	r3, [r7, #16]
 8009bde:	695b      	ldr	r3, [r3, #20]
 8009be0:	3b02      	subs	r3, #2
 8009be2:	429a      	cmp	r2, r3
 8009be4:	d804      	bhi.n	8009bf0 <create_chain+0x106>
 8009be6:	693b      	ldr	r3, [r7, #16]
 8009be8:	691b      	ldr	r3, [r3, #16]
 8009bea:	1e5a      	subs	r2, r3, #1
 8009bec:	693b      	ldr	r3, [r7, #16]
 8009bee:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8009bf0:	693b      	ldr	r3, [r7, #16]
 8009bf2:	791b      	ldrb	r3, [r3, #4]
 8009bf4:	f043 0301 	orr.w	r3, r3, #1
 8009bf8:	b2da      	uxtb	r2, r3
 8009bfa:	693b      	ldr	r3, [r7, #16]
 8009bfc:	711a      	strb	r2, [r3, #4]
 8009bfe:	e007      	b.n	8009c10 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8009c00:	7dfb      	ldrb	r3, [r7, #23]
 8009c02:	2b01      	cmp	r3, #1
 8009c04:	d102      	bne.n	8009c0c <create_chain+0x122>
 8009c06:	f04f 33ff 	mov.w	r3, #4294967295
 8009c0a:	e000      	b.n	8009c0e <create_chain+0x124>
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8009c10:	69fb      	ldr	r3, [r7, #28]
}
 8009c12:	4618      	mov	r0, r3
 8009c14:	3720      	adds	r7, #32
 8009c16:	46bd      	mov	sp, r7
 8009c18:	bd80      	pop	{r7, pc}

08009c1a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8009c1a:	b480      	push	{r7}
 8009c1c:	b087      	sub	sp, #28
 8009c1e:	af00      	add	r7, sp, #0
 8009c20:	6078      	str	r0, [r7, #4]
 8009c22:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c2e:	3304      	adds	r3, #4
 8009c30:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	0a5b      	lsrs	r3, r3, #9
 8009c36:	68fa      	ldr	r2, [r7, #12]
 8009c38:	8952      	ldrh	r2, [r2, #10]
 8009c3a:	fbb3 f3f2 	udiv	r3, r3, r2
 8009c3e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009c40:	693b      	ldr	r3, [r7, #16]
 8009c42:	1d1a      	adds	r2, r3, #4
 8009c44:	613a      	str	r2, [r7, #16]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d101      	bne.n	8009c54 <clmt_clust+0x3a>
 8009c50:	2300      	movs	r3, #0
 8009c52:	e010      	b.n	8009c76 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8009c54:	697a      	ldr	r2, [r7, #20]
 8009c56:	68bb      	ldr	r3, [r7, #8]
 8009c58:	429a      	cmp	r2, r3
 8009c5a:	d307      	bcc.n	8009c6c <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8009c5c:	697a      	ldr	r2, [r7, #20]
 8009c5e:	68bb      	ldr	r3, [r7, #8]
 8009c60:	1ad3      	subs	r3, r2, r3
 8009c62:	617b      	str	r3, [r7, #20]
 8009c64:	693b      	ldr	r3, [r7, #16]
 8009c66:	3304      	adds	r3, #4
 8009c68:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009c6a:	e7e9      	b.n	8009c40 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8009c6c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8009c6e:	693b      	ldr	r3, [r7, #16]
 8009c70:	681a      	ldr	r2, [r3, #0]
 8009c72:	697b      	ldr	r3, [r7, #20]
 8009c74:	4413      	add	r3, r2
}
 8009c76:	4618      	mov	r0, r3
 8009c78:	371c      	adds	r7, #28
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c80:	4770      	bx	lr

08009c82 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8009c82:	b580      	push	{r7, lr}
 8009c84:	b086      	sub	sp, #24
 8009c86:	af00      	add	r7, sp, #0
 8009c88:	6078      	str	r0, [r7, #4]
 8009c8a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009c98:	d204      	bcs.n	8009ca4 <dir_sdi+0x22>
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	f003 031f 	and.w	r3, r3, #31
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d001      	beq.n	8009ca8 <dir_sdi+0x26>
		return FR_INT_ERR;
 8009ca4:	2302      	movs	r3, #2
 8009ca6:	e063      	b.n	8009d70 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	683a      	ldr	r2, [r7, #0]
 8009cac:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	689b      	ldr	r3, [r3, #8]
 8009cb2:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009cb4:	697b      	ldr	r3, [r7, #20]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d106      	bne.n	8009cc8 <dir_sdi+0x46>
 8009cba:	693b      	ldr	r3, [r7, #16]
 8009cbc:	781b      	ldrb	r3, [r3, #0]
 8009cbe:	2b02      	cmp	r3, #2
 8009cc0:	d902      	bls.n	8009cc8 <dir_sdi+0x46>
		clst = fs->dirbase;
 8009cc2:	693b      	ldr	r3, [r7, #16]
 8009cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cc6:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8009cc8:	697b      	ldr	r3, [r7, #20]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d10c      	bne.n	8009ce8 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	095b      	lsrs	r3, r3, #5
 8009cd2:	693a      	ldr	r2, [r7, #16]
 8009cd4:	8912      	ldrh	r2, [r2, #8]
 8009cd6:	4293      	cmp	r3, r2
 8009cd8:	d301      	bcc.n	8009cde <dir_sdi+0x5c>
 8009cda:	2302      	movs	r3, #2
 8009cdc:	e048      	b.n	8009d70 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8009cde:	693b      	ldr	r3, [r7, #16]
 8009ce0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	61da      	str	r2, [r3, #28]
 8009ce6:	e029      	b.n	8009d3c <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8009ce8:	693b      	ldr	r3, [r7, #16]
 8009cea:	895b      	ldrh	r3, [r3, #10]
 8009cec:	025b      	lsls	r3, r3, #9
 8009cee:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009cf0:	e019      	b.n	8009d26 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	6979      	ldr	r1, [r7, #20]
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	f7ff fd01 	bl	80096fe <get_fat>
 8009cfc:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009cfe:	697b      	ldr	r3, [r7, #20]
 8009d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d04:	d101      	bne.n	8009d0a <dir_sdi+0x88>
 8009d06:	2301      	movs	r3, #1
 8009d08:	e032      	b.n	8009d70 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8009d0a:	697b      	ldr	r3, [r7, #20]
 8009d0c:	2b01      	cmp	r3, #1
 8009d0e:	d904      	bls.n	8009d1a <dir_sdi+0x98>
 8009d10:	693b      	ldr	r3, [r7, #16]
 8009d12:	695b      	ldr	r3, [r3, #20]
 8009d14:	697a      	ldr	r2, [r7, #20]
 8009d16:	429a      	cmp	r2, r3
 8009d18:	d301      	bcc.n	8009d1e <dir_sdi+0x9c>
 8009d1a:	2302      	movs	r3, #2
 8009d1c:	e028      	b.n	8009d70 <dir_sdi+0xee>
			ofs -= csz;
 8009d1e:	683a      	ldr	r2, [r7, #0]
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	1ad3      	subs	r3, r2, r3
 8009d24:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009d26:	683a      	ldr	r2, [r7, #0]
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	429a      	cmp	r2, r3
 8009d2c:	d2e1      	bcs.n	8009cf2 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8009d2e:	6979      	ldr	r1, [r7, #20]
 8009d30:	6938      	ldr	r0, [r7, #16]
 8009d32:	f7ff fcc5 	bl	80096c0 <clust2sect>
 8009d36:	4602      	mov	r2, r0
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	697a      	ldr	r2, [r7, #20]
 8009d40:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	69db      	ldr	r3, [r3, #28]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d101      	bne.n	8009d4e <dir_sdi+0xcc>
 8009d4a:	2302      	movs	r3, #2
 8009d4c:	e010      	b.n	8009d70 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	69da      	ldr	r2, [r3, #28]
 8009d52:	683b      	ldr	r3, [r7, #0]
 8009d54:	0a5b      	lsrs	r3, r3, #9
 8009d56:	441a      	add	r2, r3
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8009d5c:	693b      	ldr	r3, [r7, #16]
 8009d5e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009d62:	683b      	ldr	r3, [r7, #0]
 8009d64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d68:	441a      	add	r2, r3
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009d6e:	2300      	movs	r3, #0
}
 8009d70:	4618      	mov	r0, r3
 8009d72:	3718      	adds	r7, #24
 8009d74:	46bd      	mov	sp, r7
 8009d76:	bd80      	pop	{r7, pc}

08009d78 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	b086      	sub	sp, #24
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
 8009d80:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	695b      	ldr	r3, [r3, #20]
 8009d8c:	3320      	adds	r3, #32
 8009d8e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	69db      	ldr	r3, [r3, #28]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d003      	beq.n	8009da0 <dir_next+0x28>
 8009d98:	68bb      	ldr	r3, [r7, #8]
 8009d9a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009d9e:	d301      	bcc.n	8009da4 <dir_next+0x2c>
 8009da0:	2304      	movs	r3, #4
 8009da2:	e0aa      	b.n	8009efa <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	f040 8098 	bne.w	8009ee0 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	69db      	ldr	r3, [r3, #28]
 8009db4:	1c5a      	adds	r2, r3, #1
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	699b      	ldr	r3, [r3, #24]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d10b      	bne.n	8009dda <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	095b      	lsrs	r3, r3, #5
 8009dc6:	68fa      	ldr	r2, [r7, #12]
 8009dc8:	8912      	ldrh	r2, [r2, #8]
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	f0c0 8088 	bcc.w	8009ee0 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	61da      	str	r2, [r3, #28]
 8009dd6:	2304      	movs	r3, #4
 8009dd8:	e08f      	b.n	8009efa <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8009dda:	68bb      	ldr	r3, [r7, #8]
 8009ddc:	0a5b      	lsrs	r3, r3, #9
 8009dde:	68fa      	ldr	r2, [r7, #12]
 8009de0:	8952      	ldrh	r2, [r2, #10]
 8009de2:	3a01      	subs	r2, #1
 8009de4:	4013      	ands	r3, r2
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d17a      	bne.n	8009ee0 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8009dea:	687a      	ldr	r2, [r7, #4]
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	699b      	ldr	r3, [r3, #24]
 8009df0:	4619      	mov	r1, r3
 8009df2:	4610      	mov	r0, r2
 8009df4:	f7ff fc83 	bl	80096fe <get_fat>
 8009df8:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8009dfa:	697b      	ldr	r3, [r7, #20]
 8009dfc:	2b01      	cmp	r3, #1
 8009dfe:	d801      	bhi.n	8009e04 <dir_next+0x8c>
 8009e00:	2302      	movs	r3, #2
 8009e02:	e07a      	b.n	8009efa <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8009e04:	697b      	ldr	r3, [r7, #20]
 8009e06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e0a:	d101      	bne.n	8009e10 <dir_next+0x98>
 8009e0c:	2301      	movs	r3, #1
 8009e0e:	e074      	b.n	8009efa <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	695b      	ldr	r3, [r3, #20]
 8009e14:	697a      	ldr	r2, [r7, #20]
 8009e16:	429a      	cmp	r2, r3
 8009e18:	d358      	bcc.n	8009ecc <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d104      	bne.n	8009e2a <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2200      	movs	r2, #0
 8009e24:	61da      	str	r2, [r3, #28]
 8009e26:	2304      	movs	r3, #4
 8009e28:	e067      	b.n	8009efa <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8009e2a:	687a      	ldr	r2, [r7, #4]
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	699b      	ldr	r3, [r3, #24]
 8009e30:	4619      	mov	r1, r3
 8009e32:	4610      	mov	r0, r2
 8009e34:	f7ff fe59 	bl	8009aea <create_chain>
 8009e38:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8009e3a:	697b      	ldr	r3, [r7, #20]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d101      	bne.n	8009e44 <dir_next+0xcc>
 8009e40:	2307      	movs	r3, #7
 8009e42:	e05a      	b.n	8009efa <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8009e44:	697b      	ldr	r3, [r7, #20]
 8009e46:	2b01      	cmp	r3, #1
 8009e48:	d101      	bne.n	8009e4e <dir_next+0xd6>
 8009e4a:	2302      	movs	r3, #2
 8009e4c:	e055      	b.n	8009efa <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009e4e:	697b      	ldr	r3, [r7, #20]
 8009e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e54:	d101      	bne.n	8009e5a <dir_next+0xe2>
 8009e56:	2301      	movs	r3, #1
 8009e58:	e04f      	b.n	8009efa <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8009e5a:	68f8      	ldr	r0, [r7, #12]
 8009e5c:	f7ff fb50 	bl	8009500 <sync_window>
 8009e60:	4603      	mov	r3, r0
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d001      	beq.n	8009e6a <dir_next+0xf2>
 8009e66:	2301      	movs	r3, #1
 8009e68:	e047      	b.n	8009efa <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	3330      	adds	r3, #48	@ 0x30
 8009e6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009e72:	2100      	movs	r1, #0
 8009e74:	4618      	mov	r0, r3
 8009e76:	f7ff f97a 	bl	800916e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	613b      	str	r3, [r7, #16]
 8009e7e:	6979      	ldr	r1, [r7, #20]
 8009e80:	68f8      	ldr	r0, [r7, #12]
 8009e82:	f7ff fc1d 	bl	80096c0 <clust2sect>
 8009e86:	4602      	mov	r2, r0
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8009e8c:	e012      	b.n	8009eb4 <dir_next+0x13c>
						fs->wflag = 1;
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	2201      	movs	r2, #1
 8009e92:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009e94:	68f8      	ldr	r0, [r7, #12]
 8009e96:	f7ff fb33 	bl	8009500 <sync_window>
 8009e9a:	4603      	mov	r3, r0
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d001      	beq.n	8009ea4 <dir_next+0x12c>
 8009ea0:	2301      	movs	r3, #1
 8009ea2:	e02a      	b.n	8009efa <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009ea4:	693b      	ldr	r3, [r7, #16]
 8009ea6:	3301      	adds	r3, #1
 8009ea8:	613b      	str	r3, [r7, #16]
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009eae:	1c5a      	adds	r2, r3, #1
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	895b      	ldrh	r3, [r3, #10]
 8009eb8:	461a      	mov	r2, r3
 8009eba:	693b      	ldr	r3, [r7, #16]
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	d3e6      	bcc.n	8009e8e <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ec4:	693b      	ldr	r3, [r7, #16]
 8009ec6:	1ad2      	subs	r2, r2, r3
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	697a      	ldr	r2, [r7, #20]
 8009ed0:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8009ed2:	6979      	ldr	r1, [r7, #20]
 8009ed4:	68f8      	ldr	r0, [r7, #12]
 8009ed6:	f7ff fbf3 	bl	80096c0 <clust2sect>
 8009eda:	4602      	mov	r2, r0
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	68ba      	ldr	r2, [r7, #8]
 8009ee4:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009eec:	68bb      	ldr	r3, [r7, #8]
 8009eee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ef2:	441a      	add	r2, r3
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009ef8:	2300      	movs	r3, #0
}
 8009efa:	4618      	mov	r0, r3
 8009efc:	3718      	adds	r7, #24
 8009efe:	46bd      	mov	sp, r7
 8009f00:	bd80      	pop	{r7, pc}

08009f02 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8009f02:	b580      	push	{r7, lr}
 8009f04:	b086      	sub	sp, #24
 8009f06:	af00      	add	r7, sp, #0
 8009f08:	6078      	str	r0, [r7, #4]
 8009f0a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8009f12:	2100      	movs	r1, #0
 8009f14:	6878      	ldr	r0, [r7, #4]
 8009f16:	f7ff feb4 	bl	8009c82 <dir_sdi>
 8009f1a:	4603      	mov	r3, r0
 8009f1c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009f1e:	7dfb      	ldrb	r3, [r7, #23]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d12b      	bne.n	8009f7c <dir_alloc+0x7a>
		n = 0;
 8009f24:	2300      	movs	r3, #0
 8009f26:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	69db      	ldr	r3, [r3, #28]
 8009f2c:	4619      	mov	r1, r3
 8009f2e:	68f8      	ldr	r0, [r7, #12]
 8009f30:	f7ff fb2a 	bl	8009588 <move_window>
 8009f34:	4603      	mov	r3, r0
 8009f36:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009f38:	7dfb      	ldrb	r3, [r7, #23]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d11d      	bne.n	8009f7a <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6a1b      	ldr	r3, [r3, #32]
 8009f42:	781b      	ldrb	r3, [r3, #0]
 8009f44:	2be5      	cmp	r3, #229	@ 0xe5
 8009f46:	d004      	beq.n	8009f52 <dir_alloc+0x50>
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	6a1b      	ldr	r3, [r3, #32]
 8009f4c:	781b      	ldrb	r3, [r3, #0]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d107      	bne.n	8009f62 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8009f52:	693b      	ldr	r3, [r7, #16]
 8009f54:	3301      	adds	r3, #1
 8009f56:	613b      	str	r3, [r7, #16]
 8009f58:	693a      	ldr	r2, [r7, #16]
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	429a      	cmp	r2, r3
 8009f5e:	d102      	bne.n	8009f66 <dir_alloc+0x64>
 8009f60:	e00c      	b.n	8009f7c <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8009f62:	2300      	movs	r3, #0
 8009f64:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8009f66:	2101      	movs	r1, #1
 8009f68:	6878      	ldr	r0, [r7, #4]
 8009f6a:	f7ff ff05 	bl	8009d78 <dir_next>
 8009f6e:	4603      	mov	r3, r0
 8009f70:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009f72:	7dfb      	ldrb	r3, [r7, #23]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d0d7      	beq.n	8009f28 <dir_alloc+0x26>
 8009f78:	e000      	b.n	8009f7c <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8009f7a:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009f7c:	7dfb      	ldrb	r3, [r7, #23]
 8009f7e:	2b04      	cmp	r3, #4
 8009f80:	d101      	bne.n	8009f86 <dir_alloc+0x84>
 8009f82:	2307      	movs	r3, #7
 8009f84:	75fb      	strb	r3, [r7, #23]
	return res;
 8009f86:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f88:	4618      	mov	r0, r3
 8009f8a:	3718      	adds	r7, #24
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}

08009f90 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b084      	sub	sp, #16
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
 8009f98:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	331a      	adds	r3, #26
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	f7ff f842 	bl	8009028 <ld_word>
 8009fa4:	4603      	mov	r3, r0
 8009fa6:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	781b      	ldrb	r3, [r3, #0]
 8009fac:	2b03      	cmp	r3, #3
 8009fae:	d109      	bne.n	8009fc4 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	3314      	adds	r3, #20
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	f7ff f837 	bl	8009028 <ld_word>
 8009fba:	4603      	mov	r3, r0
 8009fbc:	041b      	lsls	r3, r3, #16
 8009fbe:	68fa      	ldr	r2, [r7, #12]
 8009fc0:	4313      	orrs	r3, r2
 8009fc2:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
}
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	3710      	adds	r7, #16
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bd80      	pop	{r7, pc}

08009fce <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009fce:	b580      	push	{r7, lr}
 8009fd0:	b084      	sub	sp, #16
 8009fd2:	af00      	add	r7, sp, #0
 8009fd4:	60f8      	str	r0, [r7, #12]
 8009fd6:	60b9      	str	r1, [r7, #8]
 8009fd8:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8009fda:	68bb      	ldr	r3, [r7, #8]
 8009fdc:	331a      	adds	r3, #26
 8009fde:	687a      	ldr	r2, [r7, #4]
 8009fe0:	b292      	uxth	r2, r2
 8009fe2:	4611      	mov	r1, r2
 8009fe4:	4618      	mov	r0, r3
 8009fe6:	f7ff f85a 	bl	800909e <st_word>
	if (fs->fs_type == FS_FAT32) {
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	781b      	ldrb	r3, [r3, #0]
 8009fee:	2b03      	cmp	r3, #3
 8009ff0:	d109      	bne.n	800a006 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8009ff2:	68bb      	ldr	r3, [r7, #8]
 8009ff4:	f103 0214 	add.w	r2, r3, #20
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	0c1b      	lsrs	r3, r3, #16
 8009ffc:	b29b      	uxth	r3, r3
 8009ffe:	4619      	mov	r1, r3
 800a000:	4610      	mov	r0, r2
 800a002:	f7ff f84c 	bl	800909e <st_word>
	}
}
 800a006:	bf00      	nop
 800a008:	3710      	adds	r7, #16
 800a00a:	46bd      	mov	sp, r7
 800a00c:	bd80      	pop	{r7, pc}

0800a00e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800a00e:	b580      	push	{r7, lr}
 800a010:	b086      	sub	sp, #24
 800a012:	af00      	add	r7, sp, #0
 800a014:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800a01c:	2100      	movs	r1, #0
 800a01e:	6878      	ldr	r0, [r7, #4]
 800a020:	f7ff fe2f 	bl	8009c82 <dir_sdi>
 800a024:	4603      	mov	r3, r0
 800a026:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800a028:	7dfb      	ldrb	r3, [r7, #23]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d001      	beq.n	800a032 <dir_find+0x24>
 800a02e:	7dfb      	ldrb	r3, [r7, #23]
 800a030:	e03e      	b.n	800a0b0 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	69db      	ldr	r3, [r3, #28]
 800a036:	4619      	mov	r1, r3
 800a038:	6938      	ldr	r0, [r7, #16]
 800a03a:	f7ff faa5 	bl	8009588 <move_window>
 800a03e:	4603      	mov	r3, r0
 800a040:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800a042:	7dfb      	ldrb	r3, [r7, #23]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d12f      	bne.n	800a0a8 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	6a1b      	ldr	r3, [r3, #32]
 800a04c:	781b      	ldrb	r3, [r3, #0]
 800a04e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800a050:	7bfb      	ldrb	r3, [r7, #15]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d102      	bne.n	800a05c <dir_find+0x4e>
 800a056:	2304      	movs	r3, #4
 800a058:	75fb      	strb	r3, [r7, #23]
 800a05a:	e028      	b.n	800a0ae <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	6a1b      	ldr	r3, [r3, #32]
 800a060:	330b      	adds	r3, #11
 800a062:	781b      	ldrb	r3, [r3, #0]
 800a064:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a068:	b2da      	uxtb	r2, r3
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	6a1b      	ldr	r3, [r3, #32]
 800a072:	330b      	adds	r3, #11
 800a074:	781b      	ldrb	r3, [r3, #0]
 800a076:	f003 0308 	and.w	r3, r3, #8
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d10a      	bne.n	800a094 <dir_find+0x86>
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	6a18      	ldr	r0, [r3, #32]
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	3324      	adds	r3, #36	@ 0x24
 800a086:	220b      	movs	r2, #11
 800a088:	4619      	mov	r1, r3
 800a08a:	f7ff f88b 	bl	80091a4 <mem_cmp>
 800a08e:	4603      	mov	r3, r0
 800a090:	2b00      	cmp	r3, #0
 800a092:	d00b      	beq.n	800a0ac <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800a094:	2100      	movs	r1, #0
 800a096:	6878      	ldr	r0, [r7, #4]
 800a098:	f7ff fe6e 	bl	8009d78 <dir_next>
 800a09c:	4603      	mov	r3, r0
 800a09e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800a0a0:	7dfb      	ldrb	r3, [r7, #23]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d0c5      	beq.n	800a032 <dir_find+0x24>
 800a0a6:	e002      	b.n	800a0ae <dir_find+0xa0>
		if (res != FR_OK) break;
 800a0a8:	bf00      	nop
 800a0aa:	e000      	b.n	800a0ae <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800a0ac:	bf00      	nop

	return res;
 800a0ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	3718      	adds	r7, #24
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bd80      	pop	{r7, pc}

0800a0b8 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b084      	sub	sp, #16
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800a0c6:	2101      	movs	r1, #1
 800a0c8:	6878      	ldr	r0, [r7, #4]
 800a0ca:	f7ff ff1a 	bl	8009f02 <dir_alloc>
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800a0d2:	7bfb      	ldrb	r3, [r7, #15]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d11c      	bne.n	800a112 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	69db      	ldr	r3, [r3, #28]
 800a0dc:	4619      	mov	r1, r3
 800a0de:	68b8      	ldr	r0, [r7, #8]
 800a0e0:	f7ff fa52 	bl	8009588 <move_window>
 800a0e4:	4603      	mov	r3, r0
 800a0e6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a0e8:	7bfb      	ldrb	r3, [r7, #15]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d111      	bne.n	800a112 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	6a1b      	ldr	r3, [r3, #32]
 800a0f2:	2220      	movs	r2, #32
 800a0f4:	2100      	movs	r1, #0
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	f7ff f839 	bl	800916e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	6a18      	ldr	r0, [r3, #32]
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	3324      	adds	r3, #36	@ 0x24
 800a104:	220b      	movs	r2, #11
 800a106:	4619      	mov	r1, r3
 800a108:	f7ff f810 	bl	800912c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800a10c:	68bb      	ldr	r3, [r7, #8]
 800a10e:	2201      	movs	r2, #1
 800a110:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800a112:	7bfb      	ldrb	r3, [r7, #15]
}
 800a114:	4618      	mov	r0, r3
 800a116:	3710      	adds	r7, #16
 800a118:	46bd      	mov	sp, r7
 800a11a:	bd80      	pop	{r7, pc}

0800a11c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800a11c:	b580      	push	{r7, lr}
 800a11e:	b088      	sub	sp, #32
 800a120:	af00      	add	r7, sp, #0
 800a122:	6078      	str	r0, [r7, #4]
 800a124:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	60fb      	str	r3, [r7, #12]
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	3324      	adds	r3, #36	@ 0x24
 800a130:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800a132:	220b      	movs	r2, #11
 800a134:	2120      	movs	r1, #32
 800a136:	68b8      	ldr	r0, [r7, #8]
 800a138:	f7ff f819 	bl	800916e <mem_set>
	si = i = 0; ni = 8;
 800a13c:	2300      	movs	r3, #0
 800a13e:	613b      	str	r3, [r7, #16]
 800a140:	693b      	ldr	r3, [r7, #16]
 800a142:	61fb      	str	r3, [r7, #28]
 800a144:	2308      	movs	r3, #8
 800a146:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800a148:	69fb      	ldr	r3, [r7, #28]
 800a14a:	1c5a      	adds	r2, r3, #1
 800a14c:	61fa      	str	r2, [r7, #28]
 800a14e:	68fa      	ldr	r2, [r7, #12]
 800a150:	4413      	add	r3, r2
 800a152:	781b      	ldrb	r3, [r3, #0]
 800a154:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800a156:	7efb      	ldrb	r3, [r7, #27]
 800a158:	2b20      	cmp	r3, #32
 800a15a:	d94e      	bls.n	800a1fa <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800a15c:	7efb      	ldrb	r3, [r7, #27]
 800a15e:	2b2f      	cmp	r3, #47	@ 0x2f
 800a160:	d006      	beq.n	800a170 <create_name+0x54>
 800a162:	7efb      	ldrb	r3, [r7, #27]
 800a164:	2b5c      	cmp	r3, #92	@ 0x5c
 800a166:	d110      	bne.n	800a18a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800a168:	e002      	b.n	800a170 <create_name+0x54>
 800a16a:	69fb      	ldr	r3, [r7, #28]
 800a16c:	3301      	adds	r3, #1
 800a16e:	61fb      	str	r3, [r7, #28]
 800a170:	68fa      	ldr	r2, [r7, #12]
 800a172:	69fb      	ldr	r3, [r7, #28]
 800a174:	4413      	add	r3, r2
 800a176:	781b      	ldrb	r3, [r3, #0]
 800a178:	2b2f      	cmp	r3, #47	@ 0x2f
 800a17a:	d0f6      	beq.n	800a16a <create_name+0x4e>
 800a17c:	68fa      	ldr	r2, [r7, #12]
 800a17e:	69fb      	ldr	r3, [r7, #28]
 800a180:	4413      	add	r3, r2
 800a182:	781b      	ldrb	r3, [r3, #0]
 800a184:	2b5c      	cmp	r3, #92	@ 0x5c
 800a186:	d0f0      	beq.n	800a16a <create_name+0x4e>
			break;
 800a188:	e038      	b.n	800a1fc <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800a18a:	7efb      	ldrb	r3, [r7, #27]
 800a18c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a18e:	d003      	beq.n	800a198 <create_name+0x7c>
 800a190:	693a      	ldr	r2, [r7, #16]
 800a192:	697b      	ldr	r3, [r7, #20]
 800a194:	429a      	cmp	r2, r3
 800a196:	d30c      	bcc.n	800a1b2 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800a198:	697b      	ldr	r3, [r7, #20]
 800a19a:	2b0b      	cmp	r3, #11
 800a19c:	d002      	beq.n	800a1a4 <create_name+0x88>
 800a19e:	7efb      	ldrb	r3, [r7, #27]
 800a1a0:	2b2e      	cmp	r3, #46	@ 0x2e
 800a1a2:	d001      	beq.n	800a1a8 <create_name+0x8c>
 800a1a4:	2306      	movs	r3, #6
 800a1a6:	e044      	b.n	800a232 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800a1a8:	2308      	movs	r3, #8
 800a1aa:	613b      	str	r3, [r7, #16]
 800a1ac:	230b      	movs	r3, #11
 800a1ae:	617b      	str	r3, [r7, #20]
			continue;
 800a1b0:	e022      	b.n	800a1f8 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800a1b2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	da04      	bge.n	800a1c4 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800a1ba:	7efb      	ldrb	r3, [r7, #27]
 800a1bc:	3b80      	subs	r3, #128	@ 0x80
 800a1be:	4a1f      	ldr	r2, [pc, #124]	@ (800a23c <create_name+0x120>)
 800a1c0:	5cd3      	ldrb	r3, [r2, r3]
 800a1c2:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800a1c4:	7efb      	ldrb	r3, [r7, #27]
 800a1c6:	4619      	mov	r1, r3
 800a1c8:	481d      	ldr	r0, [pc, #116]	@ (800a240 <create_name+0x124>)
 800a1ca:	f7ff f812 	bl	80091f2 <chk_chr>
 800a1ce:	4603      	mov	r3, r0
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d001      	beq.n	800a1d8 <create_name+0xbc>
 800a1d4:	2306      	movs	r3, #6
 800a1d6:	e02c      	b.n	800a232 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800a1d8:	7efb      	ldrb	r3, [r7, #27]
 800a1da:	2b60      	cmp	r3, #96	@ 0x60
 800a1dc:	d905      	bls.n	800a1ea <create_name+0xce>
 800a1de:	7efb      	ldrb	r3, [r7, #27]
 800a1e0:	2b7a      	cmp	r3, #122	@ 0x7a
 800a1e2:	d802      	bhi.n	800a1ea <create_name+0xce>
 800a1e4:	7efb      	ldrb	r3, [r7, #27]
 800a1e6:	3b20      	subs	r3, #32
 800a1e8:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800a1ea:	693b      	ldr	r3, [r7, #16]
 800a1ec:	1c5a      	adds	r2, r3, #1
 800a1ee:	613a      	str	r2, [r7, #16]
 800a1f0:	68ba      	ldr	r2, [r7, #8]
 800a1f2:	4413      	add	r3, r2
 800a1f4:	7efa      	ldrb	r2, [r7, #27]
 800a1f6:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800a1f8:	e7a6      	b.n	800a148 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800a1fa:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800a1fc:	68fa      	ldr	r2, [r7, #12]
 800a1fe:	69fb      	ldr	r3, [r7, #28]
 800a200:	441a      	add	r2, r3
 800a202:	683b      	ldr	r3, [r7, #0]
 800a204:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800a206:	693b      	ldr	r3, [r7, #16]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d101      	bne.n	800a210 <create_name+0xf4>
 800a20c:	2306      	movs	r3, #6
 800a20e:	e010      	b.n	800a232 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	781b      	ldrb	r3, [r3, #0]
 800a214:	2be5      	cmp	r3, #229	@ 0xe5
 800a216:	d102      	bne.n	800a21e <create_name+0x102>
 800a218:	68bb      	ldr	r3, [r7, #8]
 800a21a:	2205      	movs	r2, #5
 800a21c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800a21e:	7efb      	ldrb	r3, [r7, #27]
 800a220:	2b20      	cmp	r3, #32
 800a222:	d801      	bhi.n	800a228 <create_name+0x10c>
 800a224:	2204      	movs	r2, #4
 800a226:	e000      	b.n	800a22a <create_name+0x10e>
 800a228:	2200      	movs	r2, #0
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	330b      	adds	r3, #11
 800a22e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800a230:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800a232:	4618      	mov	r0, r3
 800a234:	3720      	adds	r7, #32
 800a236:	46bd      	mov	sp, r7
 800a238:	bd80      	pop	{r7, pc}
 800a23a:	bf00      	nop
 800a23c:	0800e498 	.word	0x0800e498
 800a240:	0800e430 	.word	0x0800e430

0800a244 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b086      	sub	sp, #24
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
 800a24c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800a252:	693b      	ldr	r3, [r7, #16]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800a258:	e002      	b.n	800a260 <follow_path+0x1c>
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	3301      	adds	r3, #1
 800a25e:	603b      	str	r3, [r7, #0]
 800a260:	683b      	ldr	r3, [r7, #0]
 800a262:	781b      	ldrb	r3, [r3, #0]
 800a264:	2b2f      	cmp	r3, #47	@ 0x2f
 800a266:	d0f8      	beq.n	800a25a <follow_path+0x16>
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	781b      	ldrb	r3, [r3, #0]
 800a26c:	2b5c      	cmp	r3, #92	@ 0x5c
 800a26e:	d0f4      	beq.n	800a25a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800a270:	693b      	ldr	r3, [r7, #16]
 800a272:	2200      	movs	r2, #0
 800a274:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	781b      	ldrb	r3, [r3, #0]
 800a27a:	2b1f      	cmp	r3, #31
 800a27c:	d80a      	bhi.n	800a294 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	2280      	movs	r2, #128	@ 0x80
 800a282:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800a286:	2100      	movs	r1, #0
 800a288:	6878      	ldr	r0, [r7, #4]
 800a28a:	f7ff fcfa 	bl	8009c82 <dir_sdi>
 800a28e:	4603      	mov	r3, r0
 800a290:	75fb      	strb	r3, [r7, #23]
 800a292:	e043      	b.n	800a31c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a294:	463b      	mov	r3, r7
 800a296:	4619      	mov	r1, r3
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	f7ff ff3f 	bl	800a11c <create_name>
 800a29e:	4603      	mov	r3, r0
 800a2a0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a2a2:	7dfb      	ldrb	r3, [r7, #23]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d134      	bne.n	800a312 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800a2a8:	6878      	ldr	r0, [r7, #4]
 800a2aa:	f7ff feb0 	bl	800a00e <dir_find>
 800a2ae:	4603      	mov	r3, r0
 800a2b0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800a2b8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800a2ba:	7dfb      	ldrb	r3, [r7, #23]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d00a      	beq.n	800a2d6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800a2c0:	7dfb      	ldrb	r3, [r7, #23]
 800a2c2:	2b04      	cmp	r3, #4
 800a2c4:	d127      	bne.n	800a316 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800a2c6:	7afb      	ldrb	r3, [r7, #11]
 800a2c8:	f003 0304 	and.w	r3, r3, #4
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d122      	bne.n	800a316 <follow_path+0xd2>
 800a2d0:	2305      	movs	r3, #5
 800a2d2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800a2d4:	e01f      	b.n	800a316 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a2d6:	7afb      	ldrb	r3, [r7, #11]
 800a2d8:	f003 0304 	and.w	r3, r3, #4
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d11c      	bne.n	800a31a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800a2e0:	693b      	ldr	r3, [r7, #16]
 800a2e2:	799b      	ldrb	r3, [r3, #6]
 800a2e4:	f003 0310 	and.w	r3, r3, #16
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d102      	bne.n	800a2f2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800a2ec:	2305      	movs	r3, #5
 800a2ee:	75fb      	strb	r3, [r7, #23]
 800a2f0:	e014      	b.n	800a31c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	695b      	ldr	r3, [r3, #20]
 800a2fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a300:	4413      	add	r3, r2
 800a302:	4619      	mov	r1, r3
 800a304:	68f8      	ldr	r0, [r7, #12]
 800a306:	f7ff fe43 	bl	8009f90 <ld_clust>
 800a30a:	4602      	mov	r2, r0
 800a30c:	693b      	ldr	r3, [r7, #16]
 800a30e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a310:	e7c0      	b.n	800a294 <follow_path+0x50>
			if (res != FR_OK) break;
 800a312:	bf00      	nop
 800a314:	e002      	b.n	800a31c <follow_path+0xd8>
				break;
 800a316:	bf00      	nop
 800a318:	e000      	b.n	800a31c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a31a:	bf00      	nop
			}
		}
	}

	return res;
 800a31c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a31e:	4618      	mov	r0, r3
 800a320:	3718      	adds	r7, #24
 800a322:	46bd      	mov	sp, r7
 800a324:	bd80      	pop	{r7, pc}

0800a326 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800a326:	b480      	push	{r7}
 800a328:	b087      	sub	sp, #28
 800a32a:	af00      	add	r7, sp, #0
 800a32c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800a32e:	f04f 33ff 	mov.w	r3, #4294967295
 800a332:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d031      	beq.n	800a3a0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	617b      	str	r3, [r7, #20]
 800a342:	e002      	b.n	800a34a <get_ldnumber+0x24>
 800a344:	697b      	ldr	r3, [r7, #20]
 800a346:	3301      	adds	r3, #1
 800a348:	617b      	str	r3, [r7, #20]
 800a34a:	697b      	ldr	r3, [r7, #20]
 800a34c:	781b      	ldrb	r3, [r3, #0]
 800a34e:	2b20      	cmp	r3, #32
 800a350:	d903      	bls.n	800a35a <get_ldnumber+0x34>
 800a352:	697b      	ldr	r3, [r7, #20]
 800a354:	781b      	ldrb	r3, [r3, #0]
 800a356:	2b3a      	cmp	r3, #58	@ 0x3a
 800a358:	d1f4      	bne.n	800a344 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800a35a:	697b      	ldr	r3, [r7, #20]
 800a35c:	781b      	ldrb	r3, [r3, #0]
 800a35e:	2b3a      	cmp	r3, #58	@ 0x3a
 800a360:	d11c      	bne.n	800a39c <get_ldnumber+0x76>
			tp = *path;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	1c5a      	adds	r2, r3, #1
 800a36c:	60fa      	str	r2, [r7, #12]
 800a36e:	781b      	ldrb	r3, [r3, #0]
 800a370:	3b30      	subs	r3, #48	@ 0x30
 800a372:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800a374:	68bb      	ldr	r3, [r7, #8]
 800a376:	2b09      	cmp	r3, #9
 800a378:	d80e      	bhi.n	800a398 <get_ldnumber+0x72>
 800a37a:	68fa      	ldr	r2, [r7, #12]
 800a37c:	697b      	ldr	r3, [r7, #20]
 800a37e:	429a      	cmp	r2, r3
 800a380:	d10a      	bne.n	800a398 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800a382:	68bb      	ldr	r3, [r7, #8]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d107      	bne.n	800a398 <get_ldnumber+0x72>
					vol = (int)i;
 800a388:	68bb      	ldr	r3, [r7, #8]
 800a38a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800a38c:	697b      	ldr	r3, [r7, #20]
 800a38e:	3301      	adds	r3, #1
 800a390:	617b      	str	r3, [r7, #20]
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	697a      	ldr	r2, [r7, #20]
 800a396:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800a398:	693b      	ldr	r3, [r7, #16]
 800a39a:	e002      	b.n	800a3a2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800a39c:	2300      	movs	r3, #0
 800a39e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800a3a0:	693b      	ldr	r3, [r7, #16]
}
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	371c      	adds	r7, #28
 800a3a6:	46bd      	mov	sp, r7
 800a3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ac:	4770      	bx	lr
	...

0800a3b0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b082      	sub	sp, #8
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
 800a3b8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	2200      	movs	r2, #0
 800a3be:	70da      	strb	r2, [r3, #3]
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f04f 32ff 	mov.w	r2, #4294967295
 800a3c6:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800a3c8:	6839      	ldr	r1, [r7, #0]
 800a3ca:	6878      	ldr	r0, [r7, #4]
 800a3cc:	f7ff f8dc 	bl	8009588 <move_window>
 800a3d0:	4603      	mov	r3, r0
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d001      	beq.n	800a3da <check_fs+0x2a>
 800a3d6:	2304      	movs	r3, #4
 800a3d8:	e038      	b.n	800a44c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	3330      	adds	r3, #48	@ 0x30
 800a3de:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	f7fe fe20 	bl	8009028 <ld_word>
 800a3e8:	4603      	mov	r3, r0
 800a3ea:	461a      	mov	r2, r3
 800a3ec:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800a3f0:	429a      	cmp	r2, r3
 800a3f2:	d001      	beq.n	800a3f8 <check_fs+0x48>
 800a3f4:	2303      	movs	r3, #3
 800a3f6:	e029      	b.n	800a44c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a3fe:	2be9      	cmp	r3, #233	@ 0xe9
 800a400:	d009      	beq.n	800a416 <check_fs+0x66>
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a408:	2beb      	cmp	r3, #235	@ 0xeb
 800a40a:	d11e      	bne.n	800a44a <check_fs+0x9a>
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800a412:	2b90      	cmp	r3, #144	@ 0x90
 800a414:	d119      	bne.n	800a44a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	3330      	adds	r3, #48	@ 0x30
 800a41a:	3336      	adds	r3, #54	@ 0x36
 800a41c:	4618      	mov	r0, r3
 800a41e:	f7fe fe1b 	bl	8009058 <ld_dword>
 800a422:	4603      	mov	r3, r0
 800a424:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800a428:	4a0a      	ldr	r2, [pc, #40]	@ (800a454 <check_fs+0xa4>)
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d101      	bne.n	800a432 <check_fs+0x82>
 800a42e:	2300      	movs	r3, #0
 800a430:	e00c      	b.n	800a44c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	3330      	adds	r3, #48	@ 0x30
 800a436:	3352      	adds	r3, #82	@ 0x52
 800a438:	4618      	mov	r0, r3
 800a43a:	f7fe fe0d 	bl	8009058 <ld_dword>
 800a43e:	4603      	mov	r3, r0
 800a440:	4a05      	ldr	r2, [pc, #20]	@ (800a458 <check_fs+0xa8>)
 800a442:	4293      	cmp	r3, r2
 800a444:	d101      	bne.n	800a44a <check_fs+0x9a>
 800a446:	2300      	movs	r3, #0
 800a448:	e000      	b.n	800a44c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800a44a:	2302      	movs	r3, #2
}
 800a44c:	4618      	mov	r0, r3
 800a44e:	3708      	adds	r7, #8
 800a450:	46bd      	mov	sp, r7
 800a452:	bd80      	pop	{r7, pc}
 800a454:	00544146 	.word	0x00544146
 800a458:	33544146 	.word	0x33544146

0800a45c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b096      	sub	sp, #88	@ 0x58
 800a460:	af00      	add	r7, sp, #0
 800a462:	60f8      	str	r0, [r7, #12]
 800a464:	60b9      	str	r1, [r7, #8]
 800a466:	4613      	mov	r3, r2
 800a468:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800a46a:	68bb      	ldr	r3, [r7, #8]
 800a46c:	2200      	movs	r2, #0
 800a46e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800a470:	68f8      	ldr	r0, [r7, #12]
 800a472:	f7ff ff58 	bl	800a326 <get_ldnumber>
 800a476:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800a478:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	da01      	bge.n	800a482 <find_volume+0x26>
 800a47e:	230b      	movs	r3, #11
 800a480:	e22d      	b.n	800a8de <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800a482:	4aa1      	ldr	r2, [pc, #644]	@ (800a708 <find_volume+0x2ac>)
 800a484:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a486:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a48a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800a48c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d101      	bne.n	800a496 <find_volume+0x3a>
 800a492:	230c      	movs	r3, #12
 800a494:	e223      	b.n	800a8de <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800a496:	68bb      	ldr	r3, [r7, #8]
 800a498:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a49a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800a49c:	79fb      	ldrb	r3, [r7, #7]
 800a49e:	f023 0301 	bic.w	r3, r3, #1
 800a4a2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800a4a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4a6:	781b      	ldrb	r3, [r3, #0]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d01a      	beq.n	800a4e2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800a4ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4ae:	785b      	ldrb	r3, [r3, #1]
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	f7fe fd1b 	bl	8008eec <disk_status>
 800a4b6:	4603      	mov	r3, r0
 800a4b8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800a4bc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a4c0:	f003 0301 	and.w	r3, r3, #1
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d10c      	bne.n	800a4e2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800a4c8:	79fb      	ldrb	r3, [r7, #7]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d007      	beq.n	800a4de <find_volume+0x82>
 800a4ce:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a4d2:	f003 0304 	and.w	r3, r3, #4
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d001      	beq.n	800a4de <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800a4da:	230a      	movs	r3, #10
 800a4dc:	e1ff      	b.n	800a8de <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800a4de:	2300      	movs	r3, #0
 800a4e0:	e1fd      	b.n	800a8de <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800a4e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800a4e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a4ea:	b2da      	uxtb	r2, r3
 800a4ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4ee:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800a4f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4f2:	785b      	ldrb	r3, [r3, #1]
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	f7fe fd13 	bl	8008f20 <disk_initialize>
 800a4fa:	4603      	mov	r3, r0
 800a4fc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800a500:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a504:	f003 0301 	and.w	r3, r3, #1
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d001      	beq.n	800a510 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a50c:	2303      	movs	r3, #3
 800a50e:	e1e6      	b.n	800a8de <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800a510:	79fb      	ldrb	r3, [r7, #7]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d007      	beq.n	800a526 <find_volume+0xca>
 800a516:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a51a:	f003 0304 	and.w	r3, r3, #4
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d001      	beq.n	800a526 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800a522:	230a      	movs	r3, #10
 800a524:	e1db      	b.n	800a8de <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800a526:	2300      	movs	r3, #0
 800a528:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800a52a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a52c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a52e:	f7ff ff3f 	bl	800a3b0 <check_fs>
 800a532:	4603      	mov	r3, r0
 800a534:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800a538:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a53c:	2b02      	cmp	r3, #2
 800a53e:	d149      	bne.n	800a5d4 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a540:	2300      	movs	r3, #0
 800a542:	643b      	str	r3, [r7, #64]	@ 0x40
 800a544:	e01e      	b.n	800a584 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800a546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a548:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a54c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a54e:	011b      	lsls	r3, r3, #4
 800a550:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800a554:	4413      	add	r3, r2
 800a556:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800a558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a55a:	3304      	adds	r3, #4
 800a55c:	781b      	ldrb	r3, [r3, #0]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d006      	beq.n	800a570 <find_volume+0x114>
 800a562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a564:	3308      	adds	r3, #8
 800a566:	4618      	mov	r0, r3
 800a568:	f7fe fd76 	bl	8009058 <ld_dword>
 800a56c:	4602      	mov	r2, r0
 800a56e:	e000      	b.n	800a572 <find_volume+0x116>
 800a570:	2200      	movs	r2, #0
 800a572:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a574:	009b      	lsls	r3, r3, #2
 800a576:	3358      	adds	r3, #88	@ 0x58
 800a578:	443b      	add	r3, r7
 800a57a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a57e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a580:	3301      	adds	r3, #1
 800a582:	643b      	str	r3, [r7, #64]	@ 0x40
 800a584:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a586:	2b03      	cmp	r3, #3
 800a588:	d9dd      	bls.n	800a546 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800a58a:	2300      	movs	r3, #0
 800a58c:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800a58e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a590:	2b00      	cmp	r3, #0
 800a592:	d002      	beq.n	800a59a <find_volume+0x13e>
 800a594:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a596:	3b01      	subs	r3, #1
 800a598:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800a59a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a59c:	009b      	lsls	r3, r3, #2
 800a59e:	3358      	adds	r3, #88	@ 0x58
 800a5a0:	443b      	add	r3, r7
 800a5a2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800a5a6:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800a5a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d005      	beq.n	800a5ba <find_volume+0x15e>
 800a5ae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a5b0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a5b2:	f7ff fefd 	bl	800a3b0 <check_fs>
 800a5b6:	4603      	mov	r3, r0
 800a5b8:	e000      	b.n	800a5bc <find_volume+0x160>
 800a5ba:	2303      	movs	r3, #3
 800a5bc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800a5c0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a5c4:	2b01      	cmp	r3, #1
 800a5c6:	d905      	bls.n	800a5d4 <find_volume+0x178>
 800a5c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5ca:	3301      	adds	r3, #1
 800a5cc:	643b      	str	r3, [r7, #64]	@ 0x40
 800a5ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5d0:	2b03      	cmp	r3, #3
 800a5d2:	d9e2      	bls.n	800a59a <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800a5d4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a5d8:	2b04      	cmp	r3, #4
 800a5da:	d101      	bne.n	800a5e0 <find_volume+0x184>
 800a5dc:	2301      	movs	r3, #1
 800a5de:	e17e      	b.n	800a8de <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800a5e0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a5e4:	2b01      	cmp	r3, #1
 800a5e6:	d901      	bls.n	800a5ec <find_volume+0x190>
 800a5e8:	230d      	movs	r3, #13
 800a5ea:	e178      	b.n	800a8de <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800a5ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5ee:	3330      	adds	r3, #48	@ 0x30
 800a5f0:	330b      	adds	r3, #11
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	f7fe fd18 	bl	8009028 <ld_word>
 800a5f8:	4603      	mov	r3, r0
 800a5fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a5fe:	d001      	beq.n	800a604 <find_volume+0x1a8>
 800a600:	230d      	movs	r3, #13
 800a602:	e16c      	b.n	800a8de <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a606:	3330      	adds	r3, #48	@ 0x30
 800a608:	3316      	adds	r3, #22
 800a60a:	4618      	mov	r0, r3
 800a60c:	f7fe fd0c 	bl	8009028 <ld_word>
 800a610:	4603      	mov	r3, r0
 800a612:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a614:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a616:	2b00      	cmp	r3, #0
 800a618:	d106      	bne.n	800a628 <find_volume+0x1cc>
 800a61a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a61c:	3330      	adds	r3, #48	@ 0x30
 800a61e:	3324      	adds	r3, #36	@ 0x24
 800a620:	4618      	mov	r0, r3
 800a622:	f7fe fd19 	bl	8009058 <ld_dword>
 800a626:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800a628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a62a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a62c:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a62e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a630:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800a634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a636:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a63a:	789b      	ldrb	r3, [r3, #2]
 800a63c:	2b01      	cmp	r3, #1
 800a63e:	d005      	beq.n	800a64c <find_volume+0x1f0>
 800a640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a642:	789b      	ldrb	r3, [r3, #2]
 800a644:	2b02      	cmp	r3, #2
 800a646:	d001      	beq.n	800a64c <find_volume+0x1f0>
 800a648:	230d      	movs	r3, #13
 800a64a:	e148      	b.n	800a8de <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a64c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a64e:	789b      	ldrb	r3, [r3, #2]
 800a650:	461a      	mov	r2, r3
 800a652:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a654:	fb02 f303 	mul.w	r3, r2, r3
 800a658:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a65a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a65c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a660:	461a      	mov	r2, r3
 800a662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a664:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a668:	895b      	ldrh	r3, [r3, #10]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d008      	beq.n	800a680 <find_volume+0x224>
 800a66e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a670:	895b      	ldrh	r3, [r3, #10]
 800a672:	461a      	mov	r2, r3
 800a674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a676:	895b      	ldrh	r3, [r3, #10]
 800a678:	3b01      	subs	r3, #1
 800a67a:	4013      	ands	r3, r2
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d001      	beq.n	800a684 <find_volume+0x228>
 800a680:	230d      	movs	r3, #13
 800a682:	e12c      	b.n	800a8de <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a686:	3330      	adds	r3, #48	@ 0x30
 800a688:	3311      	adds	r3, #17
 800a68a:	4618      	mov	r0, r3
 800a68c:	f7fe fccc 	bl	8009028 <ld_word>
 800a690:	4603      	mov	r3, r0
 800a692:	461a      	mov	r2, r3
 800a694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a696:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800a698:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a69a:	891b      	ldrh	r3, [r3, #8]
 800a69c:	f003 030f 	and.w	r3, r3, #15
 800a6a0:	b29b      	uxth	r3, r3
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d001      	beq.n	800a6aa <find_volume+0x24e>
 800a6a6:	230d      	movs	r3, #13
 800a6a8:	e119      	b.n	800a8de <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800a6aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6ac:	3330      	adds	r3, #48	@ 0x30
 800a6ae:	3313      	adds	r3, #19
 800a6b0:	4618      	mov	r0, r3
 800a6b2:	f7fe fcb9 	bl	8009028 <ld_word>
 800a6b6:	4603      	mov	r3, r0
 800a6b8:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800a6ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d106      	bne.n	800a6ce <find_volume+0x272>
 800a6c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6c2:	3330      	adds	r3, #48	@ 0x30
 800a6c4:	3320      	adds	r3, #32
 800a6c6:	4618      	mov	r0, r3
 800a6c8:	f7fe fcc6 	bl	8009058 <ld_dword>
 800a6cc:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a6ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6d0:	3330      	adds	r3, #48	@ 0x30
 800a6d2:	330e      	adds	r3, #14
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	f7fe fca7 	bl	8009028 <ld_word>
 800a6da:	4603      	mov	r3, r0
 800a6dc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a6de:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d101      	bne.n	800a6e8 <find_volume+0x28c>
 800a6e4:	230d      	movs	r3, #13
 800a6e6:	e0fa      	b.n	800a8de <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a6e8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800a6ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6ec:	4413      	add	r3, r2
 800a6ee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a6f0:	8912      	ldrh	r2, [r2, #8]
 800a6f2:	0912      	lsrs	r2, r2, #4
 800a6f4:	b292      	uxth	r2, r2
 800a6f6:	4413      	add	r3, r2
 800a6f8:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a6fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a6fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6fe:	429a      	cmp	r2, r3
 800a700:	d204      	bcs.n	800a70c <find_volume+0x2b0>
 800a702:	230d      	movs	r3, #13
 800a704:	e0eb      	b.n	800a8de <find_volume+0x482>
 800a706:	bf00      	nop
 800a708:	20002304 	.word	0x20002304
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a70c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a70e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a710:	1ad3      	subs	r3, r2, r3
 800a712:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a714:	8952      	ldrh	r2, [r2, #10]
 800a716:	fbb3 f3f2 	udiv	r3, r3, r2
 800a71a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a71c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d101      	bne.n	800a726 <find_volume+0x2ca>
 800a722:	230d      	movs	r3, #13
 800a724:	e0db      	b.n	800a8de <find_volume+0x482>
		fmt = FS_FAT32;
 800a726:	2303      	movs	r3, #3
 800a728:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a72c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a72e:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800a732:	4293      	cmp	r3, r2
 800a734:	d802      	bhi.n	800a73c <find_volume+0x2e0>
 800a736:	2302      	movs	r3, #2
 800a738:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a73c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a73e:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800a742:	4293      	cmp	r3, r2
 800a744:	d802      	bhi.n	800a74c <find_volume+0x2f0>
 800a746:	2301      	movs	r3, #1
 800a748:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a74c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a74e:	1c9a      	adds	r2, r3, #2
 800a750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a752:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800a754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a756:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a758:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a75a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800a75c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a75e:	441a      	add	r2, r3
 800a760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a762:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800a764:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a768:	441a      	add	r2, r3
 800a76a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a76c:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800a76e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a772:	2b03      	cmp	r3, #3
 800a774:	d11e      	bne.n	800a7b4 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a778:	3330      	adds	r3, #48	@ 0x30
 800a77a:	332a      	adds	r3, #42	@ 0x2a
 800a77c:	4618      	mov	r0, r3
 800a77e:	f7fe fc53 	bl	8009028 <ld_word>
 800a782:	4603      	mov	r3, r0
 800a784:	2b00      	cmp	r3, #0
 800a786:	d001      	beq.n	800a78c <find_volume+0x330>
 800a788:	230d      	movs	r3, #13
 800a78a:	e0a8      	b.n	800a8de <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a78c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a78e:	891b      	ldrh	r3, [r3, #8]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d001      	beq.n	800a798 <find_volume+0x33c>
 800a794:	230d      	movs	r3, #13
 800a796:	e0a2      	b.n	800a8de <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a798:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a79a:	3330      	adds	r3, #48	@ 0x30
 800a79c:	332c      	adds	r3, #44	@ 0x2c
 800a79e:	4618      	mov	r0, r3
 800a7a0:	f7fe fc5a 	bl	8009058 <ld_dword>
 800a7a4:	4602      	mov	r2, r0
 800a7a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7a8:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a7aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7ac:	695b      	ldr	r3, [r3, #20]
 800a7ae:	009b      	lsls	r3, r3, #2
 800a7b0:	647b      	str	r3, [r7, #68]	@ 0x44
 800a7b2:	e01f      	b.n	800a7f4 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800a7b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7b6:	891b      	ldrh	r3, [r3, #8]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d101      	bne.n	800a7c0 <find_volume+0x364>
 800a7bc:	230d      	movs	r3, #13
 800a7be:	e08e      	b.n	800a8de <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a7c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7c2:	6a1a      	ldr	r2, [r3, #32]
 800a7c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7c6:	441a      	add	r2, r3
 800a7c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7ca:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a7cc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a7d0:	2b02      	cmp	r3, #2
 800a7d2:	d103      	bne.n	800a7dc <find_volume+0x380>
 800a7d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7d6:	695b      	ldr	r3, [r3, #20]
 800a7d8:	005b      	lsls	r3, r3, #1
 800a7da:	e00a      	b.n	800a7f2 <find_volume+0x396>
 800a7dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7de:	695a      	ldr	r2, [r3, #20]
 800a7e0:	4613      	mov	r3, r2
 800a7e2:	005b      	lsls	r3, r3, #1
 800a7e4:	4413      	add	r3, r2
 800a7e6:	085a      	lsrs	r2, r3, #1
 800a7e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7ea:	695b      	ldr	r3, [r3, #20]
 800a7ec:	f003 0301 	and.w	r3, r3, #1
 800a7f0:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800a7f2:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800a7f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7f6:	699a      	ldr	r2, [r3, #24]
 800a7f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a7fa:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800a7fe:	0a5b      	lsrs	r3, r3, #9
 800a800:	429a      	cmp	r2, r3
 800a802:	d201      	bcs.n	800a808 <find_volume+0x3ac>
 800a804:	230d      	movs	r3, #13
 800a806:	e06a      	b.n	800a8de <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800a808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a80a:	f04f 32ff 	mov.w	r2, #4294967295
 800a80e:	611a      	str	r2, [r3, #16]
 800a810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a812:	691a      	ldr	r2, [r3, #16]
 800a814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a816:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800a818:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a81a:	2280      	movs	r2, #128	@ 0x80
 800a81c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800a81e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a822:	2b03      	cmp	r3, #3
 800a824:	d149      	bne.n	800a8ba <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800a826:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a828:	3330      	adds	r3, #48	@ 0x30
 800a82a:	3330      	adds	r3, #48	@ 0x30
 800a82c:	4618      	mov	r0, r3
 800a82e:	f7fe fbfb 	bl	8009028 <ld_word>
 800a832:	4603      	mov	r3, r0
 800a834:	2b01      	cmp	r3, #1
 800a836:	d140      	bne.n	800a8ba <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800a838:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a83a:	3301      	adds	r3, #1
 800a83c:	4619      	mov	r1, r3
 800a83e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a840:	f7fe fea2 	bl	8009588 <move_window>
 800a844:	4603      	mov	r3, r0
 800a846:	2b00      	cmp	r3, #0
 800a848:	d137      	bne.n	800a8ba <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800a84a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a84c:	2200      	movs	r2, #0
 800a84e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800a850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a852:	3330      	adds	r3, #48	@ 0x30
 800a854:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a858:	4618      	mov	r0, r3
 800a85a:	f7fe fbe5 	bl	8009028 <ld_word>
 800a85e:	4603      	mov	r3, r0
 800a860:	461a      	mov	r2, r3
 800a862:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800a866:	429a      	cmp	r2, r3
 800a868:	d127      	bne.n	800a8ba <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800a86a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a86c:	3330      	adds	r3, #48	@ 0x30
 800a86e:	4618      	mov	r0, r3
 800a870:	f7fe fbf2 	bl	8009058 <ld_dword>
 800a874:	4603      	mov	r3, r0
 800a876:	4a1c      	ldr	r2, [pc, #112]	@ (800a8e8 <find_volume+0x48c>)
 800a878:	4293      	cmp	r3, r2
 800a87a:	d11e      	bne.n	800a8ba <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800a87c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a87e:	3330      	adds	r3, #48	@ 0x30
 800a880:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800a884:	4618      	mov	r0, r3
 800a886:	f7fe fbe7 	bl	8009058 <ld_dword>
 800a88a:	4603      	mov	r3, r0
 800a88c:	4a17      	ldr	r2, [pc, #92]	@ (800a8ec <find_volume+0x490>)
 800a88e:	4293      	cmp	r3, r2
 800a890:	d113      	bne.n	800a8ba <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800a892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a894:	3330      	adds	r3, #48	@ 0x30
 800a896:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800a89a:	4618      	mov	r0, r3
 800a89c:	f7fe fbdc 	bl	8009058 <ld_dword>
 800a8a0:	4602      	mov	r2, r0
 800a8a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8a4:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800a8a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8a8:	3330      	adds	r3, #48	@ 0x30
 800a8aa:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	f7fe fbd2 	bl	8009058 <ld_dword>
 800a8b4:	4602      	mov	r2, r0
 800a8b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8b8:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800a8ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8bc:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800a8c0:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800a8c2:	4b0b      	ldr	r3, [pc, #44]	@ (800a8f0 <find_volume+0x494>)
 800a8c4:	881b      	ldrh	r3, [r3, #0]
 800a8c6:	3301      	adds	r3, #1
 800a8c8:	b29a      	uxth	r2, r3
 800a8ca:	4b09      	ldr	r3, [pc, #36]	@ (800a8f0 <find_volume+0x494>)
 800a8cc:	801a      	strh	r2, [r3, #0]
 800a8ce:	4b08      	ldr	r3, [pc, #32]	@ (800a8f0 <find_volume+0x494>)
 800a8d0:	881a      	ldrh	r2, [r3, #0]
 800a8d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8d4:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800a8d6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a8d8:	f7fe fdee 	bl	80094b8 <clear_lock>
#endif
	return FR_OK;
 800a8dc:	2300      	movs	r3, #0
}
 800a8de:	4618      	mov	r0, r3
 800a8e0:	3758      	adds	r7, #88	@ 0x58
 800a8e2:	46bd      	mov	sp, r7
 800a8e4:	bd80      	pop	{r7, pc}
 800a8e6:	bf00      	nop
 800a8e8:	41615252 	.word	0x41615252
 800a8ec:	61417272 	.word	0x61417272
 800a8f0:	20002308 	.word	0x20002308

0800a8f4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b084      	sub	sp, #16
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
 800a8fc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800a8fe:	2309      	movs	r3, #9
 800a900:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d01c      	beq.n	800a942 <validate+0x4e>
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d018      	beq.n	800a942 <validate+0x4e>
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	781b      	ldrb	r3, [r3, #0]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d013      	beq.n	800a942 <validate+0x4e>
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	889a      	ldrh	r2, [r3, #4]
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	88db      	ldrh	r3, [r3, #6]
 800a924:	429a      	cmp	r2, r3
 800a926:	d10c      	bne.n	800a942 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	785b      	ldrb	r3, [r3, #1]
 800a92e:	4618      	mov	r0, r3
 800a930:	f7fe fadc 	bl	8008eec <disk_status>
 800a934:	4603      	mov	r3, r0
 800a936:	f003 0301 	and.w	r3, r3, #1
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d101      	bne.n	800a942 <validate+0x4e>
			res = FR_OK;
 800a93e:	2300      	movs	r3, #0
 800a940:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800a942:	7bfb      	ldrb	r3, [r7, #15]
 800a944:	2b00      	cmp	r3, #0
 800a946:	d102      	bne.n	800a94e <validate+0x5a>
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	e000      	b.n	800a950 <validate+0x5c>
 800a94e:	2300      	movs	r3, #0
 800a950:	683a      	ldr	r2, [r7, #0]
 800a952:	6013      	str	r3, [r2, #0]
	return res;
 800a954:	7bfb      	ldrb	r3, [r7, #15]
}
 800a956:	4618      	mov	r0, r3
 800a958:	3710      	adds	r7, #16
 800a95a:	46bd      	mov	sp, r7
 800a95c:	bd80      	pop	{r7, pc}
	...

0800a960 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a960:	b580      	push	{r7, lr}
 800a962:	b088      	sub	sp, #32
 800a964:	af00      	add	r7, sp, #0
 800a966:	60f8      	str	r0, [r7, #12]
 800a968:	60b9      	str	r1, [r7, #8]
 800a96a:	4613      	mov	r3, r2
 800a96c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a96e:	68bb      	ldr	r3, [r7, #8]
 800a970:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800a972:	f107 0310 	add.w	r3, r7, #16
 800a976:	4618      	mov	r0, r3
 800a978:	f7ff fcd5 	bl	800a326 <get_ldnumber>
 800a97c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800a97e:	69fb      	ldr	r3, [r7, #28]
 800a980:	2b00      	cmp	r3, #0
 800a982:	da01      	bge.n	800a988 <f_mount+0x28>
 800a984:	230b      	movs	r3, #11
 800a986:	e02b      	b.n	800a9e0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a988:	4a17      	ldr	r2, [pc, #92]	@ (800a9e8 <f_mount+0x88>)
 800a98a:	69fb      	ldr	r3, [r7, #28]
 800a98c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a990:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800a992:	69bb      	ldr	r3, [r7, #24]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d005      	beq.n	800a9a4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800a998:	69b8      	ldr	r0, [r7, #24]
 800a99a:	f7fe fd8d 	bl	80094b8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a99e:	69bb      	ldr	r3, [r7, #24]
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d002      	beq.n	800a9b0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	2200      	movs	r2, #0
 800a9ae:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a9b0:	68fa      	ldr	r2, [r7, #12]
 800a9b2:	490d      	ldr	r1, [pc, #52]	@ (800a9e8 <f_mount+0x88>)
 800a9b4:	69fb      	ldr	r3, [r7, #28]
 800a9b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d002      	beq.n	800a9c6 <f_mount+0x66>
 800a9c0:	79fb      	ldrb	r3, [r7, #7]
 800a9c2:	2b01      	cmp	r3, #1
 800a9c4:	d001      	beq.n	800a9ca <f_mount+0x6a>
 800a9c6:	2300      	movs	r3, #0
 800a9c8:	e00a      	b.n	800a9e0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800a9ca:	f107 010c 	add.w	r1, r7, #12
 800a9ce:	f107 0308 	add.w	r3, r7, #8
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	4618      	mov	r0, r3
 800a9d6:	f7ff fd41 	bl	800a45c <find_volume>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800a9de:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	3720      	adds	r7, #32
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	bd80      	pop	{r7, pc}
 800a9e8:	20002304 	.word	0x20002304

0800a9ec <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800a9ec:	b580      	push	{r7, lr}
 800a9ee:	b098      	sub	sp, #96	@ 0x60
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	60f8      	str	r0, [r7, #12]
 800a9f4:	60b9      	str	r1, [r7, #8]
 800a9f6:	4613      	mov	r3, r2
 800a9f8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d101      	bne.n	800aa04 <f_open+0x18>
 800aa00:	2309      	movs	r3, #9
 800aa02:	e1a9      	b.n	800ad58 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800aa04:	79fb      	ldrb	r3, [r7, #7]
 800aa06:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800aa0a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800aa0c:	79fa      	ldrb	r2, [r7, #7]
 800aa0e:	f107 0110 	add.w	r1, r7, #16
 800aa12:	f107 0308 	add.w	r3, r7, #8
 800aa16:	4618      	mov	r0, r3
 800aa18:	f7ff fd20 	bl	800a45c <find_volume>
 800aa1c:	4603      	mov	r3, r0
 800aa1e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800aa22:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	f040 818d 	bne.w	800ad46 <f_open+0x35a>
		dj.obj.fs = fs;
 800aa2c:	693b      	ldr	r3, [r7, #16]
 800aa2e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800aa30:	68ba      	ldr	r2, [r7, #8]
 800aa32:	f107 0314 	add.w	r3, r7, #20
 800aa36:	4611      	mov	r1, r2
 800aa38:	4618      	mov	r0, r3
 800aa3a:	f7ff fc03 	bl	800a244 <follow_path>
 800aa3e:	4603      	mov	r3, r0
 800aa40:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800aa44:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d118      	bne.n	800aa7e <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800aa4c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800aa50:	b25b      	sxtb	r3, r3
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	da03      	bge.n	800aa5e <f_open+0x72>
				res = FR_INVALID_NAME;
 800aa56:	2306      	movs	r3, #6
 800aa58:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800aa5c:	e00f      	b.n	800aa7e <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800aa5e:	79fb      	ldrb	r3, [r7, #7]
 800aa60:	2b01      	cmp	r3, #1
 800aa62:	bf8c      	ite	hi
 800aa64:	2301      	movhi	r3, #1
 800aa66:	2300      	movls	r3, #0
 800aa68:	b2db      	uxtb	r3, r3
 800aa6a:	461a      	mov	r2, r3
 800aa6c:	f107 0314 	add.w	r3, r7, #20
 800aa70:	4611      	mov	r1, r2
 800aa72:	4618      	mov	r0, r3
 800aa74:	f7fe fbd8 	bl	8009228 <chk_lock>
 800aa78:	4603      	mov	r3, r0
 800aa7a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800aa7e:	79fb      	ldrb	r3, [r7, #7]
 800aa80:	f003 031c 	and.w	r3, r3, #28
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d07f      	beq.n	800ab88 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800aa88:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d017      	beq.n	800aac0 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800aa90:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800aa94:	2b04      	cmp	r3, #4
 800aa96:	d10e      	bne.n	800aab6 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800aa98:	f7fe fc22 	bl	80092e0 <enq_lock>
 800aa9c:	4603      	mov	r3, r0
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d006      	beq.n	800aab0 <f_open+0xc4>
 800aaa2:	f107 0314 	add.w	r3, r7, #20
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	f7ff fb06 	bl	800a0b8 <dir_register>
 800aaac:	4603      	mov	r3, r0
 800aaae:	e000      	b.n	800aab2 <f_open+0xc6>
 800aab0:	2312      	movs	r3, #18
 800aab2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800aab6:	79fb      	ldrb	r3, [r7, #7]
 800aab8:	f043 0308 	orr.w	r3, r3, #8
 800aabc:	71fb      	strb	r3, [r7, #7]
 800aabe:	e010      	b.n	800aae2 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800aac0:	7ebb      	ldrb	r3, [r7, #26]
 800aac2:	f003 0311 	and.w	r3, r3, #17
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d003      	beq.n	800aad2 <f_open+0xe6>
					res = FR_DENIED;
 800aaca:	2307      	movs	r3, #7
 800aacc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800aad0:	e007      	b.n	800aae2 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800aad2:	79fb      	ldrb	r3, [r7, #7]
 800aad4:	f003 0304 	and.w	r3, r3, #4
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d002      	beq.n	800aae2 <f_open+0xf6>
 800aadc:	2308      	movs	r3, #8
 800aade:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800aae2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d168      	bne.n	800abbc <f_open+0x1d0>
 800aaea:	79fb      	ldrb	r3, [r7, #7]
 800aaec:	f003 0308 	and.w	r3, r3, #8
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d063      	beq.n	800abbc <f_open+0x1d0>
				dw = GET_FATTIME();
 800aaf4:	f7fd fcb6 	bl	8008464 <get_fattime>
 800aaf8:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800aafa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aafc:	330e      	adds	r3, #14
 800aafe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ab00:	4618      	mov	r0, r3
 800ab02:	f7fe fae7 	bl	80090d4 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800ab06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab08:	3316      	adds	r3, #22
 800ab0a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	f7fe fae1 	bl	80090d4 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800ab12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab14:	330b      	adds	r3, #11
 800ab16:	2220      	movs	r2, #32
 800ab18:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800ab1a:	693b      	ldr	r3, [r7, #16]
 800ab1c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ab1e:	4611      	mov	r1, r2
 800ab20:	4618      	mov	r0, r3
 800ab22:	f7ff fa35 	bl	8009f90 <ld_clust>
 800ab26:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800ab28:	693b      	ldr	r3, [r7, #16]
 800ab2a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800ab2c:	2200      	movs	r2, #0
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f7ff fa4d 	bl	8009fce <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800ab34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab36:	331c      	adds	r3, #28
 800ab38:	2100      	movs	r1, #0
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	f7fe faca 	bl	80090d4 <st_dword>
					fs->wflag = 1;
 800ab40:	693b      	ldr	r3, [r7, #16]
 800ab42:	2201      	movs	r2, #1
 800ab44:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800ab46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d037      	beq.n	800abbc <f_open+0x1d0>
						dw = fs->winsect;
 800ab4c:	693b      	ldr	r3, [r7, #16]
 800ab4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab50:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800ab52:	f107 0314 	add.w	r3, r7, #20
 800ab56:	2200      	movs	r2, #0
 800ab58:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	f7fe ff60 	bl	8009a20 <remove_chain>
 800ab60:	4603      	mov	r3, r0
 800ab62:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800ab66:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d126      	bne.n	800abbc <f_open+0x1d0>
							res = move_window(fs, dw);
 800ab6e:	693b      	ldr	r3, [r7, #16]
 800ab70:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ab72:	4618      	mov	r0, r3
 800ab74:	f7fe fd08 	bl	8009588 <move_window>
 800ab78:	4603      	mov	r3, r0
 800ab7a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800ab7e:	693b      	ldr	r3, [r7, #16]
 800ab80:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ab82:	3a01      	subs	r2, #1
 800ab84:	60da      	str	r2, [r3, #12]
 800ab86:	e019      	b.n	800abbc <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800ab88:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d115      	bne.n	800abbc <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800ab90:	7ebb      	ldrb	r3, [r7, #26]
 800ab92:	f003 0310 	and.w	r3, r3, #16
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d003      	beq.n	800aba2 <f_open+0x1b6>
					res = FR_NO_FILE;
 800ab9a:	2304      	movs	r3, #4
 800ab9c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800aba0:	e00c      	b.n	800abbc <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800aba2:	79fb      	ldrb	r3, [r7, #7]
 800aba4:	f003 0302 	and.w	r3, r3, #2
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d007      	beq.n	800abbc <f_open+0x1d0>
 800abac:	7ebb      	ldrb	r3, [r7, #26]
 800abae:	f003 0301 	and.w	r3, r3, #1
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d002      	beq.n	800abbc <f_open+0x1d0>
						res = FR_DENIED;
 800abb6:	2307      	movs	r3, #7
 800abb8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800abbc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d126      	bne.n	800ac12 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800abc4:	79fb      	ldrb	r3, [r7, #7]
 800abc6:	f003 0308 	and.w	r3, r3, #8
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d003      	beq.n	800abd6 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800abce:	79fb      	ldrb	r3, [r7, #7]
 800abd0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800abd4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800abd6:	693b      	ldr	r3, [r7, #16]
 800abd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800abde:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800abe4:	79fb      	ldrb	r3, [r7, #7]
 800abe6:	2b01      	cmp	r3, #1
 800abe8:	bf8c      	ite	hi
 800abea:	2301      	movhi	r3, #1
 800abec:	2300      	movls	r3, #0
 800abee:	b2db      	uxtb	r3, r3
 800abf0:	461a      	mov	r2, r3
 800abf2:	f107 0314 	add.w	r3, r7, #20
 800abf6:	4611      	mov	r1, r2
 800abf8:	4618      	mov	r0, r3
 800abfa:	f7fe fb93 	bl	8009324 <inc_lock>
 800abfe:	4602      	mov	r2, r0
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	691b      	ldr	r3, [r3, #16]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d102      	bne.n	800ac12 <f_open+0x226>
 800ac0c:	2302      	movs	r3, #2
 800ac0e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800ac12:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	f040 8095 	bne.w	800ad46 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800ac1c:	693b      	ldr	r3, [r7, #16]
 800ac1e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ac20:	4611      	mov	r1, r2
 800ac22:	4618      	mov	r0, r3
 800ac24:	f7ff f9b4 	bl	8009f90 <ld_clust>
 800ac28:	4602      	mov	r2, r0
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800ac2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac30:	331c      	adds	r3, #28
 800ac32:	4618      	mov	r0, r3
 800ac34:	f7fe fa10 	bl	8009058 <ld_dword>
 800ac38:	4602      	mov	r2, r0
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	2200      	movs	r2, #0
 800ac42:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800ac44:	693a      	ldr	r2, [r7, #16]
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800ac4a:	693b      	ldr	r3, [r7, #16]
 800ac4c:	88da      	ldrh	r2, [r3, #6]
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	79fa      	ldrb	r2, [r7, #7]
 800ac56:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	2200      	movs	r2, #0
 800ac62:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	2200      	movs	r2, #0
 800ac68:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	3330      	adds	r3, #48	@ 0x30
 800ac6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ac72:	2100      	movs	r1, #0
 800ac74:	4618      	mov	r0, r3
 800ac76:	f7fe fa7a 	bl	800916e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800ac7a:	79fb      	ldrb	r3, [r7, #7]
 800ac7c:	f003 0320 	and.w	r3, r3, #32
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d060      	beq.n	800ad46 <f_open+0x35a>
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	68db      	ldr	r3, [r3, #12]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d05c      	beq.n	800ad46 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	68da      	ldr	r2, [r3, #12]
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800ac94:	693b      	ldr	r3, [r7, #16]
 800ac96:	895b      	ldrh	r3, [r3, #10]
 800ac98:	025b      	lsls	r3, r3, #9
 800ac9a:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	689b      	ldr	r3, [r3, #8]
 800aca0:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	68db      	ldr	r3, [r3, #12]
 800aca6:	657b      	str	r3, [r7, #84]	@ 0x54
 800aca8:	e016      	b.n	800acd8 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800acae:	4618      	mov	r0, r3
 800acb0:	f7fe fd25 	bl	80096fe <get_fat>
 800acb4:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800acb6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800acb8:	2b01      	cmp	r3, #1
 800acba:	d802      	bhi.n	800acc2 <f_open+0x2d6>
 800acbc:	2302      	movs	r3, #2
 800acbe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800acc2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800acc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acc8:	d102      	bne.n	800acd0 <f_open+0x2e4>
 800acca:	2301      	movs	r3, #1
 800accc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800acd0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800acd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800acd4:	1ad3      	subs	r3, r2, r3
 800acd6:	657b      	str	r3, [r7, #84]	@ 0x54
 800acd8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d103      	bne.n	800ace8 <f_open+0x2fc>
 800ace0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ace2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ace4:	429a      	cmp	r2, r3
 800ace6:	d8e0      	bhi.n	800acaa <f_open+0x2be>
				}
				fp->clust = clst;
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800acec:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800acee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d127      	bne.n	800ad46 <f_open+0x35a>
 800acf6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800acf8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d022      	beq.n	800ad46 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800ad00:	693b      	ldr	r3, [r7, #16]
 800ad02:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ad04:	4618      	mov	r0, r3
 800ad06:	f7fe fcdb 	bl	80096c0 <clust2sect>
 800ad0a:	6478      	str	r0, [r7, #68]	@ 0x44
 800ad0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d103      	bne.n	800ad1a <f_open+0x32e>
						res = FR_INT_ERR;
 800ad12:	2302      	movs	r3, #2
 800ad14:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800ad18:	e015      	b.n	800ad46 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800ad1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad1c:	0a5a      	lsrs	r2, r3, #9
 800ad1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad20:	441a      	add	r2, r3
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800ad26:	693b      	ldr	r3, [r7, #16]
 800ad28:	7858      	ldrb	r0, [r3, #1]
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	6a1a      	ldr	r2, [r3, #32]
 800ad34:	2301      	movs	r3, #1
 800ad36:	f7fe f919 	bl	8008f6c <disk_read>
 800ad3a:	4603      	mov	r3, r0
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d002      	beq.n	800ad46 <f_open+0x35a>
 800ad40:	2301      	movs	r3, #1
 800ad42:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800ad46:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d002      	beq.n	800ad54 <f_open+0x368>
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	2200      	movs	r2, #0
 800ad52:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ad54:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800ad58:	4618      	mov	r0, r3
 800ad5a:	3760      	adds	r7, #96	@ 0x60
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	bd80      	pop	{r7, pc}

0800ad60 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800ad60:	b580      	push	{r7, lr}
 800ad62:	b08e      	sub	sp, #56	@ 0x38
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	60f8      	str	r0, [r7, #12]
 800ad68:	60b9      	str	r1, [r7, #8]
 800ad6a:	607a      	str	r2, [r7, #4]
 800ad6c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800ad6e:	68bb      	ldr	r3, [r7, #8]
 800ad70:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800ad72:	683b      	ldr	r3, [r7, #0]
 800ad74:	2200      	movs	r2, #0
 800ad76:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	f107 0214 	add.w	r2, r7, #20
 800ad7e:	4611      	mov	r1, r2
 800ad80:	4618      	mov	r0, r3
 800ad82:	f7ff fdb7 	bl	800a8f4 <validate>
 800ad86:	4603      	mov	r3, r0
 800ad88:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ad8c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d107      	bne.n	800ada4 <f_read+0x44>
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	7d5b      	ldrb	r3, [r3, #21]
 800ad98:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800ad9c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d002      	beq.n	800adaa <f_read+0x4a>
 800ada4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ada8:	e115      	b.n	800afd6 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	7d1b      	ldrb	r3, [r3, #20]
 800adae:	f003 0301 	and.w	r3, r3, #1
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d101      	bne.n	800adba <f_read+0x5a>
 800adb6:	2307      	movs	r3, #7
 800adb8:	e10d      	b.n	800afd6 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	68da      	ldr	r2, [r3, #12]
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	699b      	ldr	r3, [r3, #24]
 800adc2:	1ad3      	subs	r3, r2, r3
 800adc4:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800adc6:	687a      	ldr	r2, [r7, #4]
 800adc8:	6a3b      	ldr	r3, [r7, #32]
 800adca:	429a      	cmp	r2, r3
 800adcc:	f240 80fe 	bls.w	800afcc <f_read+0x26c>
 800add0:	6a3b      	ldr	r3, [r7, #32]
 800add2:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800add4:	e0fa      	b.n	800afcc <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	699b      	ldr	r3, [r3, #24]
 800adda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800adde:	2b00      	cmp	r3, #0
 800ade0:	f040 80c6 	bne.w	800af70 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	699b      	ldr	r3, [r3, #24]
 800ade8:	0a5b      	lsrs	r3, r3, #9
 800adea:	697a      	ldr	r2, [r7, #20]
 800adec:	8952      	ldrh	r2, [r2, #10]
 800adee:	3a01      	subs	r2, #1
 800adf0:	4013      	ands	r3, r2
 800adf2:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800adf4:	69fb      	ldr	r3, [r7, #28]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d12f      	bne.n	800ae5a <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	699b      	ldr	r3, [r3, #24]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d103      	bne.n	800ae0a <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	689b      	ldr	r3, [r3, #8]
 800ae06:	633b      	str	r3, [r7, #48]	@ 0x30
 800ae08:	e013      	b.n	800ae32 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d007      	beq.n	800ae22 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	699b      	ldr	r3, [r3, #24]
 800ae16:	4619      	mov	r1, r3
 800ae18:	68f8      	ldr	r0, [r7, #12]
 800ae1a:	f7fe fefe 	bl	8009c1a <clmt_clust>
 800ae1e:	6338      	str	r0, [r7, #48]	@ 0x30
 800ae20:	e007      	b.n	800ae32 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800ae22:	68fa      	ldr	r2, [r7, #12]
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	69db      	ldr	r3, [r3, #28]
 800ae28:	4619      	mov	r1, r3
 800ae2a:	4610      	mov	r0, r2
 800ae2c:	f7fe fc67 	bl	80096fe <get_fat>
 800ae30:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800ae32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae34:	2b01      	cmp	r3, #1
 800ae36:	d804      	bhi.n	800ae42 <f_read+0xe2>
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	2202      	movs	r2, #2
 800ae3c:	755a      	strb	r2, [r3, #21]
 800ae3e:	2302      	movs	r3, #2
 800ae40:	e0c9      	b.n	800afd6 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ae42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae48:	d104      	bne.n	800ae54 <f_read+0xf4>
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	2201      	movs	r2, #1
 800ae4e:	755a      	strb	r2, [r3, #21]
 800ae50:	2301      	movs	r3, #1
 800ae52:	e0c0      	b.n	800afd6 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae58:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800ae5a:	697a      	ldr	r2, [r7, #20]
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	69db      	ldr	r3, [r3, #28]
 800ae60:	4619      	mov	r1, r3
 800ae62:	4610      	mov	r0, r2
 800ae64:	f7fe fc2c 	bl	80096c0 <clust2sect>
 800ae68:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800ae6a:	69bb      	ldr	r3, [r7, #24]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d104      	bne.n	800ae7a <f_read+0x11a>
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	2202      	movs	r2, #2
 800ae74:	755a      	strb	r2, [r3, #21]
 800ae76:	2302      	movs	r3, #2
 800ae78:	e0ad      	b.n	800afd6 <f_read+0x276>
			sect += csect;
 800ae7a:	69ba      	ldr	r2, [r7, #24]
 800ae7c:	69fb      	ldr	r3, [r7, #28]
 800ae7e:	4413      	add	r3, r2
 800ae80:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	0a5b      	lsrs	r3, r3, #9
 800ae86:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800ae88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d039      	beq.n	800af02 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ae8e:	69fa      	ldr	r2, [r7, #28]
 800ae90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae92:	4413      	add	r3, r2
 800ae94:	697a      	ldr	r2, [r7, #20]
 800ae96:	8952      	ldrh	r2, [r2, #10]
 800ae98:	4293      	cmp	r3, r2
 800ae9a:	d905      	bls.n	800aea8 <f_read+0x148>
					cc = fs->csize - csect;
 800ae9c:	697b      	ldr	r3, [r7, #20]
 800ae9e:	895b      	ldrh	r3, [r3, #10]
 800aea0:	461a      	mov	r2, r3
 800aea2:	69fb      	ldr	r3, [r7, #28]
 800aea4:	1ad3      	subs	r3, r2, r3
 800aea6:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800aea8:	697b      	ldr	r3, [r7, #20]
 800aeaa:	7858      	ldrb	r0, [r3, #1]
 800aeac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aeae:	69ba      	ldr	r2, [r7, #24]
 800aeb0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800aeb2:	f7fe f85b 	bl	8008f6c <disk_read>
 800aeb6:	4603      	mov	r3, r0
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d004      	beq.n	800aec6 <f_read+0x166>
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	2201      	movs	r2, #1
 800aec0:	755a      	strb	r2, [r3, #21]
 800aec2:	2301      	movs	r3, #1
 800aec4:	e087      	b.n	800afd6 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	7d1b      	ldrb	r3, [r3, #20]
 800aeca:	b25b      	sxtb	r3, r3
 800aecc:	2b00      	cmp	r3, #0
 800aece:	da14      	bge.n	800aefa <f_read+0x19a>
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	6a1a      	ldr	r2, [r3, #32]
 800aed4:	69bb      	ldr	r3, [r7, #24]
 800aed6:	1ad3      	subs	r3, r2, r3
 800aed8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aeda:	429a      	cmp	r2, r3
 800aedc:	d90d      	bls.n	800aefa <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	6a1a      	ldr	r2, [r3, #32]
 800aee2:	69bb      	ldr	r3, [r7, #24]
 800aee4:	1ad3      	subs	r3, r2, r3
 800aee6:	025b      	lsls	r3, r3, #9
 800aee8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aeea:	18d0      	adds	r0, r2, r3
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	3330      	adds	r3, #48	@ 0x30
 800aef0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800aef4:	4619      	mov	r1, r3
 800aef6:	f7fe f919 	bl	800912c <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800aefa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aefc:	025b      	lsls	r3, r3, #9
 800aefe:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800af00:	e050      	b.n	800afa4 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	6a1b      	ldr	r3, [r3, #32]
 800af06:	69ba      	ldr	r2, [r7, #24]
 800af08:	429a      	cmp	r2, r3
 800af0a:	d02e      	beq.n	800af6a <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	7d1b      	ldrb	r3, [r3, #20]
 800af10:	b25b      	sxtb	r3, r3
 800af12:	2b00      	cmp	r3, #0
 800af14:	da18      	bge.n	800af48 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800af16:	697b      	ldr	r3, [r7, #20]
 800af18:	7858      	ldrb	r0, [r3, #1]
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	6a1a      	ldr	r2, [r3, #32]
 800af24:	2301      	movs	r3, #1
 800af26:	f7fe f841 	bl	8008fac <disk_write>
 800af2a:	4603      	mov	r3, r0
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d004      	beq.n	800af3a <f_read+0x1da>
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	2201      	movs	r2, #1
 800af34:	755a      	strb	r2, [r3, #21]
 800af36:	2301      	movs	r3, #1
 800af38:	e04d      	b.n	800afd6 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	7d1b      	ldrb	r3, [r3, #20]
 800af3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800af42:	b2da      	uxtb	r2, r3
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800af48:	697b      	ldr	r3, [r7, #20]
 800af4a:	7858      	ldrb	r0, [r3, #1]
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800af52:	2301      	movs	r3, #1
 800af54:	69ba      	ldr	r2, [r7, #24]
 800af56:	f7fe f809 	bl	8008f6c <disk_read>
 800af5a:	4603      	mov	r3, r0
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d004      	beq.n	800af6a <f_read+0x20a>
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	2201      	movs	r2, #1
 800af64:	755a      	strb	r2, [r3, #21]
 800af66:	2301      	movs	r3, #1
 800af68:	e035      	b.n	800afd6 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	69ba      	ldr	r2, [r7, #24]
 800af6e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	699b      	ldr	r3, [r3, #24]
 800af74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af78:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800af7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800af7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	429a      	cmp	r2, r3
 800af84:	d901      	bls.n	800af8a <f_read+0x22a>
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	699b      	ldr	r3, [r3, #24]
 800af94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af98:	4413      	add	r3, r2
 800af9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800af9c:	4619      	mov	r1, r3
 800af9e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800afa0:	f7fe f8c4 	bl	800912c <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800afa4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800afa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afa8:	4413      	add	r3, r2
 800afaa:	627b      	str	r3, [r7, #36]	@ 0x24
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	699a      	ldr	r2, [r3, #24]
 800afb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afb2:	441a      	add	r2, r3
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	619a      	str	r2, [r3, #24]
 800afb8:	683b      	ldr	r3, [r7, #0]
 800afba:	681a      	ldr	r2, [r3, #0]
 800afbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afbe:	441a      	add	r2, r3
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	601a      	str	r2, [r3, #0]
 800afc4:	687a      	ldr	r2, [r7, #4]
 800afc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afc8:	1ad3      	subs	r3, r2, r3
 800afca:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	f47f af01 	bne.w	800add6 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800afd4:	2300      	movs	r3, #0
}
 800afd6:	4618      	mov	r0, r3
 800afd8:	3738      	adds	r7, #56	@ 0x38
 800afda:	46bd      	mov	sp, r7
 800afdc:	bd80      	pop	{r7, pc}

0800afde <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800afde:	b580      	push	{r7, lr}
 800afe0:	b086      	sub	sp, #24
 800afe2:	af00      	add	r7, sp, #0
 800afe4:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	f107 0208 	add.w	r2, r7, #8
 800afec:	4611      	mov	r1, r2
 800afee:	4618      	mov	r0, r3
 800aff0:	f7ff fc80 	bl	800a8f4 <validate>
 800aff4:	4603      	mov	r3, r0
 800aff6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800aff8:	7dfb      	ldrb	r3, [r7, #23]
 800affa:	2b00      	cmp	r3, #0
 800affc:	d168      	bne.n	800b0d0 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	7d1b      	ldrb	r3, [r3, #20]
 800b002:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b006:	2b00      	cmp	r3, #0
 800b008:	d062      	beq.n	800b0d0 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	7d1b      	ldrb	r3, [r3, #20]
 800b00e:	b25b      	sxtb	r3, r3
 800b010:	2b00      	cmp	r3, #0
 800b012:	da15      	bge.n	800b040 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800b014:	68bb      	ldr	r3, [r7, #8]
 800b016:	7858      	ldrb	r0, [r3, #1]
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	6a1a      	ldr	r2, [r3, #32]
 800b022:	2301      	movs	r3, #1
 800b024:	f7fd ffc2 	bl	8008fac <disk_write>
 800b028:	4603      	mov	r3, r0
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d001      	beq.n	800b032 <f_sync+0x54>
 800b02e:	2301      	movs	r3, #1
 800b030:	e04f      	b.n	800b0d2 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	7d1b      	ldrb	r3, [r3, #20]
 800b036:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b03a:	b2da      	uxtb	r2, r3
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800b040:	f7fd fa10 	bl	8008464 <get_fattime>
 800b044:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800b046:	68ba      	ldr	r2, [r7, #8]
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b04c:	4619      	mov	r1, r3
 800b04e:	4610      	mov	r0, r2
 800b050:	f7fe fa9a 	bl	8009588 <move_window>
 800b054:	4603      	mov	r3, r0
 800b056:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800b058:	7dfb      	ldrb	r3, [r7, #23]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d138      	bne.n	800b0d0 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b062:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	330b      	adds	r3, #11
 800b068:	781a      	ldrb	r2, [r3, #0]
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	330b      	adds	r3, #11
 800b06e:	f042 0220 	orr.w	r2, r2, #32
 800b072:	b2d2      	uxtb	r2, r2
 800b074:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	6818      	ldr	r0, [r3, #0]
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	689b      	ldr	r3, [r3, #8]
 800b07e:	461a      	mov	r2, r3
 800b080:	68f9      	ldr	r1, [r7, #12]
 800b082:	f7fe ffa4 	bl	8009fce <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	f103 021c 	add.w	r2, r3, #28
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	68db      	ldr	r3, [r3, #12]
 800b090:	4619      	mov	r1, r3
 800b092:	4610      	mov	r0, r2
 800b094:	f7fe f81e 	bl	80090d4 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	3316      	adds	r3, #22
 800b09c:	6939      	ldr	r1, [r7, #16]
 800b09e:	4618      	mov	r0, r3
 800b0a0:	f7fe f818 	bl	80090d4 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	3312      	adds	r3, #18
 800b0a8:	2100      	movs	r1, #0
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	f7fd fff7 	bl	800909e <st_word>
					fs->wflag = 1;
 800b0b0:	68bb      	ldr	r3, [r7, #8]
 800b0b2:	2201      	movs	r2, #1
 800b0b4:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800b0b6:	68bb      	ldr	r3, [r7, #8]
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	f7fe fa93 	bl	80095e4 <sync_fs>
 800b0be:	4603      	mov	r3, r0
 800b0c0:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	7d1b      	ldrb	r3, [r3, #20]
 800b0c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b0ca:	b2da      	uxtb	r2, r3
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800b0d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	3718      	adds	r7, #24
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	bd80      	pop	{r7, pc}

0800b0da <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800b0da:	b580      	push	{r7, lr}
 800b0dc:	b084      	sub	sp, #16
 800b0de:	af00      	add	r7, sp, #0
 800b0e0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800b0e2:	6878      	ldr	r0, [r7, #4]
 800b0e4:	f7ff ff7b 	bl	800afde <f_sync>
 800b0e8:	4603      	mov	r3, r0
 800b0ea:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800b0ec:	7bfb      	ldrb	r3, [r7, #15]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d118      	bne.n	800b124 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	f107 0208 	add.w	r2, r7, #8
 800b0f8:	4611      	mov	r1, r2
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	f7ff fbfa 	bl	800a8f4 <validate>
 800b100:	4603      	mov	r3, r0
 800b102:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b104:	7bfb      	ldrb	r3, [r7, #15]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d10c      	bne.n	800b124 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	691b      	ldr	r3, [r3, #16]
 800b10e:	4618      	mov	r0, r3
 800b110:	f7fe f996 	bl	8009440 <dec_lock>
 800b114:	4603      	mov	r3, r0
 800b116:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800b118:	7bfb      	ldrb	r3, [r7, #15]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d102      	bne.n	800b124 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	2200      	movs	r2, #0
 800b122:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800b124:	7bfb      	ldrb	r3, [r7, #15]
}
 800b126:	4618      	mov	r0, r3
 800b128:	3710      	adds	r7, #16
 800b12a:	46bd      	mov	sp, r7
 800b12c:	bd80      	pop	{r7, pc}
	...

0800b130 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b130:	b480      	push	{r7}
 800b132:	b087      	sub	sp, #28
 800b134:	af00      	add	r7, sp, #0
 800b136:	60f8      	str	r0, [r7, #12]
 800b138:	60b9      	str	r1, [r7, #8]
 800b13a:	4613      	mov	r3, r2
 800b13c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b13e:	2301      	movs	r3, #1
 800b140:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b142:	2300      	movs	r3, #0
 800b144:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b146:	4b1f      	ldr	r3, [pc, #124]	@ (800b1c4 <FATFS_LinkDriverEx+0x94>)
 800b148:	7a5b      	ldrb	r3, [r3, #9]
 800b14a:	b2db      	uxtb	r3, r3
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d131      	bne.n	800b1b4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b150:	4b1c      	ldr	r3, [pc, #112]	@ (800b1c4 <FATFS_LinkDriverEx+0x94>)
 800b152:	7a5b      	ldrb	r3, [r3, #9]
 800b154:	b2db      	uxtb	r3, r3
 800b156:	461a      	mov	r2, r3
 800b158:	4b1a      	ldr	r3, [pc, #104]	@ (800b1c4 <FATFS_LinkDriverEx+0x94>)
 800b15a:	2100      	movs	r1, #0
 800b15c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b15e:	4b19      	ldr	r3, [pc, #100]	@ (800b1c4 <FATFS_LinkDriverEx+0x94>)
 800b160:	7a5b      	ldrb	r3, [r3, #9]
 800b162:	b2db      	uxtb	r3, r3
 800b164:	4a17      	ldr	r2, [pc, #92]	@ (800b1c4 <FATFS_LinkDriverEx+0x94>)
 800b166:	009b      	lsls	r3, r3, #2
 800b168:	4413      	add	r3, r2
 800b16a:	68fa      	ldr	r2, [r7, #12]
 800b16c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b16e:	4b15      	ldr	r3, [pc, #84]	@ (800b1c4 <FATFS_LinkDriverEx+0x94>)
 800b170:	7a5b      	ldrb	r3, [r3, #9]
 800b172:	b2db      	uxtb	r3, r3
 800b174:	461a      	mov	r2, r3
 800b176:	4b13      	ldr	r3, [pc, #76]	@ (800b1c4 <FATFS_LinkDriverEx+0x94>)
 800b178:	4413      	add	r3, r2
 800b17a:	79fa      	ldrb	r2, [r7, #7]
 800b17c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b17e:	4b11      	ldr	r3, [pc, #68]	@ (800b1c4 <FATFS_LinkDriverEx+0x94>)
 800b180:	7a5b      	ldrb	r3, [r3, #9]
 800b182:	b2db      	uxtb	r3, r3
 800b184:	1c5a      	adds	r2, r3, #1
 800b186:	b2d1      	uxtb	r1, r2
 800b188:	4a0e      	ldr	r2, [pc, #56]	@ (800b1c4 <FATFS_LinkDriverEx+0x94>)
 800b18a:	7251      	strb	r1, [r2, #9]
 800b18c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b18e:	7dbb      	ldrb	r3, [r7, #22]
 800b190:	3330      	adds	r3, #48	@ 0x30
 800b192:	b2da      	uxtb	r2, r3
 800b194:	68bb      	ldr	r3, [r7, #8]
 800b196:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b198:	68bb      	ldr	r3, [r7, #8]
 800b19a:	3301      	adds	r3, #1
 800b19c:	223a      	movs	r2, #58	@ 0x3a
 800b19e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b1a0:	68bb      	ldr	r3, [r7, #8]
 800b1a2:	3302      	adds	r3, #2
 800b1a4:	222f      	movs	r2, #47	@ 0x2f
 800b1a6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b1a8:	68bb      	ldr	r3, [r7, #8]
 800b1aa:	3303      	adds	r3, #3
 800b1ac:	2200      	movs	r2, #0
 800b1ae:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b1b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	371c      	adds	r7, #28
 800b1ba:	46bd      	mov	sp, r7
 800b1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c0:	4770      	bx	lr
 800b1c2:	bf00      	nop
 800b1c4:	2000232c 	.word	0x2000232c

0800b1c8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b082      	sub	sp, #8
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
 800b1d0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b1d2:	2200      	movs	r2, #0
 800b1d4:	6839      	ldr	r1, [r7, #0]
 800b1d6:	6878      	ldr	r0, [r7, #4]
 800b1d8:	f7ff ffaa 	bl	800b130 <FATFS_LinkDriverEx>
 800b1dc:	4603      	mov	r3, r0
}
 800b1de:	4618      	mov	r0, r3
 800b1e0:	3708      	adds	r7, #8
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bd80      	pop	{r7, pc}

0800b1e6 <sulp>:
 800b1e6:	b570      	push	{r4, r5, r6, lr}
 800b1e8:	4604      	mov	r4, r0
 800b1ea:	460d      	mov	r5, r1
 800b1ec:	ec45 4b10 	vmov	d0, r4, r5
 800b1f0:	4616      	mov	r6, r2
 800b1f2:	f002 f803 	bl	800d1fc <__ulp>
 800b1f6:	ec51 0b10 	vmov	r0, r1, d0
 800b1fa:	b17e      	cbz	r6, 800b21c <sulp+0x36>
 800b1fc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b200:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b204:	2b00      	cmp	r3, #0
 800b206:	dd09      	ble.n	800b21c <sulp+0x36>
 800b208:	051b      	lsls	r3, r3, #20
 800b20a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b20e:	2400      	movs	r4, #0
 800b210:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b214:	4622      	mov	r2, r4
 800b216:	462b      	mov	r3, r5
 800b218:	f7f5 fa0e 	bl	8000638 <__aeabi_dmul>
 800b21c:	ec41 0b10 	vmov	d0, r0, r1
 800b220:	bd70      	pop	{r4, r5, r6, pc}
 800b222:	0000      	movs	r0, r0
 800b224:	0000      	movs	r0, r0
	...

0800b228 <_strtod_l>:
 800b228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b22c:	b09f      	sub	sp, #124	@ 0x7c
 800b22e:	460c      	mov	r4, r1
 800b230:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b232:	2200      	movs	r2, #0
 800b234:	921a      	str	r2, [sp, #104]	@ 0x68
 800b236:	9005      	str	r0, [sp, #20]
 800b238:	f04f 0a00 	mov.w	sl, #0
 800b23c:	f04f 0b00 	mov.w	fp, #0
 800b240:	460a      	mov	r2, r1
 800b242:	9219      	str	r2, [sp, #100]	@ 0x64
 800b244:	7811      	ldrb	r1, [r2, #0]
 800b246:	292b      	cmp	r1, #43	@ 0x2b
 800b248:	d04a      	beq.n	800b2e0 <_strtod_l+0xb8>
 800b24a:	d838      	bhi.n	800b2be <_strtod_l+0x96>
 800b24c:	290d      	cmp	r1, #13
 800b24e:	d832      	bhi.n	800b2b6 <_strtod_l+0x8e>
 800b250:	2908      	cmp	r1, #8
 800b252:	d832      	bhi.n	800b2ba <_strtod_l+0x92>
 800b254:	2900      	cmp	r1, #0
 800b256:	d03b      	beq.n	800b2d0 <_strtod_l+0xa8>
 800b258:	2200      	movs	r2, #0
 800b25a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b25c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b25e:	782a      	ldrb	r2, [r5, #0]
 800b260:	2a30      	cmp	r2, #48	@ 0x30
 800b262:	f040 80b3 	bne.w	800b3cc <_strtod_l+0x1a4>
 800b266:	786a      	ldrb	r2, [r5, #1]
 800b268:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b26c:	2a58      	cmp	r2, #88	@ 0x58
 800b26e:	d16e      	bne.n	800b34e <_strtod_l+0x126>
 800b270:	9302      	str	r3, [sp, #8]
 800b272:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b274:	9301      	str	r3, [sp, #4]
 800b276:	ab1a      	add	r3, sp, #104	@ 0x68
 800b278:	9300      	str	r3, [sp, #0]
 800b27a:	4a8e      	ldr	r2, [pc, #568]	@ (800b4b4 <_strtod_l+0x28c>)
 800b27c:	9805      	ldr	r0, [sp, #20]
 800b27e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b280:	a919      	add	r1, sp, #100	@ 0x64
 800b282:	f001 f8b5 	bl	800c3f0 <__gethex>
 800b286:	f010 060f 	ands.w	r6, r0, #15
 800b28a:	4604      	mov	r4, r0
 800b28c:	d005      	beq.n	800b29a <_strtod_l+0x72>
 800b28e:	2e06      	cmp	r6, #6
 800b290:	d128      	bne.n	800b2e4 <_strtod_l+0xbc>
 800b292:	3501      	adds	r5, #1
 800b294:	2300      	movs	r3, #0
 800b296:	9519      	str	r5, [sp, #100]	@ 0x64
 800b298:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b29a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	f040 858e 	bne.w	800bdbe <_strtod_l+0xb96>
 800b2a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b2a4:	b1cb      	cbz	r3, 800b2da <_strtod_l+0xb2>
 800b2a6:	4652      	mov	r2, sl
 800b2a8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800b2ac:	ec43 2b10 	vmov	d0, r2, r3
 800b2b0:	b01f      	add	sp, #124	@ 0x7c
 800b2b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2b6:	2920      	cmp	r1, #32
 800b2b8:	d1ce      	bne.n	800b258 <_strtod_l+0x30>
 800b2ba:	3201      	adds	r2, #1
 800b2bc:	e7c1      	b.n	800b242 <_strtod_l+0x1a>
 800b2be:	292d      	cmp	r1, #45	@ 0x2d
 800b2c0:	d1ca      	bne.n	800b258 <_strtod_l+0x30>
 800b2c2:	2101      	movs	r1, #1
 800b2c4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b2c6:	1c51      	adds	r1, r2, #1
 800b2c8:	9119      	str	r1, [sp, #100]	@ 0x64
 800b2ca:	7852      	ldrb	r2, [r2, #1]
 800b2cc:	2a00      	cmp	r2, #0
 800b2ce:	d1c5      	bne.n	800b25c <_strtod_l+0x34>
 800b2d0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b2d2:	9419      	str	r4, [sp, #100]	@ 0x64
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	f040 8570 	bne.w	800bdba <_strtod_l+0xb92>
 800b2da:	4652      	mov	r2, sl
 800b2dc:	465b      	mov	r3, fp
 800b2de:	e7e5      	b.n	800b2ac <_strtod_l+0x84>
 800b2e0:	2100      	movs	r1, #0
 800b2e2:	e7ef      	b.n	800b2c4 <_strtod_l+0x9c>
 800b2e4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b2e6:	b13a      	cbz	r2, 800b2f8 <_strtod_l+0xd0>
 800b2e8:	2135      	movs	r1, #53	@ 0x35
 800b2ea:	a81c      	add	r0, sp, #112	@ 0x70
 800b2ec:	f002 f880 	bl	800d3f0 <__copybits>
 800b2f0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b2f2:	9805      	ldr	r0, [sp, #20]
 800b2f4:	f001 fc4e 	bl	800cb94 <_Bfree>
 800b2f8:	3e01      	subs	r6, #1
 800b2fa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b2fc:	2e04      	cmp	r6, #4
 800b2fe:	d806      	bhi.n	800b30e <_strtod_l+0xe6>
 800b300:	e8df f006 	tbb	[pc, r6]
 800b304:	201d0314 	.word	0x201d0314
 800b308:	14          	.byte	0x14
 800b309:	00          	.byte	0x00
 800b30a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b30e:	05e1      	lsls	r1, r4, #23
 800b310:	bf48      	it	mi
 800b312:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b316:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b31a:	0d1b      	lsrs	r3, r3, #20
 800b31c:	051b      	lsls	r3, r3, #20
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d1bb      	bne.n	800b29a <_strtod_l+0x72>
 800b322:	f000 ff67 	bl	800c1f4 <__errno>
 800b326:	2322      	movs	r3, #34	@ 0x22
 800b328:	6003      	str	r3, [r0, #0]
 800b32a:	e7b6      	b.n	800b29a <_strtod_l+0x72>
 800b32c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b330:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b334:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b338:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b33c:	e7e7      	b.n	800b30e <_strtod_l+0xe6>
 800b33e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800b4bc <_strtod_l+0x294>
 800b342:	e7e4      	b.n	800b30e <_strtod_l+0xe6>
 800b344:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b348:	f04f 3aff 	mov.w	sl, #4294967295
 800b34c:	e7df      	b.n	800b30e <_strtod_l+0xe6>
 800b34e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b350:	1c5a      	adds	r2, r3, #1
 800b352:	9219      	str	r2, [sp, #100]	@ 0x64
 800b354:	785b      	ldrb	r3, [r3, #1]
 800b356:	2b30      	cmp	r3, #48	@ 0x30
 800b358:	d0f9      	beq.n	800b34e <_strtod_l+0x126>
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d09d      	beq.n	800b29a <_strtod_l+0x72>
 800b35e:	2301      	movs	r3, #1
 800b360:	9309      	str	r3, [sp, #36]	@ 0x24
 800b362:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b364:	930c      	str	r3, [sp, #48]	@ 0x30
 800b366:	2300      	movs	r3, #0
 800b368:	9308      	str	r3, [sp, #32]
 800b36a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b36c:	461f      	mov	r7, r3
 800b36e:	220a      	movs	r2, #10
 800b370:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b372:	7805      	ldrb	r5, [r0, #0]
 800b374:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b378:	b2d9      	uxtb	r1, r3
 800b37a:	2909      	cmp	r1, #9
 800b37c:	d928      	bls.n	800b3d0 <_strtod_l+0x1a8>
 800b37e:	494e      	ldr	r1, [pc, #312]	@ (800b4b8 <_strtod_l+0x290>)
 800b380:	2201      	movs	r2, #1
 800b382:	f000 fedf 	bl	800c144 <strncmp>
 800b386:	2800      	cmp	r0, #0
 800b388:	d032      	beq.n	800b3f0 <_strtod_l+0x1c8>
 800b38a:	2000      	movs	r0, #0
 800b38c:	462a      	mov	r2, r5
 800b38e:	4681      	mov	r9, r0
 800b390:	463d      	mov	r5, r7
 800b392:	4603      	mov	r3, r0
 800b394:	2a65      	cmp	r2, #101	@ 0x65
 800b396:	d001      	beq.n	800b39c <_strtod_l+0x174>
 800b398:	2a45      	cmp	r2, #69	@ 0x45
 800b39a:	d114      	bne.n	800b3c6 <_strtod_l+0x19e>
 800b39c:	b91d      	cbnz	r5, 800b3a6 <_strtod_l+0x17e>
 800b39e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b3a0:	4302      	orrs	r2, r0
 800b3a2:	d095      	beq.n	800b2d0 <_strtod_l+0xa8>
 800b3a4:	2500      	movs	r5, #0
 800b3a6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b3a8:	1c62      	adds	r2, r4, #1
 800b3aa:	9219      	str	r2, [sp, #100]	@ 0x64
 800b3ac:	7862      	ldrb	r2, [r4, #1]
 800b3ae:	2a2b      	cmp	r2, #43	@ 0x2b
 800b3b0:	d077      	beq.n	800b4a2 <_strtod_l+0x27a>
 800b3b2:	2a2d      	cmp	r2, #45	@ 0x2d
 800b3b4:	d07b      	beq.n	800b4ae <_strtod_l+0x286>
 800b3b6:	f04f 0c00 	mov.w	ip, #0
 800b3ba:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b3be:	2909      	cmp	r1, #9
 800b3c0:	f240 8082 	bls.w	800b4c8 <_strtod_l+0x2a0>
 800b3c4:	9419      	str	r4, [sp, #100]	@ 0x64
 800b3c6:	f04f 0800 	mov.w	r8, #0
 800b3ca:	e0a2      	b.n	800b512 <_strtod_l+0x2ea>
 800b3cc:	2300      	movs	r3, #0
 800b3ce:	e7c7      	b.n	800b360 <_strtod_l+0x138>
 800b3d0:	2f08      	cmp	r7, #8
 800b3d2:	bfd5      	itete	le
 800b3d4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800b3d6:	9908      	ldrgt	r1, [sp, #32]
 800b3d8:	fb02 3301 	mlale	r3, r2, r1, r3
 800b3dc:	fb02 3301 	mlagt	r3, r2, r1, r3
 800b3e0:	f100 0001 	add.w	r0, r0, #1
 800b3e4:	bfd4      	ite	le
 800b3e6:	930a      	strle	r3, [sp, #40]	@ 0x28
 800b3e8:	9308      	strgt	r3, [sp, #32]
 800b3ea:	3701      	adds	r7, #1
 800b3ec:	9019      	str	r0, [sp, #100]	@ 0x64
 800b3ee:	e7bf      	b.n	800b370 <_strtod_l+0x148>
 800b3f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b3f2:	1c5a      	adds	r2, r3, #1
 800b3f4:	9219      	str	r2, [sp, #100]	@ 0x64
 800b3f6:	785a      	ldrb	r2, [r3, #1]
 800b3f8:	b37f      	cbz	r7, 800b45a <_strtod_l+0x232>
 800b3fa:	4681      	mov	r9, r0
 800b3fc:	463d      	mov	r5, r7
 800b3fe:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b402:	2b09      	cmp	r3, #9
 800b404:	d912      	bls.n	800b42c <_strtod_l+0x204>
 800b406:	2301      	movs	r3, #1
 800b408:	e7c4      	b.n	800b394 <_strtod_l+0x16c>
 800b40a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b40c:	1c5a      	adds	r2, r3, #1
 800b40e:	9219      	str	r2, [sp, #100]	@ 0x64
 800b410:	785a      	ldrb	r2, [r3, #1]
 800b412:	3001      	adds	r0, #1
 800b414:	2a30      	cmp	r2, #48	@ 0x30
 800b416:	d0f8      	beq.n	800b40a <_strtod_l+0x1e2>
 800b418:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b41c:	2b08      	cmp	r3, #8
 800b41e:	f200 84d3 	bhi.w	800bdc8 <_strtod_l+0xba0>
 800b422:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b424:	930c      	str	r3, [sp, #48]	@ 0x30
 800b426:	4681      	mov	r9, r0
 800b428:	2000      	movs	r0, #0
 800b42a:	4605      	mov	r5, r0
 800b42c:	3a30      	subs	r2, #48	@ 0x30
 800b42e:	f100 0301 	add.w	r3, r0, #1
 800b432:	d02a      	beq.n	800b48a <_strtod_l+0x262>
 800b434:	4499      	add	r9, r3
 800b436:	eb00 0c05 	add.w	ip, r0, r5
 800b43a:	462b      	mov	r3, r5
 800b43c:	210a      	movs	r1, #10
 800b43e:	4563      	cmp	r3, ip
 800b440:	d10d      	bne.n	800b45e <_strtod_l+0x236>
 800b442:	1c69      	adds	r1, r5, #1
 800b444:	4401      	add	r1, r0
 800b446:	4428      	add	r0, r5
 800b448:	2808      	cmp	r0, #8
 800b44a:	dc16      	bgt.n	800b47a <_strtod_l+0x252>
 800b44c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b44e:	230a      	movs	r3, #10
 800b450:	fb03 2300 	mla	r3, r3, r0, r2
 800b454:	930a      	str	r3, [sp, #40]	@ 0x28
 800b456:	2300      	movs	r3, #0
 800b458:	e018      	b.n	800b48c <_strtod_l+0x264>
 800b45a:	4638      	mov	r0, r7
 800b45c:	e7da      	b.n	800b414 <_strtod_l+0x1ec>
 800b45e:	2b08      	cmp	r3, #8
 800b460:	f103 0301 	add.w	r3, r3, #1
 800b464:	dc03      	bgt.n	800b46e <_strtod_l+0x246>
 800b466:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800b468:	434e      	muls	r6, r1
 800b46a:	960a      	str	r6, [sp, #40]	@ 0x28
 800b46c:	e7e7      	b.n	800b43e <_strtod_l+0x216>
 800b46e:	2b10      	cmp	r3, #16
 800b470:	bfde      	ittt	le
 800b472:	9e08      	ldrle	r6, [sp, #32]
 800b474:	434e      	mulle	r6, r1
 800b476:	9608      	strle	r6, [sp, #32]
 800b478:	e7e1      	b.n	800b43e <_strtod_l+0x216>
 800b47a:	280f      	cmp	r0, #15
 800b47c:	dceb      	bgt.n	800b456 <_strtod_l+0x22e>
 800b47e:	9808      	ldr	r0, [sp, #32]
 800b480:	230a      	movs	r3, #10
 800b482:	fb03 2300 	mla	r3, r3, r0, r2
 800b486:	9308      	str	r3, [sp, #32]
 800b488:	e7e5      	b.n	800b456 <_strtod_l+0x22e>
 800b48a:	4629      	mov	r1, r5
 800b48c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b48e:	1c50      	adds	r0, r2, #1
 800b490:	9019      	str	r0, [sp, #100]	@ 0x64
 800b492:	7852      	ldrb	r2, [r2, #1]
 800b494:	4618      	mov	r0, r3
 800b496:	460d      	mov	r5, r1
 800b498:	e7b1      	b.n	800b3fe <_strtod_l+0x1d6>
 800b49a:	f04f 0900 	mov.w	r9, #0
 800b49e:	2301      	movs	r3, #1
 800b4a0:	e77d      	b.n	800b39e <_strtod_l+0x176>
 800b4a2:	f04f 0c00 	mov.w	ip, #0
 800b4a6:	1ca2      	adds	r2, r4, #2
 800b4a8:	9219      	str	r2, [sp, #100]	@ 0x64
 800b4aa:	78a2      	ldrb	r2, [r4, #2]
 800b4ac:	e785      	b.n	800b3ba <_strtod_l+0x192>
 800b4ae:	f04f 0c01 	mov.w	ip, #1
 800b4b2:	e7f8      	b.n	800b4a6 <_strtod_l+0x27e>
 800b4b4:	0800e53c 	.word	0x0800e53c
 800b4b8:	0800e518 	.word	0x0800e518
 800b4bc:	7ff00000 	.word	0x7ff00000
 800b4c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b4c2:	1c51      	adds	r1, r2, #1
 800b4c4:	9119      	str	r1, [sp, #100]	@ 0x64
 800b4c6:	7852      	ldrb	r2, [r2, #1]
 800b4c8:	2a30      	cmp	r2, #48	@ 0x30
 800b4ca:	d0f9      	beq.n	800b4c0 <_strtod_l+0x298>
 800b4cc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b4d0:	2908      	cmp	r1, #8
 800b4d2:	f63f af78 	bhi.w	800b3c6 <_strtod_l+0x19e>
 800b4d6:	3a30      	subs	r2, #48	@ 0x30
 800b4d8:	920e      	str	r2, [sp, #56]	@ 0x38
 800b4da:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b4dc:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b4de:	f04f 080a 	mov.w	r8, #10
 800b4e2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b4e4:	1c56      	adds	r6, r2, #1
 800b4e6:	9619      	str	r6, [sp, #100]	@ 0x64
 800b4e8:	7852      	ldrb	r2, [r2, #1]
 800b4ea:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b4ee:	f1be 0f09 	cmp.w	lr, #9
 800b4f2:	d939      	bls.n	800b568 <_strtod_l+0x340>
 800b4f4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b4f6:	1a76      	subs	r6, r6, r1
 800b4f8:	2e08      	cmp	r6, #8
 800b4fa:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b4fe:	dc03      	bgt.n	800b508 <_strtod_l+0x2e0>
 800b500:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b502:	4588      	cmp	r8, r1
 800b504:	bfa8      	it	ge
 800b506:	4688      	movge	r8, r1
 800b508:	f1bc 0f00 	cmp.w	ip, #0
 800b50c:	d001      	beq.n	800b512 <_strtod_l+0x2ea>
 800b50e:	f1c8 0800 	rsb	r8, r8, #0
 800b512:	2d00      	cmp	r5, #0
 800b514:	d14e      	bne.n	800b5b4 <_strtod_l+0x38c>
 800b516:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b518:	4308      	orrs	r0, r1
 800b51a:	f47f aebe 	bne.w	800b29a <_strtod_l+0x72>
 800b51e:	2b00      	cmp	r3, #0
 800b520:	f47f aed6 	bne.w	800b2d0 <_strtod_l+0xa8>
 800b524:	2a69      	cmp	r2, #105	@ 0x69
 800b526:	d028      	beq.n	800b57a <_strtod_l+0x352>
 800b528:	dc25      	bgt.n	800b576 <_strtod_l+0x34e>
 800b52a:	2a49      	cmp	r2, #73	@ 0x49
 800b52c:	d025      	beq.n	800b57a <_strtod_l+0x352>
 800b52e:	2a4e      	cmp	r2, #78	@ 0x4e
 800b530:	f47f aece 	bne.w	800b2d0 <_strtod_l+0xa8>
 800b534:	499b      	ldr	r1, [pc, #620]	@ (800b7a4 <_strtod_l+0x57c>)
 800b536:	a819      	add	r0, sp, #100	@ 0x64
 800b538:	f001 f97c 	bl	800c834 <__match>
 800b53c:	2800      	cmp	r0, #0
 800b53e:	f43f aec7 	beq.w	800b2d0 <_strtod_l+0xa8>
 800b542:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b544:	781b      	ldrb	r3, [r3, #0]
 800b546:	2b28      	cmp	r3, #40	@ 0x28
 800b548:	d12e      	bne.n	800b5a8 <_strtod_l+0x380>
 800b54a:	4997      	ldr	r1, [pc, #604]	@ (800b7a8 <_strtod_l+0x580>)
 800b54c:	aa1c      	add	r2, sp, #112	@ 0x70
 800b54e:	a819      	add	r0, sp, #100	@ 0x64
 800b550:	f001 f984 	bl	800c85c <__hexnan>
 800b554:	2805      	cmp	r0, #5
 800b556:	d127      	bne.n	800b5a8 <_strtod_l+0x380>
 800b558:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b55a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b55e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b562:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b566:	e698      	b.n	800b29a <_strtod_l+0x72>
 800b568:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b56a:	fb08 2101 	mla	r1, r8, r1, r2
 800b56e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b572:	920e      	str	r2, [sp, #56]	@ 0x38
 800b574:	e7b5      	b.n	800b4e2 <_strtod_l+0x2ba>
 800b576:	2a6e      	cmp	r2, #110	@ 0x6e
 800b578:	e7da      	b.n	800b530 <_strtod_l+0x308>
 800b57a:	498c      	ldr	r1, [pc, #560]	@ (800b7ac <_strtod_l+0x584>)
 800b57c:	a819      	add	r0, sp, #100	@ 0x64
 800b57e:	f001 f959 	bl	800c834 <__match>
 800b582:	2800      	cmp	r0, #0
 800b584:	f43f aea4 	beq.w	800b2d0 <_strtod_l+0xa8>
 800b588:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b58a:	4989      	ldr	r1, [pc, #548]	@ (800b7b0 <_strtod_l+0x588>)
 800b58c:	3b01      	subs	r3, #1
 800b58e:	a819      	add	r0, sp, #100	@ 0x64
 800b590:	9319      	str	r3, [sp, #100]	@ 0x64
 800b592:	f001 f94f 	bl	800c834 <__match>
 800b596:	b910      	cbnz	r0, 800b59e <_strtod_l+0x376>
 800b598:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b59a:	3301      	adds	r3, #1
 800b59c:	9319      	str	r3, [sp, #100]	@ 0x64
 800b59e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800b7c0 <_strtod_l+0x598>
 800b5a2:	f04f 0a00 	mov.w	sl, #0
 800b5a6:	e678      	b.n	800b29a <_strtod_l+0x72>
 800b5a8:	4882      	ldr	r0, [pc, #520]	@ (800b7b4 <_strtod_l+0x58c>)
 800b5aa:	f000 fe61 	bl	800c270 <nan>
 800b5ae:	ec5b ab10 	vmov	sl, fp, d0
 800b5b2:	e672      	b.n	800b29a <_strtod_l+0x72>
 800b5b4:	eba8 0309 	sub.w	r3, r8, r9
 800b5b8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b5ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800b5bc:	2f00      	cmp	r7, #0
 800b5be:	bf08      	it	eq
 800b5c0:	462f      	moveq	r7, r5
 800b5c2:	2d10      	cmp	r5, #16
 800b5c4:	462c      	mov	r4, r5
 800b5c6:	bfa8      	it	ge
 800b5c8:	2410      	movge	r4, #16
 800b5ca:	f7f4 ffbb 	bl	8000544 <__aeabi_ui2d>
 800b5ce:	2d09      	cmp	r5, #9
 800b5d0:	4682      	mov	sl, r0
 800b5d2:	468b      	mov	fp, r1
 800b5d4:	dc13      	bgt.n	800b5fe <_strtod_l+0x3d6>
 800b5d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	f43f ae5e 	beq.w	800b29a <_strtod_l+0x72>
 800b5de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5e0:	dd78      	ble.n	800b6d4 <_strtod_l+0x4ac>
 800b5e2:	2b16      	cmp	r3, #22
 800b5e4:	dc5f      	bgt.n	800b6a6 <_strtod_l+0x47e>
 800b5e6:	4974      	ldr	r1, [pc, #464]	@ (800b7b8 <_strtod_l+0x590>)
 800b5e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b5ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b5f0:	4652      	mov	r2, sl
 800b5f2:	465b      	mov	r3, fp
 800b5f4:	f7f5 f820 	bl	8000638 <__aeabi_dmul>
 800b5f8:	4682      	mov	sl, r0
 800b5fa:	468b      	mov	fp, r1
 800b5fc:	e64d      	b.n	800b29a <_strtod_l+0x72>
 800b5fe:	4b6e      	ldr	r3, [pc, #440]	@ (800b7b8 <_strtod_l+0x590>)
 800b600:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b604:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b608:	f7f5 f816 	bl	8000638 <__aeabi_dmul>
 800b60c:	4682      	mov	sl, r0
 800b60e:	9808      	ldr	r0, [sp, #32]
 800b610:	468b      	mov	fp, r1
 800b612:	f7f4 ff97 	bl	8000544 <__aeabi_ui2d>
 800b616:	4602      	mov	r2, r0
 800b618:	460b      	mov	r3, r1
 800b61a:	4650      	mov	r0, sl
 800b61c:	4659      	mov	r1, fp
 800b61e:	f7f4 fe55 	bl	80002cc <__adddf3>
 800b622:	2d0f      	cmp	r5, #15
 800b624:	4682      	mov	sl, r0
 800b626:	468b      	mov	fp, r1
 800b628:	ddd5      	ble.n	800b5d6 <_strtod_l+0x3ae>
 800b62a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b62c:	1b2c      	subs	r4, r5, r4
 800b62e:	441c      	add	r4, r3
 800b630:	2c00      	cmp	r4, #0
 800b632:	f340 8096 	ble.w	800b762 <_strtod_l+0x53a>
 800b636:	f014 030f 	ands.w	r3, r4, #15
 800b63a:	d00a      	beq.n	800b652 <_strtod_l+0x42a>
 800b63c:	495e      	ldr	r1, [pc, #376]	@ (800b7b8 <_strtod_l+0x590>)
 800b63e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b642:	4652      	mov	r2, sl
 800b644:	465b      	mov	r3, fp
 800b646:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b64a:	f7f4 fff5 	bl	8000638 <__aeabi_dmul>
 800b64e:	4682      	mov	sl, r0
 800b650:	468b      	mov	fp, r1
 800b652:	f034 040f 	bics.w	r4, r4, #15
 800b656:	d073      	beq.n	800b740 <_strtod_l+0x518>
 800b658:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b65c:	dd48      	ble.n	800b6f0 <_strtod_l+0x4c8>
 800b65e:	2400      	movs	r4, #0
 800b660:	46a0      	mov	r8, r4
 800b662:	940a      	str	r4, [sp, #40]	@ 0x28
 800b664:	46a1      	mov	r9, r4
 800b666:	9a05      	ldr	r2, [sp, #20]
 800b668:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800b7c0 <_strtod_l+0x598>
 800b66c:	2322      	movs	r3, #34	@ 0x22
 800b66e:	6013      	str	r3, [r2, #0]
 800b670:	f04f 0a00 	mov.w	sl, #0
 800b674:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b676:	2b00      	cmp	r3, #0
 800b678:	f43f ae0f 	beq.w	800b29a <_strtod_l+0x72>
 800b67c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b67e:	9805      	ldr	r0, [sp, #20]
 800b680:	f001 fa88 	bl	800cb94 <_Bfree>
 800b684:	9805      	ldr	r0, [sp, #20]
 800b686:	4649      	mov	r1, r9
 800b688:	f001 fa84 	bl	800cb94 <_Bfree>
 800b68c:	9805      	ldr	r0, [sp, #20]
 800b68e:	4641      	mov	r1, r8
 800b690:	f001 fa80 	bl	800cb94 <_Bfree>
 800b694:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b696:	9805      	ldr	r0, [sp, #20]
 800b698:	f001 fa7c 	bl	800cb94 <_Bfree>
 800b69c:	9805      	ldr	r0, [sp, #20]
 800b69e:	4621      	mov	r1, r4
 800b6a0:	f001 fa78 	bl	800cb94 <_Bfree>
 800b6a4:	e5f9      	b.n	800b29a <_strtod_l+0x72>
 800b6a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b6a8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b6ac:	4293      	cmp	r3, r2
 800b6ae:	dbbc      	blt.n	800b62a <_strtod_l+0x402>
 800b6b0:	4c41      	ldr	r4, [pc, #260]	@ (800b7b8 <_strtod_l+0x590>)
 800b6b2:	f1c5 050f 	rsb	r5, r5, #15
 800b6b6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b6ba:	4652      	mov	r2, sl
 800b6bc:	465b      	mov	r3, fp
 800b6be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b6c2:	f7f4 ffb9 	bl	8000638 <__aeabi_dmul>
 800b6c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6c8:	1b5d      	subs	r5, r3, r5
 800b6ca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b6ce:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b6d2:	e78f      	b.n	800b5f4 <_strtod_l+0x3cc>
 800b6d4:	3316      	adds	r3, #22
 800b6d6:	dba8      	blt.n	800b62a <_strtod_l+0x402>
 800b6d8:	4b37      	ldr	r3, [pc, #220]	@ (800b7b8 <_strtod_l+0x590>)
 800b6da:	eba9 0808 	sub.w	r8, r9, r8
 800b6de:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b6e2:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b6e6:	4650      	mov	r0, sl
 800b6e8:	4659      	mov	r1, fp
 800b6ea:	f7f5 f8cf 	bl	800088c <__aeabi_ddiv>
 800b6ee:	e783      	b.n	800b5f8 <_strtod_l+0x3d0>
 800b6f0:	4b32      	ldr	r3, [pc, #200]	@ (800b7bc <_strtod_l+0x594>)
 800b6f2:	9308      	str	r3, [sp, #32]
 800b6f4:	2300      	movs	r3, #0
 800b6f6:	1124      	asrs	r4, r4, #4
 800b6f8:	4650      	mov	r0, sl
 800b6fa:	4659      	mov	r1, fp
 800b6fc:	461e      	mov	r6, r3
 800b6fe:	2c01      	cmp	r4, #1
 800b700:	dc21      	bgt.n	800b746 <_strtod_l+0x51e>
 800b702:	b10b      	cbz	r3, 800b708 <_strtod_l+0x4e0>
 800b704:	4682      	mov	sl, r0
 800b706:	468b      	mov	fp, r1
 800b708:	492c      	ldr	r1, [pc, #176]	@ (800b7bc <_strtod_l+0x594>)
 800b70a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b70e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b712:	4652      	mov	r2, sl
 800b714:	465b      	mov	r3, fp
 800b716:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b71a:	f7f4 ff8d 	bl	8000638 <__aeabi_dmul>
 800b71e:	4b28      	ldr	r3, [pc, #160]	@ (800b7c0 <_strtod_l+0x598>)
 800b720:	460a      	mov	r2, r1
 800b722:	400b      	ands	r3, r1
 800b724:	4927      	ldr	r1, [pc, #156]	@ (800b7c4 <_strtod_l+0x59c>)
 800b726:	428b      	cmp	r3, r1
 800b728:	4682      	mov	sl, r0
 800b72a:	d898      	bhi.n	800b65e <_strtod_l+0x436>
 800b72c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b730:	428b      	cmp	r3, r1
 800b732:	bf86      	itte	hi
 800b734:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800b7c8 <_strtod_l+0x5a0>
 800b738:	f04f 3aff 	movhi.w	sl, #4294967295
 800b73c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b740:	2300      	movs	r3, #0
 800b742:	9308      	str	r3, [sp, #32]
 800b744:	e07a      	b.n	800b83c <_strtod_l+0x614>
 800b746:	07e2      	lsls	r2, r4, #31
 800b748:	d505      	bpl.n	800b756 <_strtod_l+0x52e>
 800b74a:	9b08      	ldr	r3, [sp, #32]
 800b74c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b750:	f7f4 ff72 	bl	8000638 <__aeabi_dmul>
 800b754:	2301      	movs	r3, #1
 800b756:	9a08      	ldr	r2, [sp, #32]
 800b758:	3208      	adds	r2, #8
 800b75a:	3601      	adds	r6, #1
 800b75c:	1064      	asrs	r4, r4, #1
 800b75e:	9208      	str	r2, [sp, #32]
 800b760:	e7cd      	b.n	800b6fe <_strtod_l+0x4d6>
 800b762:	d0ed      	beq.n	800b740 <_strtod_l+0x518>
 800b764:	4264      	negs	r4, r4
 800b766:	f014 020f 	ands.w	r2, r4, #15
 800b76a:	d00a      	beq.n	800b782 <_strtod_l+0x55a>
 800b76c:	4b12      	ldr	r3, [pc, #72]	@ (800b7b8 <_strtod_l+0x590>)
 800b76e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b772:	4650      	mov	r0, sl
 800b774:	4659      	mov	r1, fp
 800b776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b77a:	f7f5 f887 	bl	800088c <__aeabi_ddiv>
 800b77e:	4682      	mov	sl, r0
 800b780:	468b      	mov	fp, r1
 800b782:	1124      	asrs	r4, r4, #4
 800b784:	d0dc      	beq.n	800b740 <_strtod_l+0x518>
 800b786:	2c1f      	cmp	r4, #31
 800b788:	dd20      	ble.n	800b7cc <_strtod_l+0x5a4>
 800b78a:	2400      	movs	r4, #0
 800b78c:	46a0      	mov	r8, r4
 800b78e:	940a      	str	r4, [sp, #40]	@ 0x28
 800b790:	46a1      	mov	r9, r4
 800b792:	9a05      	ldr	r2, [sp, #20]
 800b794:	2322      	movs	r3, #34	@ 0x22
 800b796:	f04f 0a00 	mov.w	sl, #0
 800b79a:	f04f 0b00 	mov.w	fp, #0
 800b79e:	6013      	str	r3, [r2, #0]
 800b7a0:	e768      	b.n	800b674 <_strtod_l+0x44c>
 800b7a2:	bf00      	nop
 800b7a4:	0800e523 	.word	0x0800e523
 800b7a8:	0800e528 	.word	0x0800e528
 800b7ac:	0800e51a 	.word	0x0800e51a
 800b7b0:	0800e51d 	.word	0x0800e51d
 800b7b4:	0800e8cf 	.word	0x0800e8cf
 800b7b8:	0800e698 	.word	0x0800e698
 800b7bc:	0800e670 	.word	0x0800e670
 800b7c0:	7ff00000 	.word	0x7ff00000
 800b7c4:	7ca00000 	.word	0x7ca00000
 800b7c8:	7fefffff 	.word	0x7fefffff
 800b7cc:	f014 0310 	ands.w	r3, r4, #16
 800b7d0:	bf18      	it	ne
 800b7d2:	236a      	movne	r3, #106	@ 0x6a
 800b7d4:	4ea9      	ldr	r6, [pc, #676]	@ (800ba7c <_strtod_l+0x854>)
 800b7d6:	9308      	str	r3, [sp, #32]
 800b7d8:	4650      	mov	r0, sl
 800b7da:	4659      	mov	r1, fp
 800b7dc:	2300      	movs	r3, #0
 800b7de:	07e2      	lsls	r2, r4, #31
 800b7e0:	d504      	bpl.n	800b7ec <_strtod_l+0x5c4>
 800b7e2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b7e6:	f7f4 ff27 	bl	8000638 <__aeabi_dmul>
 800b7ea:	2301      	movs	r3, #1
 800b7ec:	1064      	asrs	r4, r4, #1
 800b7ee:	f106 0608 	add.w	r6, r6, #8
 800b7f2:	d1f4      	bne.n	800b7de <_strtod_l+0x5b6>
 800b7f4:	b10b      	cbz	r3, 800b7fa <_strtod_l+0x5d2>
 800b7f6:	4682      	mov	sl, r0
 800b7f8:	468b      	mov	fp, r1
 800b7fa:	9b08      	ldr	r3, [sp, #32]
 800b7fc:	b1b3      	cbz	r3, 800b82c <_strtod_l+0x604>
 800b7fe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b802:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b806:	2b00      	cmp	r3, #0
 800b808:	4659      	mov	r1, fp
 800b80a:	dd0f      	ble.n	800b82c <_strtod_l+0x604>
 800b80c:	2b1f      	cmp	r3, #31
 800b80e:	dd55      	ble.n	800b8bc <_strtod_l+0x694>
 800b810:	2b34      	cmp	r3, #52	@ 0x34
 800b812:	bfde      	ittt	le
 800b814:	f04f 33ff 	movle.w	r3, #4294967295
 800b818:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b81c:	4093      	lslle	r3, r2
 800b81e:	f04f 0a00 	mov.w	sl, #0
 800b822:	bfcc      	ite	gt
 800b824:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b828:	ea03 0b01 	andle.w	fp, r3, r1
 800b82c:	2200      	movs	r2, #0
 800b82e:	2300      	movs	r3, #0
 800b830:	4650      	mov	r0, sl
 800b832:	4659      	mov	r1, fp
 800b834:	f7f5 f968 	bl	8000b08 <__aeabi_dcmpeq>
 800b838:	2800      	cmp	r0, #0
 800b83a:	d1a6      	bne.n	800b78a <_strtod_l+0x562>
 800b83c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b83e:	9300      	str	r3, [sp, #0]
 800b840:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b842:	9805      	ldr	r0, [sp, #20]
 800b844:	462b      	mov	r3, r5
 800b846:	463a      	mov	r2, r7
 800b848:	f001 fa0c 	bl	800cc64 <__s2b>
 800b84c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b84e:	2800      	cmp	r0, #0
 800b850:	f43f af05 	beq.w	800b65e <_strtod_l+0x436>
 800b854:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b856:	2a00      	cmp	r2, #0
 800b858:	eba9 0308 	sub.w	r3, r9, r8
 800b85c:	bfa8      	it	ge
 800b85e:	2300      	movge	r3, #0
 800b860:	9312      	str	r3, [sp, #72]	@ 0x48
 800b862:	2400      	movs	r4, #0
 800b864:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b868:	9316      	str	r3, [sp, #88]	@ 0x58
 800b86a:	46a0      	mov	r8, r4
 800b86c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b86e:	9805      	ldr	r0, [sp, #20]
 800b870:	6859      	ldr	r1, [r3, #4]
 800b872:	f001 f94f 	bl	800cb14 <_Balloc>
 800b876:	4681      	mov	r9, r0
 800b878:	2800      	cmp	r0, #0
 800b87a:	f43f aef4 	beq.w	800b666 <_strtod_l+0x43e>
 800b87e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b880:	691a      	ldr	r2, [r3, #16]
 800b882:	3202      	adds	r2, #2
 800b884:	f103 010c 	add.w	r1, r3, #12
 800b888:	0092      	lsls	r2, r2, #2
 800b88a:	300c      	adds	r0, #12
 800b88c:	f000 fcdf 	bl	800c24e <memcpy>
 800b890:	ec4b ab10 	vmov	d0, sl, fp
 800b894:	9805      	ldr	r0, [sp, #20]
 800b896:	aa1c      	add	r2, sp, #112	@ 0x70
 800b898:	a91b      	add	r1, sp, #108	@ 0x6c
 800b89a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b89e:	f001 fd1d 	bl	800d2dc <__d2b>
 800b8a2:	901a      	str	r0, [sp, #104]	@ 0x68
 800b8a4:	2800      	cmp	r0, #0
 800b8a6:	f43f aede 	beq.w	800b666 <_strtod_l+0x43e>
 800b8aa:	9805      	ldr	r0, [sp, #20]
 800b8ac:	2101      	movs	r1, #1
 800b8ae:	f001 fa6f 	bl	800cd90 <__i2b>
 800b8b2:	4680      	mov	r8, r0
 800b8b4:	b948      	cbnz	r0, 800b8ca <_strtod_l+0x6a2>
 800b8b6:	f04f 0800 	mov.w	r8, #0
 800b8ba:	e6d4      	b.n	800b666 <_strtod_l+0x43e>
 800b8bc:	f04f 32ff 	mov.w	r2, #4294967295
 800b8c0:	fa02 f303 	lsl.w	r3, r2, r3
 800b8c4:	ea03 0a0a 	and.w	sl, r3, sl
 800b8c8:	e7b0      	b.n	800b82c <_strtod_l+0x604>
 800b8ca:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b8cc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b8ce:	2d00      	cmp	r5, #0
 800b8d0:	bfab      	itete	ge
 800b8d2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b8d4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b8d6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b8d8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b8da:	bfac      	ite	ge
 800b8dc:	18ef      	addge	r7, r5, r3
 800b8de:	1b5e      	sublt	r6, r3, r5
 800b8e0:	9b08      	ldr	r3, [sp, #32]
 800b8e2:	1aed      	subs	r5, r5, r3
 800b8e4:	4415      	add	r5, r2
 800b8e6:	4b66      	ldr	r3, [pc, #408]	@ (800ba80 <_strtod_l+0x858>)
 800b8e8:	3d01      	subs	r5, #1
 800b8ea:	429d      	cmp	r5, r3
 800b8ec:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b8f0:	da50      	bge.n	800b994 <_strtod_l+0x76c>
 800b8f2:	1b5b      	subs	r3, r3, r5
 800b8f4:	2b1f      	cmp	r3, #31
 800b8f6:	eba2 0203 	sub.w	r2, r2, r3
 800b8fa:	f04f 0101 	mov.w	r1, #1
 800b8fe:	dc3d      	bgt.n	800b97c <_strtod_l+0x754>
 800b900:	fa01 f303 	lsl.w	r3, r1, r3
 800b904:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b906:	2300      	movs	r3, #0
 800b908:	9310      	str	r3, [sp, #64]	@ 0x40
 800b90a:	18bd      	adds	r5, r7, r2
 800b90c:	9b08      	ldr	r3, [sp, #32]
 800b90e:	42af      	cmp	r7, r5
 800b910:	4416      	add	r6, r2
 800b912:	441e      	add	r6, r3
 800b914:	463b      	mov	r3, r7
 800b916:	bfa8      	it	ge
 800b918:	462b      	movge	r3, r5
 800b91a:	42b3      	cmp	r3, r6
 800b91c:	bfa8      	it	ge
 800b91e:	4633      	movge	r3, r6
 800b920:	2b00      	cmp	r3, #0
 800b922:	bfc2      	ittt	gt
 800b924:	1aed      	subgt	r5, r5, r3
 800b926:	1af6      	subgt	r6, r6, r3
 800b928:	1aff      	subgt	r7, r7, r3
 800b92a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	dd16      	ble.n	800b95e <_strtod_l+0x736>
 800b930:	4641      	mov	r1, r8
 800b932:	9805      	ldr	r0, [sp, #20]
 800b934:	461a      	mov	r2, r3
 800b936:	f001 faeb 	bl	800cf10 <__pow5mult>
 800b93a:	4680      	mov	r8, r0
 800b93c:	2800      	cmp	r0, #0
 800b93e:	d0ba      	beq.n	800b8b6 <_strtod_l+0x68e>
 800b940:	4601      	mov	r1, r0
 800b942:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b944:	9805      	ldr	r0, [sp, #20]
 800b946:	f001 fa39 	bl	800cdbc <__multiply>
 800b94a:	900e      	str	r0, [sp, #56]	@ 0x38
 800b94c:	2800      	cmp	r0, #0
 800b94e:	f43f ae8a 	beq.w	800b666 <_strtod_l+0x43e>
 800b952:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b954:	9805      	ldr	r0, [sp, #20]
 800b956:	f001 f91d 	bl	800cb94 <_Bfree>
 800b95a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b95c:	931a      	str	r3, [sp, #104]	@ 0x68
 800b95e:	2d00      	cmp	r5, #0
 800b960:	dc1d      	bgt.n	800b99e <_strtod_l+0x776>
 800b962:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b964:	2b00      	cmp	r3, #0
 800b966:	dd23      	ble.n	800b9b0 <_strtod_l+0x788>
 800b968:	4649      	mov	r1, r9
 800b96a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b96c:	9805      	ldr	r0, [sp, #20]
 800b96e:	f001 facf 	bl	800cf10 <__pow5mult>
 800b972:	4681      	mov	r9, r0
 800b974:	b9e0      	cbnz	r0, 800b9b0 <_strtod_l+0x788>
 800b976:	f04f 0900 	mov.w	r9, #0
 800b97a:	e674      	b.n	800b666 <_strtod_l+0x43e>
 800b97c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b980:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b984:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b988:	35e2      	adds	r5, #226	@ 0xe2
 800b98a:	fa01 f305 	lsl.w	r3, r1, r5
 800b98e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b990:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b992:	e7ba      	b.n	800b90a <_strtod_l+0x6e2>
 800b994:	2300      	movs	r3, #0
 800b996:	9310      	str	r3, [sp, #64]	@ 0x40
 800b998:	2301      	movs	r3, #1
 800b99a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b99c:	e7b5      	b.n	800b90a <_strtod_l+0x6e2>
 800b99e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b9a0:	9805      	ldr	r0, [sp, #20]
 800b9a2:	462a      	mov	r2, r5
 800b9a4:	f001 fb0e 	bl	800cfc4 <__lshift>
 800b9a8:	901a      	str	r0, [sp, #104]	@ 0x68
 800b9aa:	2800      	cmp	r0, #0
 800b9ac:	d1d9      	bne.n	800b962 <_strtod_l+0x73a>
 800b9ae:	e65a      	b.n	800b666 <_strtod_l+0x43e>
 800b9b0:	2e00      	cmp	r6, #0
 800b9b2:	dd07      	ble.n	800b9c4 <_strtod_l+0x79c>
 800b9b4:	4649      	mov	r1, r9
 800b9b6:	9805      	ldr	r0, [sp, #20]
 800b9b8:	4632      	mov	r2, r6
 800b9ba:	f001 fb03 	bl	800cfc4 <__lshift>
 800b9be:	4681      	mov	r9, r0
 800b9c0:	2800      	cmp	r0, #0
 800b9c2:	d0d8      	beq.n	800b976 <_strtod_l+0x74e>
 800b9c4:	2f00      	cmp	r7, #0
 800b9c6:	dd08      	ble.n	800b9da <_strtod_l+0x7b2>
 800b9c8:	4641      	mov	r1, r8
 800b9ca:	9805      	ldr	r0, [sp, #20]
 800b9cc:	463a      	mov	r2, r7
 800b9ce:	f001 faf9 	bl	800cfc4 <__lshift>
 800b9d2:	4680      	mov	r8, r0
 800b9d4:	2800      	cmp	r0, #0
 800b9d6:	f43f ae46 	beq.w	800b666 <_strtod_l+0x43e>
 800b9da:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b9dc:	9805      	ldr	r0, [sp, #20]
 800b9de:	464a      	mov	r2, r9
 800b9e0:	f001 fb78 	bl	800d0d4 <__mdiff>
 800b9e4:	4604      	mov	r4, r0
 800b9e6:	2800      	cmp	r0, #0
 800b9e8:	f43f ae3d 	beq.w	800b666 <_strtod_l+0x43e>
 800b9ec:	68c3      	ldr	r3, [r0, #12]
 800b9ee:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b9f0:	2300      	movs	r3, #0
 800b9f2:	60c3      	str	r3, [r0, #12]
 800b9f4:	4641      	mov	r1, r8
 800b9f6:	f001 fb51 	bl	800d09c <__mcmp>
 800b9fa:	2800      	cmp	r0, #0
 800b9fc:	da46      	bge.n	800ba8c <_strtod_l+0x864>
 800b9fe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba00:	ea53 030a 	orrs.w	r3, r3, sl
 800ba04:	d16c      	bne.n	800bae0 <_strtod_l+0x8b8>
 800ba06:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d168      	bne.n	800bae0 <_strtod_l+0x8b8>
 800ba0e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ba12:	0d1b      	lsrs	r3, r3, #20
 800ba14:	051b      	lsls	r3, r3, #20
 800ba16:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ba1a:	d961      	bls.n	800bae0 <_strtod_l+0x8b8>
 800ba1c:	6963      	ldr	r3, [r4, #20]
 800ba1e:	b913      	cbnz	r3, 800ba26 <_strtod_l+0x7fe>
 800ba20:	6923      	ldr	r3, [r4, #16]
 800ba22:	2b01      	cmp	r3, #1
 800ba24:	dd5c      	ble.n	800bae0 <_strtod_l+0x8b8>
 800ba26:	4621      	mov	r1, r4
 800ba28:	2201      	movs	r2, #1
 800ba2a:	9805      	ldr	r0, [sp, #20]
 800ba2c:	f001 faca 	bl	800cfc4 <__lshift>
 800ba30:	4641      	mov	r1, r8
 800ba32:	4604      	mov	r4, r0
 800ba34:	f001 fb32 	bl	800d09c <__mcmp>
 800ba38:	2800      	cmp	r0, #0
 800ba3a:	dd51      	ble.n	800bae0 <_strtod_l+0x8b8>
 800ba3c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ba40:	9a08      	ldr	r2, [sp, #32]
 800ba42:	0d1b      	lsrs	r3, r3, #20
 800ba44:	051b      	lsls	r3, r3, #20
 800ba46:	2a00      	cmp	r2, #0
 800ba48:	d06b      	beq.n	800bb22 <_strtod_l+0x8fa>
 800ba4a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ba4e:	d868      	bhi.n	800bb22 <_strtod_l+0x8fa>
 800ba50:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ba54:	f67f ae9d 	bls.w	800b792 <_strtod_l+0x56a>
 800ba58:	4b0a      	ldr	r3, [pc, #40]	@ (800ba84 <_strtod_l+0x85c>)
 800ba5a:	4650      	mov	r0, sl
 800ba5c:	4659      	mov	r1, fp
 800ba5e:	2200      	movs	r2, #0
 800ba60:	f7f4 fdea 	bl	8000638 <__aeabi_dmul>
 800ba64:	4b08      	ldr	r3, [pc, #32]	@ (800ba88 <_strtod_l+0x860>)
 800ba66:	400b      	ands	r3, r1
 800ba68:	4682      	mov	sl, r0
 800ba6a:	468b      	mov	fp, r1
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	f47f ae05 	bne.w	800b67c <_strtod_l+0x454>
 800ba72:	9a05      	ldr	r2, [sp, #20]
 800ba74:	2322      	movs	r3, #34	@ 0x22
 800ba76:	6013      	str	r3, [r2, #0]
 800ba78:	e600      	b.n	800b67c <_strtod_l+0x454>
 800ba7a:	bf00      	nop
 800ba7c:	0800e550 	.word	0x0800e550
 800ba80:	fffffc02 	.word	0xfffffc02
 800ba84:	39500000 	.word	0x39500000
 800ba88:	7ff00000 	.word	0x7ff00000
 800ba8c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800ba90:	d165      	bne.n	800bb5e <_strtod_l+0x936>
 800ba92:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ba94:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ba98:	b35a      	cbz	r2, 800baf2 <_strtod_l+0x8ca>
 800ba9a:	4a9f      	ldr	r2, [pc, #636]	@ (800bd18 <_strtod_l+0xaf0>)
 800ba9c:	4293      	cmp	r3, r2
 800ba9e:	d12b      	bne.n	800baf8 <_strtod_l+0x8d0>
 800baa0:	9b08      	ldr	r3, [sp, #32]
 800baa2:	4651      	mov	r1, sl
 800baa4:	b303      	cbz	r3, 800bae8 <_strtod_l+0x8c0>
 800baa6:	4b9d      	ldr	r3, [pc, #628]	@ (800bd1c <_strtod_l+0xaf4>)
 800baa8:	465a      	mov	r2, fp
 800baaa:	4013      	ands	r3, r2
 800baac:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800bab0:	f04f 32ff 	mov.w	r2, #4294967295
 800bab4:	d81b      	bhi.n	800baee <_strtod_l+0x8c6>
 800bab6:	0d1b      	lsrs	r3, r3, #20
 800bab8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800babc:	fa02 f303 	lsl.w	r3, r2, r3
 800bac0:	4299      	cmp	r1, r3
 800bac2:	d119      	bne.n	800baf8 <_strtod_l+0x8d0>
 800bac4:	4b96      	ldr	r3, [pc, #600]	@ (800bd20 <_strtod_l+0xaf8>)
 800bac6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bac8:	429a      	cmp	r2, r3
 800baca:	d102      	bne.n	800bad2 <_strtod_l+0x8aa>
 800bacc:	3101      	adds	r1, #1
 800bace:	f43f adca 	beq.w	800b666 <_strtod_l+0x43e>
 800bad2:	4b92      	ldr	r3, [pc, #584]	@ (800bd1c <_strtod_l+0xaf4>)
 800bad4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bad6:	401a      	ands	r2, r3
 800bad8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800badc:	f04f 0a00 	mov.w	sl, #0
 800bae0:	9b08      	ldr	r3, [sp, #32]
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d1b8      	bne.n	800ba58 <_strtod_l+0x830>
 800bae6:	e5c9      	b.n	800b67c <_strtod_l+0x454>
 800bae8:	f04f 33ff 	mov.w	r3, #4294967295
 800baec:	e7e8      	b.n	800bac0 <_strtod_l+0x898>
 800baee:	4613      	mov	r3, r2
 800baf0:	e7e6      	b.n	800bac0 <_strtod_l+0x898>
 800baf2:	ea53 030a 	orrs.w	r3, r3, sl
 800baf6:	d0a1      	beq.n	800ba3c <_strtod_l+0x814>
 800baf8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bafa:	b1db      	cbz	r3, 800bb34 <_strtod_l+0x90c>
 800bafc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bafe:	4213      	tst	r3, r2
 800bb00:	d0ee      	beq.n	800bae0 <_strtod_l+0x8b8>
 800bb02:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb04:	9a08      	ldr	r2, [sp, #32]
 800bb06:	4650      	mov	r0, sl
 800bb08:	4659      	mov	r1, fp
 800bb0a:	b1bb      	cbz	r3, 800bb3c <_strtod_l+0x914>
 800bb0c:	f7ff fb6b 	bl	800b1e6 <sulp>
 800bb10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bb14:	ec53 2b10 	vmov	r2, r3, d0
 800bb18:	f7f4 fbd8 	bl	80002cc <__adddf3>
 800bb1c:	4682      	mov	sl, r0
 800bb1e:	468b      	mov	fp, r1
 800bb20:	e7de      	b.n	800bae0 <_strtod_l+0x8b8>
 800bb22:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800bb26:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800bb2a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800bb2e:	f04f 3aff 	mov.w	sl, #4294967295
 800bb32:	e7d5      	b.n	800bae0 <_strtod_l+0x8b8>
 800bb34:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bb36:	ea13 0f0a 	tst.w	r3, sl
 800bb3a:	e7e1      	b.n	800bb00 <_strtod_l+0x8d8>
 800bb3c:	f7ff fb53 	bl	800b1e6 <sulp>
 800bb40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bb44:	ec53 2b10 	vmov	r2, r3, d0
 800bb48:	f7f4 fbbe 	bl	80002c8 <__aeabi_dsub>
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	2300      	movs	r3, #0
 800bb50:	4682      	mov	sl, r0
 800bb52:	468b      	mov	fp, r1
 800bb54:	f7f4 ffd8 	bl	8000b08 <__aeabi_dcmpeq>
 800bb58:	2800      	cmp	r0, #0
 800bb5a:	d0c1      	beq.n	800bae0 <_strtod_l+0x8b8>
 800bb5c:	e619      	b.n	800b792 <_strtod_l+0x56a>
 800bb5e:	4641      	mov	r1, r8
 800bb60:	4620      	mov	r0, r4
 800bb62:	f001 fc13 	bl	800d38c <__ratio>
 800bb66:	ec57 6b10 	vmov	r6, r7, d0
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bb70:	4630      	mov	r0, r6
 800bb72:	4639      	mov	r1, r7
 800bb74:	f7f4 ffdc 	bl	8000b30 <__aeabi_dcmple>
 800bb78:	2800      	cmp	r0, #0
 800bb7a:	d06f      	beq.n	800bc5c <_strtod_l+0xa34>
 800bb7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d17a      	bne.n	800bc78 <_strtod_l+0xa50>
 800bb82:	f1ba 0f00 	cmp.w	sl, #0
 800bb86:	d158      	bne.n	800bc3a <_strtod_l+0xa12>
 800bb88:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bb8a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d15a      	bne.n	800bc48 <_strtod_l+0xa20>
 800bb92:	4b64      	ldr	r3, [pc, #400]	@ (800bd24 <_strtod_l+0xafc>)
 800bb94:	2200      	movs	r2, #0
 800bb96:	4630      	mov	r0, r6
 800bb98:	4639      	mov	r1, r7
 800bb9a:	f7f4 ffbf 	bl	8000b1c <__aeabi_dcmplt>
 800bb9e:	2800      	cmp	r0, #0
 800bba0:	d159      	bne.n	800bc56 <_strtod_l+0xa2e>
 800bba2:	4630      	mov	r0, r6
 800bba4:	4639      	mov	r1, r7
 800bba6:	4b60      	ldr	r3, [pc, #384]	@ (800bd28 <_strtod_l+0xb00>)
 800bba8:	2200      	movs	r2, #0
 800bbaa:	f7f4 fd45 	bl	8000638 <__aeabi_dmul>
 800bbae:	4606      	mov	r6, r0
 800bbb0:	460f      	mov	r7, r1
 800bbb2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800bbb6:	9606      	str	r6, [sp, #24]
 800bbb8:	9307      	str	r3, [sp, #28]
 800bbba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bbbe:	4d57      	ldr	r5, [pc, #348]	@ (800bd1c <_strtod_l+0xaf4>)
 800bbc0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bbc4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bbc6:	401d      	ands	r5, r3
 800bbc8:	4b58      	ldr	r3, [pc, #352]	@ (800bd2c <_strtod_l+0xb04>)
 800bbca:	429d      	cmp	r5, r3
 800bbcc:	f040 80b2 	bne.w	800bd34 <_strtod_l+0xb0c>
 800bbd0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bbd2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800bbd6:	ec4b ab10 	vmov	d0, sl, fp
 800bbda:	f001 fb0f 	bl	800d1fc <__ulp>
 800bbde:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bbe2:	ec51 0b10 	vmov	r0, r1, d0
 800bbe6:	f7f4 fd27 	bl	8000638 <__aeabi_dmul>
 800bbea:	4652      	mov	r2, sl
 800bbec:	465b      	mov	r3, fp
 800bbee:	f7f4 fb6d 	bl	80002cc <__adddf3>
 800bbf2:	460b      	mov	r3, r1
 800bbf4:	4949      	ldr	r1, [pc, #292]	@ (800bd1c <_strtod_l+0xaf4>)
 800bbf6:	4a4e      	ldr	r2, [pc, #312]	@ (800bd30 <_strtod_l+0xb08>)
 800bbf8:	4019      	ands	r1, r3
 800bbfa:	4291      	cmp	r1, r2
 800bbfc:	4682      	mov	sl, r0
 800bbfe:	d942      	bls.n	800bc86 <_strtod_l+0xa5e>
 800bc00:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bc02:	4b47      	ldr	r3, [pc, #284]	@ (800bd20 <_strtod_l+0xaf8>)
 800bc04:	429a      	cmp	r2, r3
 800bc06:	d103      	bne.n	800bc10 <_strtod_l+0x9e8>
 800bc08:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bc0a:	3301      	adds	r3, #1
 800bc0c:	f43f ad2b 	beq.w	800b666 <_strtod_l+0x43e>
 800bc10:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800bd20 <_strtod_l+0xaf8>
 800bc14:	f04f 3aff 	mov.w	sl, #4294967295
 800bc18:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bc1a:	9805      	ldr	r0, [sp, #20]
 800bc1c:	f000 ffba 	bl	800cb94 <_Bfree>
 800bc20:	9805      	ldr	r0, [sp, #20]
 800bc22:	4649      	mov	r1, r9
 800bc24:	f000 ffb6 	bl	800cb94 <_Bfree>
 800bc28:	9805      	ldr	r0, [sp, #20]
 800bc2a:	4641      	mov	r1, r8
 800bc2c:	f000 ffb2 	bl	800cb94 <_Bfree>
 800bc30:	9805      	ldr	r0, [sp, #20]
 800bc32:	4621      	mov	r1, r4
 800bc34:	f000 ffae 	bl	800cb94 <_Bfree>
 800bc38:	e618      	b.n	800b86c <_strtod_l+0x644>
 800bc3a:	f1ba 0f01 	cmp.w	sl, #1
 800bc3e:	d103      	bne.n	800bc48 <_strtod_l+0xa20>
 800bc40:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	f43f ada5 	beq.w	800b792 <_strtod_l+0x56a>
 800bc48:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800bcf8 <_strtod_l+0xad0>
 800bc4c:	4f35      	ldr	r7, [pc, #212]	@ (800bd24 <_strtod_l+0xafc>)
 800bc4e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bc52:	2600      	movs	r6, #0
 800bc54:	e7b1      	b.n	800bbba <_strtod_l+0x992>
 800bc56:	4f34      	ldr	r7, [pc, #208]	@ (800bd28 <_strtod_l+0xb00>)
 800bc58:	2600      	movs	r6, #0
 800bc5a:	e7aa      	b.n	800bbb2 <_strtod_l+0x98a>
 800bc5c:	4b32      	ldr	r3, [pc, #200]	@ (800bd28 <_strtod_l+0xb00>)
 800bc5e:	4630      	mov	r0, r6
 800bc60:	4639      	mov	r1, r7
 800bc62:	2200      	movs	r2, #0
 800bc64:	f7f4 fce8 	bl	8000638 <__aeabi_dmul>
 800bc68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bc6a:	4606      	mov	r6, r0
 800bc6c:	460f      	mov	r7, r1
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d09f      	beq.n	800bbb2 <_strtod_l+0x98a>
 800bc72:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800bc76:	e7a0      	b.n	800bbba <_strtod_l+0x992>
 800bc78:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800bd00 <_strtod_l+0xad8>
 800bc7c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bc80:	ec57 6b17 	vmov	r6, r7, d7
 800bc84:	e799      	b.n	800bbba <_strtod_l+0x992>
 800bc86:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800bc8a:	9b08      	ldr	r3, [sp, #32]
 800bc8c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d1c1      	bne.n	800bc18 <_strtod_l+0x9f0>
 800bc94:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bc98:	0d1b      	lsrs	r3, r3, #20
 800bc9a:	051b      	lsls	r3, r3, #20
 800bc9c:	429d      	cmp	r5, r3
 800bc9e:	d1bb      	bne.n	800bc18 <_strtod_l+0x9f0>
 800bca0:	4630      	mov	r0, r6
 800bca2:	4639      	mov	r1, r7
 800bca4:	f7f5 f800 	bl	8000ca8 <__aeabi_d2lz>
 800bca8:	f7f4 fc98 	bl	80005dc <__aeabi_l2d>
 800bcac:	4602      	mov	r2, r0
 800bcae:	460b      	mov	r3, r1
 800bcb0:	4630      	mov	r0, r6
 800bcb2:	4639      	mov	r1, r7
 800bcb4:	f7f4 fb08 	bl	80002c8 <__aeabi_dsub>
 800bcb8:	460b      	mov	r3, r1
 800bcba:	4602      	mov	r2, r0
 800bcbc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800bcc0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800bcc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bcc6:	ea46 060a 	orr.w	r6, r6, sl
 800bcca:	431e      	orrs	r6, r3
 800bccc:	d06f      	beq.n	800bdae <_strtod_l+0xb86>
 800bcce:	a30e      	add	r3, pc, #56	@ (adr r3, 800bd08 <_strtod_l+0xae0>)
 800bcd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcd4:	f7f4 ff22 	bl	8000b1c <__aeabi_dcmplt>
 800bcd8:	2800      	cmp	r0, #0
 800bcda:	f47f accf 	bne.w	800b67c <_strtod_l+0x454>
 800bcde:	a30c      	add	r3, pc, #48	@ (adr r3, 800bd10 <_strtod_l+0xae8>)
 800bce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bce8:	f7f4 ff36 	bl	8000b58 <__aeabi_dcmpgt>
 800bcec:	2800      	cmp	r0, #0
 800bcee:	d093      	beq.n	800bc18 <_strtod_l+0x9f0>
 800bcf0:	e4c4      	b.n	800b67c <_strtod_l+0x454>
 800bcf2:	bf00      	nop
 800bcf4:	f3af 8000 	nop.w
 800bcf8:	00000000 	.word	0x00000000
 800bcfc:	bff00000 	.word	0xbff00000
 800bd00:	00000000 	.word	0x00000000
 800bd04:	3ff00000 	.word	0x3ff00000
 800bd08:	94a03595 	.word	0x94a03595
 800bd0c:	3fdfffff 	.word	0x3fdfffff
 800bd10:	35afe535 	.word	0x35afe535
 800bd14:	3fe00000 	.word	0x3fe00000
 800bd18:	000fffff 	.word	0x000fffff
 800bd1c:	7ff00000 	.word	0x7ff00000
 800bd20:	7fefffff 	.word	0x7fefffff
 800bd24:	3ff00000 	.word	0x3ff00000
 800bd28:	3fe00000 	.word	0x3fe00000
 800bd2c:	7fe00000 	.word	0x7fe00000
 800bd30:	7c9fffff 	.word	0x7c9fffff
 800bd34:	9b08      	ldr	r3, [sp, #32]
 800bd36:	b323      	cbz	r3, 800bd82 <_strtod_l+0xb5a>
 800bd38:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800bd3c:	d821      	bhi.n	800bd82 <_strtod_l+0xb5a>
 800bd3e:	a328      	add	r3, pc, #160	@ (adr r3, 800bde0 <_strtod_l+0xbb8>)
 800bd40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd44:	4630      	mov	r0, r6
 800bd46:	4639      	mov	r1, r7
 800bd48:	f7f4 fef2 	bl	8000b30 <__aeabi_dcmple>
 800bd4c:	b1a0      	cbz	r0, 800bd78 <_strtod_l+0xb50>
 800bd4e:	4639      	mov	r1, r7
 800bd50:	4630      	mov	r0, r6
 800bd52:	f7f4 ff21 	bl	8000b98 <__aeabi_d2uiz>
 800bd56:	2801      	cmp	r0, #1
 800bd58:	bf38      	it	cc
 800bd5a:	2001      	movcc	r0, #1
 800bd5c:	f7f4 fbf2 	bl	8000544 <__aeabi_ui2d>
 800bd60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd62:	4606      	mov	r6, r0
 800bd64:	460f      	mov	r7, r1
 800bd66:	b9fb      	cbnz	r3, 800bda8 <_strtod_l+0xb80>
 800bd68:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bd6c:	9014      	str	r0, [sp, #80]	@ 0x50
 800bd6e:	9315      	str	r3, [sp, #84]	@ 0x54
 800bd70:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800bd74:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bd78:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bd7a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800bd7e:	1b5b      	subs	r3, r3, r5
 800bd80:	9311      	str	r3, [sp, #68]	@ 0x44
 800bd82:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800bd86:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800bd8a:	f001 fa37 	bl	800d1fc <__ulp>
 800bd8e:	4650      	mov	r0, sl
 800bd90:	ec53 2b10 	vmov	r2, r3, d0
 800bd94:	4659      	mov	r1, fp
 800bd96:	f7f4 fc4f 	bl	8000638 <__aeabi_dmul>
 800bd9a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800bd9e:	f7f4 fa95 	bl	80002cc <__adddf3>
 800bda2:	4682      	mov	sl, r0
 800bda4:	468b      	mov	fp, r1
 800bda6:	e770      	b.n	800bc8a <_strtod_l+0xa62>
 800bda8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800bdac:	e7e0      	b.n	800bd70 <_strtod_l+0xb48>
 800bdae:	a30e      	add	r3, pc, #56	@ (adr r3, 800bde8 <_strtod_l+0xbc0>)
 800bdb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdb4:	f7f4 feb2 	bl	8000b1c <__aeabi_dcmplt>
 800bdb8:	e798      	b.n	800bcec <_strtod_l+0xac4>
 800bdba:	2300      	movs	r3, #0
 800bdbc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bdbe:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800bdc0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bdc2:	6013      	str	r3, [r2, #0]
 800bdc4:	f7ff ba6d 	b.w	800b2a2 <_strtod_l+0x7a>
 800bdc8:	2a65      	cmp	r2, #101	@ 0x65
 800bdca:	f43f ab66 	beq.w	800b49a <_strtod_l+0x272>
 800bdce:	2a45      	cmp	r2, #69	@ 0x45
 800bdd0:	f43f ab63 	beq.w	800b49a <_strtod_l+0x272>
 800bdd4:	2301      	movs	r3, #1
 800bdd6:	f7ff bb9e 	b.w	800b516 <_strtod_l+0x2ee>
 800bdda:	bf00      	nop
 800bddc:	f3af 8000 	nop.w
 800bde0:	ffc00000 	.word	0xffc00000
 800bde4:	41dfffff 	.word	0x41dfffff
 800bde8:	94a03595 	.word	0x94a03595
 800bdec:	3fcfffff 	.word	0x3fcfffff

0800bdf0 <strtof>:
 800bdf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdf4:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 800beb4 <strtof+0xc4>
 800bdf8:	4b29      	ldr	r3, [pc, #164]	@ (800bea0 <strtof+0xb0>)
 800bdfa:	460a      	mov	r2, r1
 800bdfc:	ed2d 8b02 	vpush	{d8}
 800be00:	4601      	mov	r1, r0
 800be02:	f8d8 0000 	ldr.w	r0, [r8]
 800be06:	f7ff fa0f 	bl	800b228 <_strtod_l>
 800be0a:	ec55 4b10 	vmov	r4, r5, d0
 800be0e:	4622      	mov	r2, r4
 800be10:	462b      	mov	r3, r5
 800be12:	4620      	mov	r0, r4
 800be14:	4629      	mov	r1, r5
 800be16:	f7f4 fea9 	bl	8000b6c <__aeabi_dcmpun>
 800be1a:	b190      	cbz	r0, 800be42 <strtof+0x52>
 800be1c:	2d00      	cmp	r5, #0
 800be1e:	4821      	ldr	r0, [pc, #132]	@ (800bea4 <strtof+0xb4>)
 800be20:	da09      	bge.n	800be36 <strtof+0x46>
 800be22:	f000 fa2d 	bl	800c280 <nanf>
 800be26:	eeb1 8a40 	vneg.f32	s16, s0
 800be2a:	eeb0 0a48 	vmov.f32	s0, s16
 800be2e:	ecbd 8b02 	vpop	{d8}
 800be32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be36:	ecbd 8b02 	vpop	{d8}
 800be3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be3e:	f000 ba1f 	b.w	800c280 <nanf>
 800be42:	4620      	mov	r0, r4
 800be44:	4629      	mov	r1, r5
 800be46:	f7f4 fec7 	bl	8000bd8 <__aeabi_d2f>
 800be4a:	ee08 0a10 	vmov	s16, r0
 800be4e:	eddf 7a16 	vldr	s15, [pc, #88]	@ 800bea8 <strtof+0xb8>
 800be52:	eeb0 7ac8 	vabs.f32	s14, s16
 800be56:	eeb4 7a67 	vcmp.f32	s14, s15
 800be5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be5e:	dd11      	ble.n	800be84 <strtof+0x94>
 800be60:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 800be64:	4b11      	ldr	r3, [pc, #68]	@ (800beac <strtof+0xbc>)
 800be66:	f04f 32ff 	mov.w	r2, #4294967295
 800be6a:	4620      	mov	r0, r4
 800be6c:	4639      	mov	r1, r7
 800be6e:	f7f4 fe7d 	bl	8000b6c <__aeabi_dcmpun>
 800be72:	b980      	cbnz	r0, 800be96 <strtof+0xa6>
 800be74:	4b0d      	ldr	r3, [pc, #52]	@ (800beac <strtof+0xbc>)
 800be76:	f04f 32ff 	mov.w	r2, #4294967295
 800be7a:	4620      	mov	r0, r4
 800be7c:	4639      	mov	r1, r7
 800be7e:	f7f4 fe57 	bl	8000b30 <__aeabi_dcmple>
 800be82:	b940      	cbnz	r0, 800be96 <strtof+0xa6>
 800be84:	ee18 3a10 	vmov	r3, s16
 800be88:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800be8c:	d1cd      	bne.n	800be2a <strtof+0x3a>
 800be8e:	4b08      	ldr	r3, [pc, #32]	@ (800beb0 <strtof+0xc0>)
 800be90:	402b      	ands	r3, r5
 800be92:	2b00      	cmp	r3, #0
 800be94:	d0c9      	beq.n	800be2a <strtof+0x3a>
 800be96:	f8d8 3000 	ldr.w	r3, [r8]
 800be9a:	2222      	movs	r2, #34	@ 0x22
 800be9c:	601a      	str	r2, [r3, #0]
 800be9e:	e7c4      	b.n	800be2a <strtof+0x3a>
 800bea0:	20000044 	.word	0x20000044
 800bea4:	0800e8cf 	.word	0x0800e8cf
 800bea8:	7f7fffff 	.word	0x7f7fffff
 800beac:	7fefffff 	.word	0x7fefffff
 800beb0:	7ff00000 	.word	0x7ff00000
 800beb4:	200001b0 	.word	0x200001b0

0800beb8 <std>:
 800beb8:	2300      	movs	r3, #0
 800beba:	b510      	push	{r4, lr}
 800bebc:	4604      	mov	r4, r0
 800bebe:	e9c0 3300 	strd	r3, r3, [r0]
 800bec2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bec6:	6083      	str	r3, [r0, #8]
 800bec8:	8181      	strh	r1, [r0, #12]
 800beca:	6643      	str	r3, [r0, #100]	@ 0x64
 800becc:	81c2      	strh	r2, [r0, #14]
 800bece:	6183      	str	r3, [r0, #24]
 800bed0:	4619      	mov	r1, r3
 800bed2:	2208      	movs	r2, #8
 800bed4:	305c      	adds	r0, #92	@ 0x5c
 800bed6:	f000 f92d 	bl	800c134 <memset>
 800beda:	4b0d      	ldr	r3, [pc, #52]	@ (800bf10 <std+0x58>)
 800bedc:	6263      	str	r3, [r4, #36]	@ 0x24
 800bede:	4b0d      	ldr	r3, [pc, #52]	@ (800bf14 <std+0x5c>)
 800bee0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bee2:	4b0d      	ldr	r3, [pc, #52]	@ (800bf18 <std+0x60>)
 800bee4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bee6:	4b0d      	ldr	r3, [pc, #52]	@ (800bf1c <std+0x64>)
 800bee8:	6323      	str	r3, [r4, #48]	@ 0x30
 800beea:	4b0d      	ldr	r3, [pc, #52]	@ (800bf20 <std+0x68>)
 800beec:	6224      	str	r4, [r4, #32]
 800beee:	429c      	cmp	r4, r3
 800bef0:	d006      	beq.n	800bf00 <std+0x48>
 800bef2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bef6:	4294      	cmp	r4, r2
 800bef8:	d002      	beq.n	800bf00 <std+0x48>
 800befa:	33d0      	adds	r3, #208	@ 0xd0
 800befc:	429c      	cmp	r4, r3
 800befe:	d105      	bne.n	800bf0c <std+0x54>
 800bf00:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bf04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf08:	f000 b99e 	b.w	800c248 <__retarget_lock_init_recursive>
 800bf0c:	bd10      	pop	{r4, pc}
 800bf0e:	bf00      	nop
 800bf10:	0800c03d 	.word	0x0800c03d
 800bf14:	0800c05f 	.word	0x0800c05f
 800bf18:	0800c097 	.word	0x0800c097
 800bf1c:	0800c0bb 	.word	0x0800c0bb
 800bf20:	20002338 	.word	0x20002338

0800bf24 <stdio_exit_handler>:
 800bf24:	4a02      	ldr	r2, [pc, #8]	@ (800bf30 <stdio_exit_handler+0xc>)
 800bf26:	4903      	ldr	r1, [pc, #12]	@ (800bf34 <stdio_exit_handler+0x10>)
 800bf28:	4803      	ldr	r0, [pc, #12]	@ (800bf38 <stdio_exit_handler+0x14>)
 800bf2a:	f000 b869 	b.w	800c000 <_fwalk_sglue>
 800bf2e:	bf00      	nop
 800bf30:	20000038 	.word	0x20000038
 800bf34:	0800db65 	.word	0x0800db65
 800bf38:	200001b4 	.word	0x200001b4

0800bf3c <cleanup_stdio>:
 800bf3c:	6841      	ldr	r1, [r0, #4]
 800bf3e:	4b0c      	ldr	r3, [pc, #48]	@ (800bf70 <cleanup_stdio+0x34>)
 800bf40:	4299      	cmp	r1, r3
 800bf42:	b510      	push	{r4, lr}
 800bf44:	4604      	mov	r4, r0
 800bf46:	d001      	beq.n	800bf4c <cleanup_stdio+0x10>
 800bf48:	f001 fe0c 	bl	800db64 <_fflush_r>
 800bf4c:	68a1      	ldr	r1, [r4, #8]
 800bf4e:	4b09      	ldr	r3, [pc, #36]	@ (800bf74 <cleanup_stdio+0x38>)
 800bf50:	4299      	cmp	r1, r3
 800bf52:	d002      	beq.n	800bf5a <cleanup_stdio+0x1e>
 800bf54:	4620      	mov	r0, r4
 800bf56:	f001 fe05 	bl	800db64 <_fflush_r>
 800bf5a:	68e1      	ldr	r1, [r4, #12]
 800bf5c:	4b06      	ldr	r3, [pc, #24]	@ (800bf78 <cleanup_stdio+0x3c>)
 800bf5e:	4299      	cmp	r1, r3
 800bf60:	d004      	beq.n	800bf6c <cleanup_stdio+0x30>
 800bf62:	4620      	mov	r0, r4
 800bf64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf68:	f001 bdfc 	b.w	800db64 <_fflush_r>
 800bf6c:	bd10      	pop	{r4, pc}
 800bf6e:	bf00      	nop
 800bf70:	20002338 	.word	0x20002338
 800bf74:	200023a0 	.word	0x200023a0
 800bf78:	20002408 	.word	0x20002408

0800bf7c <global_stdio_init.part.0>:
 800bf7c:	b510      	push	{r4, lr}
 800bf7e:	4b0b      	ldr	r3, [pc, #44]	@ (800bfac <global_stdio_init.part.0+0x30>)
 800bf80:	4c0b      	ldr	r4, [pc, #44]	@ (800bfb0 <global_stdio_init.part.0+0x34>)
 800bf82:	4a0c      	ldr	r2, [pc, #48]	@ (800bfb4 <global_stdio_init.part.0+0x38>)
 800bf84:	601a      	str	r2, [r3, #0]
 800bf86:	4620      	mov	r0, r4
 800bf88:	2200      	movs	r2, #0
 800bf8a:	2104      	movs	r1, #4
 800bf8c:	f7ff ff94 	bl	800beb8 <std>
 800bf90:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bf94:	2201      	movs	r2, #1
 800bf96:	2109      	movs	r1, #9
 800bf98:	f7ff ff8e 	bl	800beb8 <std>
 800bf9c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bfa0:	2202      	movs	r2, #2
 800bfa2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bfa6:	2112      	movs	r1, #18
 800bfa8:	f7ff bf86 	b.w	800beb8 <std>
 800bfac:	20002470 	.word	0x20002470
 800bfb0:	20002338 	.word	0x20002338
 800bfb4:	0800bf25 	.word	0x0800bf25

0800bfb8 <__sfp_lock_acquire>:
 800bfb8:	4801      	ldr	r0, [pc, #4]	@ (800bfc0 <__sfp_lock_acquire+0x8>)
 800bfba:	f000 b946 	b.w	800c24a <__retarget_lock_acquire_recursive>
 800bfbe:	bf00      	nop
 800bfc0:	20002479 	.word	0x20002479

0800bfc4 <__sfp_lock_release>:
 800bfc4:	4801      	ldr	r0, [pc, #4]	@ (800bfcc <__sfp_lock_release+0x8>)
 800bfc6:	f000 b941 	b.w	800c24c <__retarget_lock_release_recursive>
 800bfca:	bf00      	nop
 800bfcc:	20002479 	.word	0x20002479

0800bfd0 <__sinit>:
 800bfd0:	b510      	push	{r4, lr}
 800bfd2:	4604      	mov	r4, r0
 800bfd4:	f7ff fff0 	bl	800bfb8 <__sfp_lock_acquire>
 800bfd8:	6a23      	ldr	r3, [r4, #32]
 800bfda:	b11b      	cbz	r3, 800bfe4 <__sinit+0x14>
 800bfdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bfe0:	f7ff bff0 	b.w	800bfc4 <__sfp_lock_release>
 800bfe4:	4b04      	ldr	r3, [pc, #16]	@ (800bff8 <__sinit+0x28>)
 800bfe6:	6223      	str	r3, [r4, #32]
 800bfe8:	4b04      	ldr	r3, [pc, #16]	@ (800bffc <__sinit+0x2c>)
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d1f5      	bne.n	800bfdc <__sinit+0xc>
 800bff0:	f7ff ffc4 	bl	800bf7c <global_stdio_init.part.0>
 800bff4:	e7f2      	b.n	800bfdc <__sinit+0xc>
 800bff6:	bf00      	nop
 800bff8:	0800bf3d 	.word	0x0800bf3d
 800bffc:	20002470 	.word	0x20002470

0800c000 <_fwalk_sglue>:
 800c000:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c004:	4607      	mov	r7, r0
 800c006:	4688      	mov	r8, r1
 800c008:	4614      	mov	r4, r2
 800c00a:	2600      	movs	r6, #0
 800c00c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c010:	f1b9 0901 	subs.w	r9, r9, #1
 800c014:	d505      	bpl.n	800c022 <_fwalk_sglue+0x22>
 800c016:	6824      	ldr	r4, [r4, #0]
 800c018:	2c00      	cmp	r4, #0
 800c01a:	d1f7      	bne.n	800c00c <_fwalk_sglue+0xc>
 800c01c:	4630      	mov	r0, r6
 800c01e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c022:	89ab      	ldrh	r3, [r5, #12]
 800c024:	2b01      	cmp	r3, #1
 800c026:	d907      	bls.n	800c038 <_fwalk_sglue+0x38>
 800c028:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c02c:	3301      	adds	r3, #1
 800c02e:	d003      	beq.n	800c038 <_fwalk_sglue+0x38>
 800c030:	4629      	mov	r1, r5
 800c032:	4638      	mov	r0, r7
 800c034:	47c0      	blx	r8
 800c036:	4306      	orrs	r6, r0
 800c038:	3568      	adds	r5, #104	@ 0x68
 800c03a:	e7e9      	b.n	800c010 <_fwalk_sglue+0x10>

0800c03c <__sread>:
 800c03c:	b510      	push	{r4, lr}
 800c03e:	460c      	mov	r4, r1
 800c040:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c044:	f000 f8b2 	bl	800c1ac <_read_r>
 800c048:	2800      	cmp	r0, #0
 800c04a:	bfab      	itete	ge
 800c04c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c04e:	89a3      	ldrhlt	r3, [r4, #12]
 800c050:	181b      	addge	r3, r3, r0
 800c052:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c056:	bfac      	ite	ge
 800c058:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c05a:	81a3      	strhlt	r3, [r4, #12]
 800c05c:	bd10      	pop	{r4, pc}

0800c05e <__swrite>:
 800c05e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c062:	461f      	mov	r7, r3
 800c064:	898b      	ldrh	r3, [r1, #12]
 800c066:	05db      	lsls	r3, r3, #23
 800c068:	4605      	mov	r5, r0
 800c06a:	460c      	mov	r4, r1
 800c06c:	4616      	mov	r6, r2
 800c06e:	d505      	bpl.n	800c07c <__swrite+0x1e>
 800c070:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c074:	2302      	movs	r3, #2
 800c076:	2200      	movs	r2, #0
 800c078:	f000 f886 	bl	800c188 <_lseek_r>
 800c07c:	89a3      	ldrh	r3, [r4, #12]
 800c07e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c082:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c086:	81a3      	strh	r3, [r4, #12]
 800c088:	4632      	mov	r2, r6
 800c08a:	463b      	mov	r3, r7
 800c08c:	4628      	mov	r0, r5
 800c08e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c092:	f000 b89d 	b.w	800c1d0 <_write_r>

0800c096 <__sseek>:
 800c096:	b510      	push	{r4, lr}
 800c098:	460c      	mov	r4, r1
 800c09a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c09e:	f000 f873 	bl	800c188 <_lseek_r>
 800c0a2:	1c43      	adds	r3, r0, #1
 800c0a4:	89a3      	ldrh	r3, [r4, #12]
 800c0a6:	bf15      	itete	ne
 800c0a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c0aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c0ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c0b2:	81a3      	strheq	r3, [r4, #12]
 800c0b4:	bf18      	it	ne
 800c0b6:	81a3      	strhne	r3, [r4, #12]
 800c0b8:	bd10      	pop	{r4, pc}

0800c0ba <__sclose>:
 800c0ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0be:	f000 b853 	b.w	800c168 <_close_r>

0800c0c2 <_vsniprintf_r>:
 800c0c2:	b530      	push	{r4, r5, lr}
 800c0c4:	4614      	mov	r4, r2
 800c0c6:	2c00      	cmp	r4, #0
 800c0c8:	b09b      	sub	sp, #108	@ 0x6c
 800c0ca:	4605      	mov	r5, r0
 800c0cc:	461a      	mov	r2, r3
 800c0ce:	da05      	bge.n	800c0dc <_vsniprintf_r+0x1a>
 800c0d0:	238b      	movs	r3, #139	@ 0x8b
 800c0d2:	6003      	str	r3, [r0, #0]
 800c0d4:	f04f 30ff 	mov.w	r0, #4294967295
 800c0d8:	b01b      	add	sp, #108	@ 0x6c
 800c0da:	bd30      	pop	{r4, r5, pc}
 800c0dc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c0e0:	f8ad 300c 	strh.w	r3, [sp, #12]
 800c0e4:	bf14      	ite	ne
 800c0e6:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c0ea:	4623      	moveq	r3, r4
 800c0ec:	9302      	str	r3, [sp, #8]
 800c0ee:	9305      	str	r3, [sp, #20]
 800c0f0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c0f4:	9100      	str	r1, [sp, #0]
 800c0f6:	9104      	str	r1, [sp, #16]
 800c0f8:	f8ad 300e 	strh.w	r3, [sp, #14]
 800c0fc:	4669      	mov	r1, sp
 800c0fe:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800c100:	f001 fa22 	bl	800d548 <_svfiprintf_r>
 800c104:	1c43      	adds	r3, r0, #1
 800c106:	bfbc      	itt	lt
 800c108:	238b      	movlt	r3, #139	@ 0x8b
 800c10a:	602b      	strlt	r3, [r5, #0]
 800c10c:	2c00      	cmp	r4, #0
 800c10e:	d0e3      	beq.n	800c0d8 <_vsniprintf_r+0x16>
 800c110:	9b00      	ldr	r3, [sp, #0]
 800c112:	2200      	movs	r2, #0
 800c114:	701a      	strb	r2, [r3, #0]
 800c116:	e7df      	b.n	800c0d8 <_vsniprintf_r+0x16>

0800c118 <vsniprintf>:
 800c118:	b507      	push	{r0, r1, r2, lr}
 800c11a:	9300      	str	r3, [sp, #0]
 800c11c:	4613      	mov	r3, r2
 800c11e:	460a      	mov	r2, r1
 800c120:	4601      	mov	r1, r0
 800c122:	4803      	ldr	r0, [pc, #12]	@ (800c130 <vsniprintf+0x18>)
 800c124:	6800      	ldr	r0, [r0, #0]
 800c126:	f7ff ffcc 	bl	800c0c2 <_vsniprintf_r>
 800c12a:	b003      	add	sp, #12
 800c12c:	f85d fb04 	ldr.w	pc, [sp], #4
 800c130:	200001b0 	.word	0x200001b0

0800c134 <memset>:
 800c134:	4402      	add	r2, r0
 800c136:	4603      	mov	r3, r0
 800c138:	4293      	cmp	r3, r2
 800c13a:	d100      	bne.n	800c13e <memset+0xa>
 800c13c:	4770      	bx	lr
 800c13e:	f803 1b01 	strb.w	r1, [r3], #1
 800c142:	e7f9      	b.n	800c138 <memset+0x4>

0800c144 <strncmp>:
 800c144:	b510      	push	{r4, lr}
 800c146:	b16a      	cbz	r2, 800c164 <strncmp+0x20>
 800c148:	3901      	subs	r1, #1
 800c14a:	1884      	adds	r4, r0, r2
 800c14c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c150:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c154:	429a      	cmp	r2, r3
 800c156:	d103      	bne.n	800c160 <strncmp+0x1c>
 800c158:	42a0      	cmp	r0, r4
 800c15a:	d001      	beq.n	800c160 <strncmp+0x1c>
 800c15c:	2a00      	cmp	r2, #0
 800c15e:	d1f5      	bne.n	800c14c <strncmp+0x8>
 800c160:	1ad0      	subs	r0, r2, r3
 800c162:	bd10      	pop	{r4, pc}
 800c164:	4610      	mov	r0, r2
 800c166:	e7fc      	b.n	800c162 <strncmp+0x1e>

0800c168 <_close_r>:
 800c168:	b538      	push	{r3, r4, r5, lr}
 800c16a:	4d06      	ldr	r5, [pc, #24]	@ (800c184 <_close_r+0x1c>)
 800c16c:	2300      	movs	r3, #0
 800c16e:	4604      	mov	r4, r0
 800c170:	4608      	mov	r0, r1
 800c172:	602b      	str	r3, [r5, #0]
 800c174:	f7f6 fa40 	bl	80025f8 <_close>
 800c178:	1c43      	adds	r3, r0, #1
 800c17a:	d102      	bne.n	800c182 <_close_r+0x1a>
 800c17c:	682b      	ldr	r3, [r5, #0]
 800c17e:	b103      	cbz	r3, 800c182 <_close_r+0x1a>
 800c180:	6023      	str	r3, [r4, #0]
 800c182:	bd38      	pop	{r3, r4, r5, pc}
 800c184:	20002474 	.word	0x20002474

0800c188 <_lseek_r>:
 800c188:	b538      	push	{r3, r4, r5, lr}
 800c18a:	4d07      	ldr	r5, [pc, #28]	@ (800c1a8 <_lseek_r+0x20>)
 800c18c:	4604      	mov	r4, r0
 800c18e:	4608      	mov	r0, r1
 800c190:	4611      	mov	r1, r2
 800c192:	2200      	movs	r2, #0
 800c194:	602a      	str	r2, [r5, #0]
 800c196:	461a      	mov	r2, r3
 800c198:	f7f6 fa55 	bl	8002646 <_lseek>
 800c19c:	1c43      	adds	r3, r0, #1
 800c19e:	d102      	bne.n	800c1a6 <_lseek_r+0x1e>
 800c1a0:	682b      	ldr	r3, [r5, #0]
 800c1a2:	b103      	cbz	r3, 800c1a6 <_lseek_r+0x1e>
 800c1a4:	6023      	str	r3, [r4, #0]
 800c1a6:	bd38      	pop	{r3, r4, r5, pc}
 800c1a8:	20002474 	.word	0x20002474

0800c1ac <_read_r>:
 800c1ac:	b538      	push	{r3, r4, r5, lr}
 800c1ae:	4d07      	ldr	r5, [pc, #28]	@ (800c1cc <_read_r+0x20>)
 800c1b0:	4604      	mov	r4, r0
 800c1b2:	4608      	mov	r0, r1
 800c1b4:	4611      	mov	r1, r2
 800c1b6:	2200      	movs	r2, #0
 800c1b8:	602a      	str	r2, [r5, #0]
 800c1ba:	461a      	mov	r2, r3
 800c1bc:	f7f6 f9e3 	bl	8002586 <_read>
 800c1c0:	1c43      	adds	r3, r0, #1
 800c1c2:	d102      	bne.n	800c1ca <_read_r+0x1e>
 800c1c4:	682b      	ldr	r3, [r5, #0]
 800c1c6:	b103      	cbz	r3, 800c1ca <_read_r+0x1e>
 800c1c8:	6023      	str	r3, [r4, #0]
 800c1ca:	bd38      	pop	{r3, r4, r5, pc}
 800c1cc:	20002474 	.word	0x20002474

0800c1d0 <_write_r>:
 800c1d0:	b538      	push	{r3, r4, r5, lr}
 800c1d2:	4d07      	ldr	r5, [pc, #28]	@ (800c1f0 <_write_r+0x20>)
 800c1d4:	4604      	mov	r4, r0
 800c1d6:	4608      	mov	r0, r1
 800c1d8:	4611      	mov	r1, r2
 800c1da:	2200      	movs	r2, #0
 800c1dc:	602a      	str	r2, [r5, #0]
 800c1de:	461a      	mov	r2, r3
 800c1e0:	f7f6 f9ee 	bl	80025c0 <_write>
 800c1e4:	1c43      	adds	r3, r0, #1
 800c1e6:	d102      	bne.n	800c1ee <_write_r+0x1e>
 800c1e8:	682b      	ldr	r3, [r5, #0]
 800c1ea:	b103      	cbz	r3, 800c1ee <_write_r+0x1e>
 800c1ec:	6023      	str	r3, [r4, #0]
 800c1ee:	bd38      	pop	{r3, r4, r5, pc}
 800c1f0:	20002474 	.word	0x20002474

0800c1f4 <__errno>:
 800c1f4:	4b01      	ldr	r3, [pc, #4]	@ (800c1fc <__errno+0x8>)
 800c1f6:	6818      	ldr	r0, [r3, #0]
 800c1f8:	4770      	bx	lr
 800c1fa:	bf00      	nop
 800c1fc:	200001b0 	.word	0x200001b0

0800c200 <__libc_init_array>:
 800c200:	b570      	push	{r4, r5, r6, lr}
 800c202:	4d0d      	ldr	r5, [pc, #52]	@ (800c238 <__libc_init_array+0x38>)
 800c204:	4c0d      	ldr	r4, [pc, #52]	@ (800c23c <__libc_init_array+0x3c>)
 800c206:	1b64      	subs	r4, r4, r5
 800c208:	10a4      	asrs	r4, r4, #2
 800c20a:	2600      	movs	r6, #0
 800c20c:	42a6      	cmp	r6, r4
 800c20e:	d109      	bne.n	800c224 <__libc_init_array+0x24>
 800c210:	4d0b      	ldr	r5, [pc, #44]	@ (800c240 <__libc_init_array+0x40>)
 800c212:	4c0c      	ldr	r4, [pc, #48]	@ (800c244 <__libc_init_array+0x44>)
 800c214:	f002 f81e 	bl	800e254 <_init>
 800c218:	1b64      	subs	r4, r4, r5
 800c21a:	10a4      	asrs	r4, r4, #2
 800c21c:	2600      	movs	r6, #0
 800c21e:	42a6      	cmp	r6, r4
 800c220:	d105      	bne.n	800c22e <__libc_init_array+0x2e>
 800c222:	bd70      	pop	{r4, r5, r6, pc}
 800c224:	f855 3b04 	ldr.w	r3, [r5], #4
 800c228:	4798      	blx	r3
 800c22a:	3601      	adds	r6, #1
 800c22c:	e7ee      	b.n	800c20c <__libc_init_array+0xc>
 800c22e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c232:	4798      	blx	r3
 800c234:	3601      	adds	r6, #1
 800c236:	e7f2      	b.n	800c21e <__libc_init_array+0x1e>
 800c238:	0800e8d8 	.word	0x0800e8d8
 800c23c:	0800e8d8 	.word	0x0800e8d8
 800c240:	0800e8d8 	.word	0x0800e8d8
 800c244:	0800e8dc 	.word	0x0800e8dc

0800c248 <__retarget_lock_init_recursive>:
 800c248:	4770      	bx	lr

0800c24a <__retarget_lock_acquire_recursive>:
 800c24a:	4770      	bx	lr

0800c24c <__retarget_lock_release_recursive>:
 800c24c:	4770      	bx	lr

0800c24e <memcpy>:
 800c24e:	440a      	add	r2, r1
 800c250:	4291      	cmp	r1, r2
 800c252:	f100 33ff 	add.w	r3, r0, #4294967295
 800c256:	d100      	bne.n	800c25a <memcpy+0xc>
 800c258:	4770      	bx	lr
 800c25a:	b510      	push	{r4, lr}
 800c25c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c260:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c264:	4291      	cmp	r1, r2
 800c266:	d1f9      	bne.n	800c25c <memcpy+0xe>
 800c268:	bd10      	pop	{r4, pc}
 800c26a:	0000      	movs	r0, r0
 800c26c:	0000      	movs	r0, r0
	...

0800c270 <nan>:
 800c270:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c278 <nan+0x8>
 800c274:	4770      	bx	lr
 800c276:	bf00      	nop
 800c278:	00000000 	.word	0x00000000
 800c27c:	7ff80000 	.word	0x7ff80000

0800c280 <nanf>:
 800c280:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c288 <nanf+0x8>
 800c284:	4770      	bx	lr
 800c286:	bf00      	nop
 800c288:	7fc00000 	.word	0x7fc00000

0800c28c <_free_r>:
 800c28c:	b538      	push	{r3, r4, r5, lr}
 800c28e:	4605      	mov	r5, r0
 800c290:	2900      	cmp	r1, #0
 800c292:	d041      	beq.n	800c318 <_free_r+0x8c>
 800c294:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c298:	1f0c      	subs	r4, r1, #4
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	bfb8      	it	lt
 800c29e:	18e4      	addlt	r4, r4, r3
 800c2a0:	f000 fc2c 	bl	800cafc <__malloc_lock>
 800c2a4:	4a1d      	ldr	r2, [pc, #116]	@ (800c31c <_free_r+0x90>)
 800c2a6:	6813      	ldr	r3, [r2, #0]
 800c2a8:	b933      	cbnz	r3, 800c2b8 <_free_r+0x2c>
 800c2aa:	6063      	str	r3, [r4, #4]
 800c2ac:	6014      	str	r4, [r2, #0]
 800c2ae:	4628      	mov	r0, r5
 800c2b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c2b4:	f000 bc28 	b.w	800cb08 <__malloc_unlock>
 800c2b8:	42a3      	cmp	r3, r4
 800c2ba:	d908      	bls.n	800c2ce <_free_r+0x42>
 800c2bc:	6820      	ldr	r0, [r4, #0]
 800c2be:	1821      	adds	r1, r4, r0
 800c2c0:	428b      	cmp	r3, r1
 800c2c2:	bf01      	itttt	eq
 800c2c4:	6819      	ldreq	r1, [r3, #0]
 800c2c6:	685b      	ldreq	r3, [r3, #4]
 800c2c8:	1809      	addeq	r1, r1, r0
 800c2ca:	6021      	streq	r1, [r4, #0]
 800c2cc:	e7ed      	b.n	800c2aa <_free_r+0x1e>
 800c2ce:	461a      	mov	r2, r3
 800c2d0:	685b      	ldr	r3, [r3, #4]
 800c2d2:	b10b      	cbz	r3, 800c2d8 <_free_r+0x4c>
 800c2d4:	42a3      	cmp	r3, r4
 800c2d6:	d9fa      	bls.n	800c2ce <_free_r+0x42>
 800c2d8:	6811      	ldr	r1, [r2, #0]
 800c2da:	1850      	adds	r0, r2, r1
 800c2dc:	42a0      	cmp	r0, r4
 800c2de:	d10b      	bne.n	800c2f8 <_free_r+0x6c>
 800c2e0:	6820      	ldr	r0, [r4, #0]
 800c2e2:	4401      	add	r1, r0
 800c2e4:	1850      	adds	r0, r2, r1
 800c2e6:	4283      	cmp	r3, r0
 800c2e8:	6011      	str	r1, [r2, #0]
 800c2ea:	d1e0      	bne.n	800c2ae <_free_r+0x22>
 800c2ec:	6818      	ldr	r0, [r3, #0]
 800c2ee:	685b      	ldr	r3, [r3, #4]
 800c2f0:	6053      	str	r3, [r2, #4]
 800c2f2:	4408      	add	r0, r1
 800c2f4:	6010      	str	r0, [r2, #0]
 800c2f6:	e7da      	b.n	800c2ae <_free_r+0x22>
 800c2f8:	d902      	bls.n	800c300 <_free_r+0x74>
 800c2fa:	230c      	movs	r3, #12
 800c2fc:	602b      	str	r3, [r5, #0]
 800c2fe:	e7d6      	b.n	800c2ae <_free_r+0x22>
 800c300:	6820      	ldr	r0, [r4, #0]
 800c302:	1821      	adds	r1, r4, r0
 800c304:	428b      	cmp	r3, r1
 800c306:	bf04      	itt	eq
 800c308:	6819      	ldreq	r1, [r3, #0]
 800c30a:	685b      	ldreq	r3, [r3, #4]
 800c30c:	6063      	str	r3, [r4, #4]
 800c30e:	bf04      	itt	eq
 800c310:	1809      	addeq	r1, r1, r0
 800c312:	6021      	streq	r1, [r4, #0]
 800c314:	6054      	str	r4, [r2, #4]
 800c316:	e7ca      	b.n	800c2ae <_free_r+0x22>
 800c318:	bd38      	pop	{r3, r4, r5, pc}
 800c31a:	bf00      	nop
 800c31c:	20002480 	.word	0x20002480

0800c320 <rshift>:
 800c320:	6903      	ldr	r3, [r0, #16]
 800c322:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c326:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c32a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c32e:	f100 0414 	add.w	r4, r0, #20
 800c332:	dd45      	ble.n	800c3c0 <rshift+0xa0>
 800c334:	f011 011f 	ands.w	r1, r1, #31
 800c338:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c33c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c340:	d10c      	bne.n	800c35c <rshift+0x3c>
 800c342:	f100 0710 	add.w	r7, r0, #16
 800c346:	4629      	mov	r1, r5
 800c348:	42b1      	cmp	r1, r6
 800c34a:	d334      	bcc.n	800c3b6 <rshift+0x96>
 800c34c:	1a9b      	subs	r3, r3, r2
 800c34e:	009b      	lsls	r3, r3, #2
 800c350:	1eea      	subs	r2, r5, #3
 800c352:	4296      	cmp	r6, r2
 800c354:	bf38      	it	cc
 800c356:	2300      	movcc	r3, #0
 800c358:	4423      	add	r3, r4
 800c35a:	e015      	b.n	800c388 <rshift+0x68>
 800c35c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c360:	f1c1 0820 	rsb	r8, r1, #32
 800c364:	40cf      	lsrs	r7, r1
 800c366:	f105 0e04 	add.w	lr, r5, #4
 800c36a:	46a1      	mov	r9, r4
 800c36c:	4576      	cmp	r6, lr
 800c36e:	46f4      	mov	ip, lr
 800c370:	d815      	bhi.n	800c39e <rshift+0x7e>
 800c372:	1a9a      	subs	r2, r3, r2
 800c374:	0092      	lsls	r2, r2, #2
 800c376:	3a04      	subs	r2, #4
 800c378:	3501      	adds	r5, #1
 800c37a:	42ae      	cmp	r6, r5
 800c37c:	bf38      	it	cc
 800c37e:	2200      	movcc	r2, #0
 800c380:	18a3      	adds	r3, r4, r2
 800c382:	50a7      	str	r7, [r4, r2]
 800c384:	b107      	cbz	r7, 800c388 <rshift+0x68>
 800c386:	3304      	adds	r3, #4
 800c388:	1b1a      	subs	r2, r3, r4
 800c38a:	42a3      	cmp	r3, r4
 800c38c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c390:	bf08      	it	eq
 800c392:	2300      	moveq	r3, #0
 800c394:	6102      	str	r2, [r0, #16]
 800c396:	bf08      	it	eq
 800c398:	6143      	streq	r3, [r0, #20]
 800c39a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c39e:	f8dc c000 	ldr.w	ip, [ip]
 800c3a2:	fa0c fc08 	lsl.w	ip, ip, r8
 800c3a6:	ea4c 0707 	orr.w	r7, ip, r7
 800c3aa:	f849 7b04 	str.w	r7, [r9], #4
 800c3ae:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c3b2:	40cf      	lsrs	r7, r1
 800c3b4:	e7da      	b.n	800c36c <rshift+0x4c>
 800c3b6:	f851 cb04 	ldr.w	ip, [r1], #4
 800c3ba:	f847 cf04 	str.w	ip, [r7, #4]!
 800c3be:	e7c3      	b.n	800c348 <rshift+0x28>
 800c3c0:	4623      	mov	r3, r4
 800c3c2:	e7e1      	b.n	800c388 <rshift+0x68>

0800c3c4 <__hexdig_fun>:
 800c3c4:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c3c8:	2b09      	cmp	r3, #9
 800c3ca:	d802      	bhi.n	800c3d2 <__hexdig_fun+0xe>
 800c3cc:	3820      	subs	r0, #32
 800c3ce:	b2c0      	uxtb	r0, r0
 800c3d0:	4770      	bx	lr
 800c3d2:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c3d6:	2b05      	cmp	r3, #5
 800c3d8:	d801      	bhi.n	800c3de <__hexdig_fun+0x1a>
 800c3da:	3847      	subs	r0, #71	@ 0x47
 800c3dc:	e7f7      	b.n	800c3ce <__hexdig_fun+0xa>
 800c3de:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c3e2:	2b05      	cmp	r3, #5
 800c3e4:	d801      	bhi.n	800c3ea <__hexdig_fun+0x26>
 800c3e6:	3827      	subs	r0, #39	@ 0x27
 800c3e8:	e7f1      	b.n	800c3ce <__hexdig_fun+0xa>
 800c3ea:	2000      	movs	r0, #0
 800c3ec:	4770      	bx	lr
	...

0800c3f0 <__gethex>:
 800c3f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3f4:	b085      	sub	sp, #20
 800c3f6:	468a      	mov	sl, r1
 800c3f8:	9302      	str	r3, [sp, #8]
 800c3fa:	680b      	ldr	r3, [r1, #0]
 800c3fc:	9001      	str	r0, [sp, #4]
 800c3fe:	4690      	mov	r8, r2
 800c400:	1c9c      	adds	r4, r3, #2
 800c402:	46a1      	mov	r9, r4
 800c404:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c408:	2830      	cmp	r0, #48	@ 0x30
 800c40a:	d0fa      	beq.n	800c402 <__gethex+0x12>
 800c40c:	eba9 0303 	sub.w	r3, r9, r3
 800c410:	f1a3 0b02 	sub.w	fp, r3, #2
 800c414:	f7ff ffd6 	bl	800c3c4 <__hexdig_fun>
 800c418:	4605      	mov	r5, r0
 800c41a:	2800      	cmp	r0, #0
 800c41c:	d168      	bne.n	800c4f0 <__gethex+0x100>
 800c41e:	49a0      	ldr	r1, [pc, #640]	@ (800c6a0 <__gethex+0x2b0>)
 800c420:	2201      	movs	r2, #1
 800c422:	4648      	mov	r0, r9
 800c424:	f7ff fe8e 	bl	800c144 <strncmp>
 800c428:	4607      	mov	r7, r0
 800c42a:	2800      	cmp	r0, #0
 800c42c:	d167      	bne.n	800c4fe <__gethex+0x10e>
 800c42e:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c432:	4626      	mov	r6, r4
 800c434:	f7ff ffc6 	bl	800c3c4 <__hexdig_fun>
 800c438:	2800      	cmp	r0, #0
 800c43a:	d062      	beq.n	800c502 <__gethex+0x112>
 800c43c:	4623      	mov	r3, r4
 800c43e:	7818      	ldrb	r0, [r3, #0]
 800c440:	2830      	cmp	r0, #48	@ 0x30
 800c442:	4699      	mov	r9, r3
 800c444:	f103 0301 	add.w	r3, r3, #1
 800c448:	d0f9      	beq.n	800c43e <__gethex+0x4e>
 800c44a:	f7ff ffbb 	bl	800c3c4 <__hexdig_fun>
 800c44e:	fab0 f580 	clz	r5, r0
 800c452:	096d      	lsrs	r5, r5, #5
 800c454:	f04f 0b01 	mov.w	fp, #1
 800c458:	464a      	mov	r2, r9
 800c45a:	4616      	mov	r6, r2
 800c45c:	3201      	adds	r2, #1
 800c45e:	7830      	ldrb	r0, [r6, #0]
 800c460:	f7ff ffb0 	bl	800c3c4 <__hexdig_fun>
 800c464:	2800      	cmp	r0, #0
 800c466:	d1f8      	bne.n	800c45a <__gethex+0x6a>
 800c468:	498d      	ldr	r1, [pc, #564]	@ (800c6a0 <__gethex+0x2b0>)
 800c46a:	2201      	movs	r2, #1
 800c46c:	4630      	mov	r0, r6
 800c46e:	f7ff fe69 	bl	800c144 <strncmp>
 800c472:	2800      	cmp	r0, #0
 800c474:	d13f      	bne.n	800c4f6 <__gethex+0x106>
 800c476:	b944      	cbnz	r4, 800c48a <__gethex+0x9a>
 800c478:	1c74      	adds	r4, r6, #1
 800c47a:	4622      	mov	r2, r4
 800c47c:	4616      	mov	r6, r2
 800c47e:	3201      	adds	r2, #1
 800c480:	7830      	ldrb	r0, [r6, #0]
 800c482:	f7ff ff9f 	bl	800c3c4 <__hexdig_fun>
 800c486:	2800      	cmp	r0, #0
 800c488:	d1f8      	bne.n	800c47c <__gethex+0x8c>
 800c48a:	1ba4      	subs	r4, r4, r6
 800c48c:	00a7      	lsls	r7, r4, #2
 800c48e:	7833      	ldrb	r3, [r6, #0]
 800c490:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c494:	2b50      	cmp	r3, #80	@ 0x50
 800c496:	d13e      	bne.n	800c516 <__gethex+0x126>
 800c498:	7873      	ldrb	r3, [r6, #1]
 800c49a:	2b2b      	cmp	r3, #43	@ 0x2b
 800c49c:	d033      	beq.n	800c506 <__gethex+0x116>
 800c49e:	2b2d      	cmp	r3, #45	@ 0x2d
 800c4a0:	d034      	beq.n	800c50c <__gethex+0x11c>
 800c4a2:	1c71      	adds	r1, r6, #1
 800c4a4:	2400      	movs	r4, #0
 800c4a6:	7808      	ldrb	r0, [r1, #0]
 800c4a8:	f7ff ff8c 	bl	800c3c4 <__hexdig_fun>
 800c4ac:	1e43      	subs	r3, r0, #1
 800c4ae:	b2db      	uxtb	r3, r3
 800c4b0:	2b18      	cmp	r3, #24
 800c4b2:	d830      	bhi.n	800c516 <__gethex+0x126>
 800c4b4:	f1a0 0210 	sub.w	r2, r0, #16
 800c4b8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c4bc:	f7ff ff82 	bl	800c3c4 <__hexdig_fun>
 800c4c0:	f100 3cff 	add.w	ip, r0, #4294967295
 800c4c4:	fa5f fc8c 	uxtb.w	ip, ip
 800c4c8:	f1bc 0f18 	cmp.w	ip, #24
 800c4cc:	f04f 030a 	mov.w	r3, #10
 800c4d0:	d91e      	bls.n	800c510 <__gethex+0x120>
 800c4d2:	b104      	cbz	r4, 800c4d6 <__gethex+0xe6>
 800c4d4:	4252      	negs	r2, r2
 800c4d6:	4417      	add	r7, r2
 800c4d8:	f8ca 1000 	str.w	r1, [sl]
 800c4dc:	b1ed      	cbz	r5, 800c51a <__gethex+0x12a>
 800c4de:	f1bb 0f00 	cmp.w	fp, #0
 800c4e2:	bf0c      	ite	eq
 800c4e4:	2506      	moveq	r5, #6
 800c4e6:	2500      	movne	r5, #0
 800c4e8:	4628      	mov	r0, r5
 800c4ea:	b005      	add	sp, #20
 800c4ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4f0:	2500      	movs	r5, #0
 800c4f2:	462c      	mov	r4, r5
 800c4f4:	e7b0      	b.n	800c458 <__gethex+0x68>
 800c4f6:	2c00      	cmp	r4, #0
 800c4f8:	d1c7      	bne.n	800c48a <__gethex+0x9a>
 800c4fa:	4627      	mov	r7, r4
 800c4fc:	e7c7      	b.n	800c48e <__gethex+0x9e>
 800c4fe:	464e      	mov	r6, r9
 800c500:	462f      	mov	r7, r5
 800c502:	2501      	movs	r5, #1
 800c504:	e7c3      	b.n	800c48e <__gethex+0x9e>
 800c506:	2400      	movs	r4, #0
 800c508:	1cb1      	adds	r1, r6, #2
 800c50a:	e7cc      	b.n	800c4a6 <__gethex+0xb6>
 800c50c:	2401      	movs	r4, #1
 800c50e:	e7fb      	b.n	800c508 <__gethex+0x118>
 800c510:	fb03 0002 	mla	r0, r3, r2, r0
 800c514:	e7ce      	b.n	800c4b4 <__gethex+0xc4>
 800c516:	4631      	mov	r1, r6
 800c518:	e7de      	b.n	800c4d8 <__gethex+0xe8>
 800c51a:	eba6 0309 	sub.w	r3, r6, r9
 800c51e:	3b01      	subs	r3, #1
 800c520:	4629      	mov	r1, r5
 800c522:	2b07      	cmp	r3, #7
 800c524:	dc0a      	bgt.n	800c53c <__gethex+0x14c>
 800c526:	9801      	ldr	r0, [sp, #4]
 800c528:	f000 faf4 	bl	800cb14 <_Balloc>
 800c52c:	4604      	mov	r4, r0
 800c52e:	b940      	cbnz	r0, 800c542 <__gethex+0x152>
 800c530:	4b5c      	ldr	r3, [pc, #368]	@ (800c6a4 <__gethex+0x2b4>)
 800c532:	4602      	mov	r2, r0
 800c534:	21e4      	movs	r1, #228	@ 0xe4
 800c536:	485c      	ldr	r0, [pc, #368]	@ (800c6a8 <__gethex+0x2b8>)
 800c538:	f001 fb66 	bl	800dc08 <__assert_func>
 800c53c:	3101      	adds	r1, #1
 800c53e:	105b      	asrs	r3, r3, #1
 800c540:	e7ef      	b.n	800c522 <__gethex+0x132>
 800c542:	f100 0a14 	add.w	sl, r0, #20
 800c546:	2300      	movs	r3, #0
 800c548:	4655      	mov	r5, sl
 800c54a:	469b      	mov	fp, r3
 800c54c:	45b1      	cmp	r9, r6
 800c54e:	d337      	bcc.n	800c5c0 <__gethex+0x1d0>
 800c550:	f845 bb04 	str.w	fp, [r5], #4
 800c554:	eba5 050a 	sub.w	r5, r5, sl
 800c558:	10ad      	asrs	r5, r5, #2
 800c55a:	6125      	str	r5, [r4, #16]
 800c55c:	4658      	mov	r0, fp
 800c55e:	f000 fbcb 	bl	800ccf8 <__hi0bits>
 800c562:	016d      	lsls	r5, r5, #5
 800c564:	f8d8 6000 	ldr.w	r6, [r8]
 800c568:	1a2d      	subs	r5, r5, r0
 800c56a:	42b5      	cmp	r5, r6
 800c56c:	dd54      	ble.n	800c618 <__gethex+0x228>
 800c56e:	1bad      	subs	r5, r5, r6
 800c570:	4629      	mov	r1, r5
 800c572:	4620      	mov	r0, r4
 800c574:	f000 ff5f 	bl	800d436 <__any_on>
 800c578:	4681      	mov	r9, r0
 800c57a:	b178      	cbz	r0, 800c59c <__gethex+0x1ac>
 800c57c:	1e6b      	subs	r3, r5, #1
 800c57e:	1159      	asrs	r1, r3, #5
 800c580:	f003 021f 	and.w	r2, r3, #31
 800c584:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c588:	f04f 0901 	mov.w	r9, #1
 800c58c:	fa09 f202 	lsl.w	r2, r9, r2
 800c590:	420a      	tst	r2, r1
 800c592:	d003      	beq.n	800c59c <__gethex+0x1ac>
 800c594:	454b      	cmp	r3, r9
 800c596:	dc36      	bgt.n	800c606 <__gethex+0x216>
 800c598:	f04f 0902 	mov.w	r9, #2
 800c59c:	4629      	mov	r1, r5
 800c59e:	4620      	mov	r0, r4
 800c5a0:	f7ff febe 	bl	800c320 <rshift>
 800c5a4:	442f      	add	r7, r5
 800c5a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c5aa:	42bb      	cmp	r3, r7
 800c5ac:	da42      	bge.n	800c634 <__gethex+0x244>
 800c5ae:	9801      	ldr	r0, [sp, #4]
 800c5b0:	4621      	mov	r1, r4
 800c5b2:	f000 faef 	bl	800cb94 <_Bfree>
 800c5b6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c5b8:	2300      	movs	r3, #0
 800c5ba:	6013      	str	r3, [r2, #0]
 800c5bc:	25a3      	movs	r5, #163	@ 0xa3
 800c5be:	e793      	b.n	800c4e8 <__gethex+0xf8>
 800c5c0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c5c4:	2a2e      	cmp	r2, #46	@ 0x2e
 800c5c6:	d012      	beq.n	800c5ee <__gethex+0x1fe>
 800c5c8:	2b20      	cmp	r3, #32
 800c5ca:	d104      	bne.n	800c5d6 <__gethex+0x1e6>
 800c5cc:	f845 bb04 	str.w	fp, [r5], #4
 800c5d0:	f04f 0b00 	mov.w	fp, #0
 800c5d4:	465b      	mov	r3, fp
 800c5d6:	7830      	ldrb	r0, [r6, #0]
 800c5d8:	9303      	str	r3, [sp, #12]
 800c5da:	f7ff fef3 	bl	800c3c4 <__hexdig_fun>
 800c5de:	9b03      	ldr	r3, [sp, #12]
 800c5e0:	f000 000f 	and.w	r0, r0, #15
 800c5e4:	4098      	lsls	r0, r3
 800c5e6:	ea4b 0b00 	orr.w	fp, fp, r0
 800c5ea:	3304      	adds	r3, #4
 800c5ec:	e7ae      	b.n	800c54c <__gethex+0x15c>
 800c5ee:	45b1      	cmp	r9, r6
 800c5f0:	d8ea      	bhi.n	800c5c8 <__gethex+0x1d8>
 800c5f2:	492b      	ldr	r1, [pc, #172]	@ (800c6a0 <__gethex+0x2b0>)
 800c5f4:	9303      	str	r3, [sp, #12]
 800c5f6:	2201      	movs	r2, #1
 800c5f8:	4630      	mov	r0, r6
 800c5fa:	f7ff fda3 	bl	800c144 <strncmp>
 800c5fe:	9b03      	ldr	r3, [sp, #12]
 800c600:	2800      	cmp	r0, #0
 800c602:	d1e1      	bne.n	800c5c8 <__gethex+0x1d8>
 800c604:	e7a2      	b.n	800c54c <__gethex+0x15c>
 800c606:	1ea9      	subs	r1, r5, #2
 800c608:	4620      	mov	r0, r4
 800c60a:	f000 ff14 	bl	800d436 <__any_on>
 800c60e:	2800      	cmp	r0, #0
 800c610:	d0c2      	beq.n	800c598 <__gethex+0x1a8>
 800c612:	f04f 0903 	mov.w	r9, #3
 800c616:	e7c1      	b.n	800c59c <__gethex+0x1ac>
 800c618:	da09      	bge.n	800c62e <__gethex+0x23e>
 800c61a:	1b75      	subs	r5, r6, r5
 800c61c:	4621      	mov	r1, r4
 800c61e:	9801      	ldr	r0, [sp, #4]
 800c620:	462a      	mov	r2, r5
 800c622:	f000 fccf 	bl	800cfc4 <__lshift>
 800c626:	1b7f      	subs	r7, r7, r5
 800c628:	4604      	mov	r4, r0
 800c62a:	f100 0a14 	add.w	sl, r0, #20
 800c62e:	f04f 0900 	mov.w	r9, #0
 800c632:	e7b8      	b.n	800c5a6 <__gethex+0x1b6>
 800c634:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c638:	42bd      	cmp	r5, r7
 800c63a:	dd6f      	ble.n	800c71c <__gethex+0x32c>
 800c63c:	1bed      	subs	r5, r5, r7
 800c63e:	42ae      	cmp	r6, r5
 800c640:	dc34      	bgt.n	800c6ac <__gethex+0x2bc>
 800c642:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c646:	2b02      	cmp	r3, #2
 800c648:	d022      	beq.n	800c690 <__gethex+0x2a0>
 800c64a:	2b03      	cmp	r3, #3
 800c64c:	d024      	beq.n	800c698 <__gethex+0x2a8>
 800c64e:	2b01      	cmp	r3, #1
 800c650:	d115      	bne.n	800c67e <__gethex+0x28e>
 800c652:	42ae      	cmp	r6, r5
 800c654:	d113      	bne.n	800c67e <__gethex+0x28e>
 800c656:	2e01      	cmp	r6, #1
 800c658:	d10b      	bne.n	800c672 <__gethex+0x282>
 800c65a:	9a02      	ldr	r2, [sp, #8]
 800c65c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c660:	6013      	str	r3, [r2, #0]
 800c662:	2301      	movs	r3, #1
 800c664:	6123      	str	r3, [r4, #16]
 800c666:	f8ca 3000 	str.w	r3, [sl]
 800c66a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c66c:	2562      	movs	r5, #98	@ 0x62
 800c66e:	601c      	str	r4, [r3, #0]
 800c670:	e73a      	b.n	800c4e8 <__gethex+0xf8>
 800c672:	1e71      	subs	r1, r6, #1
 800c674:	4620      	mov	r0, r4
 800c676:	f000 fede 	bl	800d436 <__any_on>
 800c67a:	2800      	cmp	r0, #0
 800c67c:	d1ed      	bne.n	800c65a <__gethex+0x26a>
 800c67e:	9801      	ldr	r0, [sp, #4]
 800c680:	4621      	mov	r1, r4
 800c682:	f000 fa87 	bl	800cb94 <_Bfree>
 800c686:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c688:	2300      	movs	r3, #0
 800c68a:	6013      	str	r3, [r2, #0]
 800c68c:	2550      	movs	r5, #80	@ 0x50
 800c68e:	e72b      	b.n	800c4e8 <__gethex+0xf8>
 800c690:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c692:	2b00      	cmp	r3, #0
 800c694:	d1f3      	bne.n	800c67e <__gethex+0x28e>
 800c696:	e7e0      	b.n	800c65a <__gethex+0x26a>
 800c698:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d1dd      	bne.n	800c65a <__gethex+0x26a>
 800c69e:	e7ee      	b.n	800c67e <__gethex+0x28e>
 800c6a0:	0800e518 	.word	0x0800e518
 800c6a4:	0800e580 	.word	0x0800e580
 800c6a8:	0800e591 	.word	0x0800e591
 800c6ac:	1e6f      	subs	r7, r5, #1
 800c6ae:	f1b9 0f00 	cmp.w	r9, #0
 800c6b2:	d130      	bne.n	800c716 <__gethex+0x326>
 800c6b4:	b127      	cbz	r7, 800c6c0 <__gethex+0x2d0>
 800c6b6:	4639      	mov	r1, r7
 800c6b8:	4620      	mov	r0, r4
 800c6ba:	f000 febc 	bl	800d436 <__any_on>
 800c6be:	4681      	mov	r9, r0
 800c6c0:	117a      	asrs	r2, r7, #5
 800c6c2:	2301      	movs	r3, #1
 800c6c4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c6c8:	f007 071f 	and.w	r7, r7, #31
 800c6cc:	40bb      	lsls	r3, r7
 800c6ce:	4213      	tst	r3, r2
 800c6d0:	4629      	mov	r1, r5
 800c6d2:	4620      	mov	r0, r4
 800c6d4:	bf18      	it	ne
 800c6d6:	f049 0902 	orrne.w	r9, r9, #2
 800c6da:	f7ff fe21 	bl	800c320 <rshift>
 800c6de:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c6e2:	1b76      	subs	r6, r6, r5
 800c6e4:	2502      	movs	r5, #2
 800c6e6:	f1b9 0f00 	cmp.w	r9, #0
 800c6ea:	d047      	beq.n	800c77c <__gethex+0x38c>
 800c6ec:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c6f0:	2b02      	cmp	r3, #2
 800c6f2:	d015      	beq.n	800c720 <__gethex+0x330>
 800c6f4:	2b03      	cmp	r3, #3
 800c6f6:	d017      	beq.n	800c728 <__gethex+0x338>
 800c6f8:	2b01      	cmp	r3, #1
 800c6fa:	d109      	bne.n	800c710 <__gethex+0x320>
 800c6fc:	f019 0f02 	tst.w	r9, #2
 800c700:	d006      	beq.n	800c710 <__gethex+0x320>
 800c702:	f8da 3000 	ldr.w	r3, [sl]
 800c706:	ea49 0903 	orr.w	r9, r9, r3
 800c70a:	f019 0f01 	tst.w	r9, #1
 800c70e:	d10e      	bne.n	800c72e <__gethex+0x33e>
 800c710:	f045 0510 	orr.w	r5, r5, #16
 800c714:	e032      	b.n	800c77c <__gethex+0x38c>
 800c716:	f04f 0901 	mov.w	r9, #1
 800c71a:	e7d1      	b.n	800c6c0 <__gethex+0x2d0>
 800c71c:	2501      	movs	r5, #1
 800c71e:	e7e2      	b.n	800c6e6 <__gethex+0x2f6>
 800c720:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c722:	f1c3 0301 	rsb	r3, r3, #1
 800c726:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c728:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d0f0      	beq.n	800c710 <__gethex+0x320>
 800c72e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c732:	f104 0314 	add.w	r3, r4, #20
 800c736:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c73a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c73e:	f04f 0c00 	mov.w	ip, #0
 800c742:	4618      	mov	r0, r3
 800c744:	f853 2b04 	ldr.w	r2, [r3], #4
 800c748:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c74c:	d01b      	beq.n	800c786 <__gethex+0x396>
 800c74e:	3201      	adds	r2, #1
 800c750:	6002      	str	r2, [r0, #0]
 800c752:	2d02      	cmp	r5, #2
 800c754:	f104 0314 	add.w	r3, r4, #20
 800c758:	d13c      	bne.n	800c7d4 <__gethex+0x3e4>
 800c75a:	f8d8 2000 	ldr.w	r2, [r8]
 800c75e:	3a01      	subs	r2, #1
 800c760:	42b2      	cmp	r2, r6
 800c762:	d109      	bne.n	800c778 <__gethex+0x388>
 800c764:	1171      	asrs	r1, r6, #5
 800c766:	2201      	movs	r2, #1
 800c768:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c76c:	f006 061f 	and.w	r6, r6, #31
 800c770:	fa02 f606 	lsl.w	r6, r2, r6
 800c774:	421e      	tst	r6, r3
 800c776:	d13a      	bne.n	800c7ee <__gethex+0x3fe>
 800c778:	f045 0520 	orr.w	r5, r5, #32
 800c77c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c77e:	601c      	str	r4, [r3, #0]
 800c780:	9b02      	ldr	r3, [sp, #8]
 800c782:	601f      	str	r7, [r3, #0]
 800c784:	e6b0      	b.n	800c4e8 <__gethex+0xf8>
 800c786:	4299      	cmp	r1, r3
 800c788:	f843 cc04 	str.w	ip, [r3, #-4]
 800c78c:	d8d9      	bhi.n	800c742 <__gethex+0x352>
 800c78e:	68a3      	ldr	r3, [r4, #8]
 800c790:	459b      	cmp	fp, r3
 800c792:	db17      	blt.n	800c7c4 <__gethex+0x3d4>
 800c794:	6861      	ldr	r1, [r4, #4]
 800c796:	9801      	ldr	r0, [sp, #4]
 800c798:	3101      	adds	r1, #1
 800c79a:	f000 f9bb 	bl	800cb14 <_Balloc>
 800c79e:	4681      	mov	r9, r0
 800c7a0:	b918      	cbnz	r0, 800c7aa <__gethex+0x3ba>
 800c7a2:	4b1a      	ldr	r3, [pc, #104]	@ (800c80c <__gethex+0x41c>)
 800c7a4:	4602      	mov	r2, r0
 800c7a6:	2184      	movs	r1, #132	@ 0x84
 800c7a8:	e6c5      	b.n	800c536 <__gethex+0x146>
 800c7aa:	6922      	ldr	r2, [r4, #16]
 800c7ac:	3202      	adds	r2, #2
 800c7ae:	f104 010c 	add.w	r1, r4, #12
 800c7b2:	0092      	lsls	r2, r2, #2
 800c7b4:	300c      	adds	r0, #12
 800c7b6:	f7ff fd4a 	bl	800c24e <memcpy>
 800c7ba:	4621      	mov	r1, r4
 800c7bc:	9801      	ldr	r0, [sp, #4]
 800c7be:	f000 f9e9 	bl	800cb94 <_Bfree>
 800c7c2:	464c      	mov	r4, r9
 800c7c4:	6923      	ldr	r3, [r4, #16]
 800c7c6:	1c5a      	adds	r2, r3, #1
 800c7c8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c7cc:	6122      	str	r2, [r4, #16]
 800c7ce:	2201      	movs	r2, #1
 800c7d0:	615a      	str	r2, [r3, #20]
 800c7d2:	e7be      	b.n	800c752 <__gethex+0x362>
 800c7d4:	6922      	ldr	r2, [r4, #16]
 800c7d6:	455a      	cmp	r2, fp
 800c7d8:	dd0b      	ble.n	800c7f2 <__gethex+0x402>
 800c7da:	2101      	movs	r1, #1
 800c7dc:	4620      	mov	r0, r4
 800c7de:	f7ff fd9f 	bl	800c320 <rshift>
 800c7e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c7e6:	3701      	adds	r7, #1
 800c7e8:	42bb      	cmp	r3, r7
 800c7ea:	f6ff aee0 	blt.w	800c5ae <__gethex+0x1be>
 800c7ee:	2501      	movs	r5, #1
 800c7f0:	e7c2      	b.n	800c778 <__gethex+0x388>
 800c7f2:	f016 061f 	ands.w	r6, r6, #31
 800c7f6:	d0fa      	beq.n	800c7ee <__gethex+0x3fe>
 800c7f8:	4453      	add	r3, sl
 800c7fa:	f1c6 0620 	rsb	r6, r6, #32
 800c7fe:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c802:	f000 fa79 	bl	800ccf8 <__hi0bits>
 800c806:	42b0      	cmp	r0, r6
 800c808:	dbe7      	blt.n	800c7da <__gethex+0x3ea>
 800c80a:	e7f0      	b.n	800c7ee <__gethex+0x3fe>
 800c80c:	0800e580 	.word	0x0800e580

0800c810 <L_shift>:
 800c810:	f1c2 0208 	rsb	r2, r2, #8
 800c814:	0092      	lsls	r2, r2, #2
 800c816:	b570      	push	{r4, r5, r6, lr}
 800c818:	f1c2 0620 	rsb	r6, r2, #32
 800c81c:	6843      	ldr	r3, [r0, #4]
 800c81e:	6804      	ldr	r4, [r0, #0]
 800c820:	fa03 f506 	lsl.w	r5, r3, r6
 800c824:	432c      	orrs	r4, r5
 800c826:	40d3      	lsrs	r3, r2
 800c828:	6004      	str	r4, [r0, #0]
 800c82a:	f840 3f04 	str.w	r3, [r0, #4]!
 800c82e:	4288      	cmp	r0, r1
 800c830:	d3f4      	bcc.n	800c81c <L_shift+0xc>
 800c832:	bd70      	pop	{r4, r5, r6, pc}

0800c834 <__match>:
 800c834:	b530      	push	{r4, r5, lr}
 800c836:	6803      	ldr	r3, [r0, #0]
 800c838:	3301      	adds	r3, #1
 800c83a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c83e:	b914      	cbnz	r4, 800c846 <__match+0x12>
 800c840:	6003      	str	r3, [r0, #0]
 800c842:	2001      	movs	r0, #1
 800c844:	bd30      	pop	{r4, r5, pc}
 800c846:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c84a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c84e:	2d19      	cmp	r5, #25
 800c850:	bf98      	it	ls
 800c852:	3220      	addls	r2, #32
 800c854:	42a2      	cmp	r2, r4
 800c856:	d0f0      	beq.n	800c83a <__match+0x6>
 800c858:	2000      	movs	r0, #0
 800c85a:	e7f3      	b.n	800c844 <__match+0x10>

0800c85c <__hexnan>:
 800c85c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c860:	680b      	ldr	r3, [r1, #0]
 800c862:	6801      	ldr	r1, [r0, #0]
 800c864:	115e      	asrs	r6, r3, #5
 800c866:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c86a:	f013 031f 	ands.w	r3, r3, #31
 800c86e:	b087      	sub	sp, #28
 800c870:	bf18      	it	ne
 800c872:	3604      	addne	r6, #4
 800c874:	2500      	movs	r5, #0
 800c876:	1f37      	subs	r7, r6, #4
 800c878:	4682      	mov	sl, r0
 800c87a:	4690      	mov	r8, r2
 800c87c:	9301      	str	r3, [sp, #4]
 800c87e:	f846 5c04 	str.w	r5, [r6, #-4]
 800c882:	46b9      	mov	r9, r7
 800c884:	463c      	mov	r4, r7
 800c886:	9502      	str	r5, [sp, #8]
 800c888:	46ab      	mov	fp, r5
 800c88a:	784a      	ldrb	r2, [r1, #1]
 800c88c:	1c4b      	adds	r3, r1, #1
 800c88e:	9303      	str	r3, [sp, #12]
 800c890:	b342      	cbz	r2, 800c8e4 <__hexnan+0x88>
 800c892:	4610      	mov	r0, r2
 800c894:	9105      	str	r1, [sp, #20]
 800c896:	9204      	str	r2, [sp, #16]
 800c898:	f7ff fd94 	bl	800c3c4 <__hexdig_fun>
 800c89c:	2800      	cmp	r0, #0
 800c89e:	d151      	bne.n	800c944 <__hexnan+0xe8>
 800c8a0:	9a04      	ldr	r2, [sp, #16]
 800c8a2:	9905      	ldr	r1, [sp, #20]
 800c8a4:	2a20      	cmp	r2, #32
 800c8a6:	d818      	bhi.n	800c8da <__hexnan+0x7e>
 800c8a8:	9b02      	ldr	r3, [sp, #8]
 800c8aa:	459b      	cmp	fp, r3
 800c8ac:	dd13      	ble.n	800c8d6 <__hexnan+0x7a>
 800c8ae:	454c      	cmp	r4, r9
 800c8b0:	d206      	bcs.n	800c8c0 <__hexnan+0x64>
 800c8b2:	2d07      	cmp	r5, #7
 800c8b4:	dc04      	bgt.n	800c8c0 <__hexnan+0x64>
 800c8b6:	462a      	mov	r2, r5
 800c8b8:	4649      	mov	r1, r9
 800c8ba:	4620      	mov	r0, r4
 800c8bc:	f7ff ffa8 	bl	800c810 <L_shift>
 800c8c0:	4544      	cmp	r4, r8
 800c8c2:	d952      	bls.n	800c96a <__hexnan+0x10e>
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	f1a4 0904 	sub.w	r9, r4, #4
 800c8ca:	f844 3c04 	str.w	r3, [r4, #-4]
 800c8ce:	f8cd b008 	str.w	fp, [sp, #8]
 800c8d2:	464c      	mov	r4, r9
 800c8d4:	461d      	mov	r5, r3
 800c8d6:	9903      	ldr	r1, [sp, #12]
 800c8d8:	e7d7      	b.n	800c88a <__hexnan+0x2e>
 800c8da:	2a29      	cmp	r2, #41	@ 0x29
 800c8dc:	d157      	bne.n	800c98e <__hexnan+0x132>
 800c8de:	3102      	adds	r1, #2
 800c8e0:	f8ca 1000 	str.w	r1, [sl]
 800c8e4:	f1bb 0f00 	cmp.w	fp, #0
 800c8e8:	d051      	beq.n	800c98e <__hexnan+0x132>
 800c8ea:	454c      	cmp	r4, r9
 800c8ec:	d206      	bcs.n	800c8fc <__hexnan+0xa0>
 800c8ee:	2d07      	cmp	r5, #7
 800c8f0:	dc04      	bgt.n	800c8fc <__hexnan+0xa0>
 800c8f2:	462a      	mov	r2, r5
 800c8f4:	4649      	mov	r1, r9
 800c8f6:	4620      	mov	r0, r4
 800c8f8:	f7ff ff8a 	bl	800c810 <L_shift>
 800c8fc:	4544      	cmp	r4, r8
 800c8fe:	d936      	bls.n	800c96e <__hexnan+0x112>
 800c900:	f1a8 0204 	sub.w	r2, r8, #4
 800c904:	4623      	mov	r3, r4
 800c906:	f853 1b04 	ldr.w	r1, [r3], #4
 800c90a:	f842 1f04 	str.w	r1, [r2, #4]!
 800c90e:	429f      	cmp	r7, r3
 800c910:	d2f9      	bcs.n	800c906 <__hexnan+0xaa>
 800c912:	1b3b      	subs	r3, r7, r4
 800c914:	f023 0303 	bic.w	r3, r3, #3
 800c918:	3304      	adds	r3, #4
 800c91a:	3401      	adds	r4, #1
 800c91c:	3e03      	subs	r6, #3
 800c91e:	42b4      	cmp	r4, r6
 800c920:	bf88      	it	hi
 800c922:	2304      	movhi	r3, #4
 800c924:	4443      	add	r3, r8
 800c926:	2200      	movs	r2, #0
 800c928:	f843 2b04 	str.w	r2, [r3], #4
 800c92c:	429f      	cmp	r7, r3
 800c92e:	d2fb      	bcs.n	800c928 <__hexnan+0xcc>
 800c930:	683b      	ldr	r3, [r7, #0]
 800c932:	b91b      	cbnz	r3, 800c93c <__hexnan+0xe0>
 800c934:	4547      	cmp	r7, r8
 800c936:	d128      	bne.n	800c98a <__hexnan+0x12e>
 800c938:	2301      	movs	r3, #1
 800c93a:	603b      	str	r3, [r7, #0]
 800c93c:	2005      	movs	r0, #5
 800c93e:	b007      	add	sp, #28
 800c940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c944:	3501      	adds	r5, #1
 800c946:	2d08      	cmp	r5, #8
 800c948:	f10b 0b01 	add.w	fp, fp, #1
 800c94c:	dd06      	ble.n	800c95c <__hexnan+0x100>
 800c94e:	4544      	cmp	r4, r8
 800c950:	d9c1      	bls.n	800c8d6 <__hexnan+0x7a>
 800c952:	2300      	movs	r3, #0
 800c954:	f844 3c04 	str.w	r3, [r4, #-4]
 800c958:	2501      	movs	r5, #1
 800c95a:	3c04      	subs	r4, #4
 800c95c:	6822      	ldr	r2, [r4, #0]
 800c95e:	f000 000f 	and.w	r0, r0, #15
 800c962:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c966:	6020      	str	r0, [r4, #0]
 800c968:	e7b5      	b.n	800c8d6 <__hexnan+0x7a>
 800c96a:	2508      	movs	r5, #8
 800c96c:	e7b3      	b.n	800c8d6 <__hexnan+0x7a>
 800c96e:	9b01      	ldr	r3, [sp, #4]
 800c970:	2b00      	cmp	r3, #0
 800c972:	d0dd      	beq.n	800c930 <__hexnan+0xd4>
 800c974:	f1c3 0320 	rsb	r3, r3, #32
 800c978:	f04f 32ff 	mov.w	r2, #4294967295
 800c97c:	40da      	lsrs	r2, r3
 800c97e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c982:	4013      	ands	r3, r2
 800c984:	f846 3c04 	str.w	r3, [r6, #-4]
 800c988:	e7d2      	b.n	800c930 <__hexnan+0xd4>
 800c98a:	3f04      	subs	r7, #4
 800c98c:	e7d0      	b.n	800c930 <__hexnan+0xd4>
 800c98e:	2004      	movs	r0, #4
 800c990:	e7d5      	b.n	800c93e <__hexnan+0xe2>
	...

0800c994 <sbrk_aligned>:
 800c994:	b570      	push	{r4, r5, r6, lr}
 800c996:	4e0f      	ldr	r6, [pc, #60]	@ (800c9d4 <sbrk_aligned+0x40>)
 800c998:	460c      	mov	r4, r1
 800c99a:	6831      	ldr	r1, [r6, #0]
 800c99c:	4605      	mov	r5, r0
 800c99e:	b911      	cbnz	r1, 800c9a6 <sbrk_aligned+0x12>
 800c9a0:	f001 f922 	bl	800dbe8 <_sbrk_r>
 800c9a4:	6030      	str	r0, [r6, #0]
 800c9a6:	4621      	mov	r1, r4
 800c9a8:	4628      	mov	r0, r5
 800c9aa:	f001 f91d 	bl	800dbe8 <_sbrk_r>
 800c9ae:	1c43      	adds	r3, r0, #1
 800c9b0:	d103      	bne.n	800c9ba <sbrk_aligned+0x26>
 800c9b2:	f04f 34ff 	mov.w	r4, #4294967295
 800c9b6:	4620      	mov	r0, r4
 800c9b8:	bd70      	pop	{r4, r5, r6, pc}
 800c9ba:	1cc4      	adds	r4, r0, #3
 800c9bc:	f024 0403 	bic.w	r4, r4, #3
 800c9c0:	42a0      	cmp	r0, r4
 800c9c2:	d0f8      	beq.n	800c9b6 <sbrk_aligned+0x22>
 800c9c4:	1a21      	subs	r1, r4, r0
 800c9c6:	4628      	mov	r0, r5
 800c9c8:	f001 f90e 	bl	800dbe8 <_sbrk_r>
 800c9cc:	3001      	adds	r0, #1
 800c9ce:	d1f2      	bne.n	800c9b6 <sbrk_aligned+0x22>
 800c9d0:	e7ef      	b.n	800c9b2 <sbrk_aligned+0x1e>
 800c9d2:	bf00      	nop
 800c9d4:	2000247c 	.word	0x2000247c

0800c9d8 <_malloc_r>:
 800c9d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c9dc:	1ccd      	adds	r5, r1, #3
 800c9de:	f025 0503 	bic.w	r5, r5, #3
 800c9e2:	3508      	adds	r5, #8
 800c9e4:	2d0c      	cmp	r5, #12
 800c9e6:	bf38      	it	cc
 800c9e8:	250c      	movcc	r5, #12
 800c9ea:	2d00      	cmp	r5, #0
 800c9ec:	4606      	mov	r6, r0
 800c9ee:	db01      	blt.n	800c9f4 <_malloc_r+0x1c>
 800c9f0:	42a9      	cmp	r1, r5
 800c9f2:	d904      	bls.n	800c9fe <_malloc_r+0x26>
 800c9f4:	230c      	movs	r3, #12
 800c9f6:	6033      	str	r3, [r6, #0]
 800c9f8:	2000      	movs	r0, #0
 800c9fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c9fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cad4 <_malloc_r+0xfc>
 800ca02:	f000 f87b 	bl	800cafc <__malloc_lock>
 800ca06:	f8d8 3000 	ldr.w	r3, [r8]
 800ca0a:	461c      	mov	r4, r3
 800ca0c:	bb44      	cbnz	r4, 800ca60 <_malloc_r+0x88>
 800ca0e:	4629      	mov	r1, r5
 800ca10:	4630      	mov	r0, r6
 800ca12:	f7ff ffbf 	bl	800c994 <sbrk_aligned>
 800ca16:	1c43      	adds	r3, r0, #1
 800ca18:	4604      	mov	r4, r0
 800ca1a:	d158      	bne.n	800cace <_malloc_r+0xf6>
 800ca1c:	f8d8 4000 	ldr.w	r4, [r8]
 800ca20:	4627      	mov	r7, r4
 800ca22:	2f00      	cmp	r7, #0
 800ca24:	d143      	bne.n	800caae <_malloc_r+0xd6>
 800ca26:	2c00      	cmp	r4, #0
 800ca28:	d04b      	beq.n	800cac2 <_malloc_r+0xea>
 800ca2a:	6823      	ldr	r3, [r4, #0]
 800ca2c:	4639      	mov	r1, r7
 800ca2e:	4630      	mov	r0, r6
 800ca30:	eb04 0903 	add.w	r9, r4, r3
 800ca34:	f001 f8d8 	bl	800dbe8 <_sbrk_r>
 800ca38:	4581      	cmp	r9, r0
 800ca3a:	d142      	bne.n	800cac2 <_malloc_r+0xea>
 800ca3c:	6821      	ldr	r1, [r4, #0]
 800ca3e:	1a6d      	subs	r5, r5, r1
 800ca40:	4629      	mov	r1, r5
 800ca42:	4630      	mov	r0, r6
 800ca44:	f7ff ffa6 	bl	800c994 <sbrk_aligned>
 800ca48:	3001      	adds	r0, #1
 800ca4a:	d03a      	beq.n	800cac2 <_malloc_r+0xea>
 800ca4c:	6823      	ldr	r3, [r4, #0]
 800ca4e:	442b      	add	r3, r5
 800ca50:	6023      	str	r3, [r4, #0]
 800ca52:	f8d8 3000 	ldr.w	r3, [r8]
 800ca56:	685a      	ldr	r2, [r3, #4]
 800ca58:	bb62      	cbnz	r2, 800cab4 <_malloc_r+0xdc>
 800ca5a:	f8c8 7000 	str.w	r7, [r8]
 800ca5e:	e00f      	b.n	800ca80 <_malloc_r+0xa8>
 800ca60:	6822      	ldr	r2, [r4, #0]
 800ca62:	1b52      	subs	r2, r2, r5
 800ca64:	d420      	bmi.n	800caa8 <_malloc_r+0xd0>
 800ca66:	2a0b      	cmp	r2, #11
 800ca68:	d917      	bls.n	800ca9a <_malloc_r+0xc2>
 800ca6a:	1961      	adds	r1, r4, r5
 800ca6c:	42a3      	cmp	r3, r4
 800ca6e:	6025      	str	r5, [r4, #0]
 800ca70:	bf18      	it	ne
 800ca72:	6059      	strne	r1, [r3, #4]
 800ca74:	6863      	ldr	r3, [r4, #4]
 800ca76:	bf08      	it	eq
 800ca78:	f8c8 1000 	streq.w	r1, [r8]
 800ca7c:	5162      	str	r2, [r4, r5]
 800ca7e:	604b      	str	r3, [r1, #4]
 800ca80:	4630      	mov	r0, r6
 800ca82:	f000 f841 	bl	800cb08 <__malloc_unlock>
 800ca86:	f104 000b 	add.w	r0, r4, #11
 800ca8a:	1d23      	adds	r3, r4, #4
 800ca8c:	f020 0007 	bic.w	r0, r0, #7
 800ca90:	1ac2      	subs	r2, r0, r3
 800ca92:	bf1c      	itt	ne
 800ca94:	1a1b      	subne	r3, r3, r0
 800ca96:	50a3      	strne	r3, [r4, r2]
 800ca98:	e7af      	b.n	800c9fa <_malloc_r+0x22>
 800ca9a:	6862      	ldr	r2, [r4, #4]
 800ca9c:	42a3      	cmp	r3, r4
 800ca9e:	bf0c      	ite	eq
 800caa0:	f8c8 2000 	streq.w	r2, [r8]
 800caa4:	605a      	strne	r2, [r3, #4]
 800caa6:	e7eb      	b.n	800ca80 <_malloc_r+0xa8>
 800caa8:	4623      	mov	r3, r4
 800caaa:	6864      	ldr	r4, [r4, #4]
 800caac:	e7ae      	b.n	800ca0c <_malloc_r+0x34>
 800caae:	463c      	mov	r4, r7
 800cab0:	687f      	ldr	r7, [r7, #4]
 800cab2:	e7b6      	b.n	800ca22 <_malloc_r+0x4a>
 800cab4:	461a      	mov	r2, r3
 800cab6:	685b      	ldr	r3, [r3, #4]
 800cab8:	42a3      	cmp	r3, r4
 800caba:	d1fb      	bne.n	800cab4 <_malloc_r+0xdc>
 800cabc:	2300      	movs	r3, #0
 800cabe:	6053      	str	r3, [r2, #4]
 800cac0:	e7de      	b.n	800ca80 <_malloc_r+0xa8>
 800cac2:	230c      	movs	r3, #12
 800cac4:	6033      	str	r3, [r6, #0]
 800cac6:	4630      	mov	r0, r6
 800cac8:	f000 f81e 	bl	800cb08 <__malloc_unlock>
 800cacc:	e794      	b.n	800c9f8 <_malloc_r+0x20>
 800cace:	6005      	str	r5, [r0, #0]
 800cad0:	e7d6      	b.n	800ca80 <_malloc_r+0xa8>
 800cad2:	bf00      	nop
 800cad4:	20002480 	.word	0x20002480

0800cad8 <__ascii_mbtowc>:
 800cad8:	b082      	sub	sp, #8
 800cada:	b901      	cbnz	r1, 800cade <__ascii_mbtowc+0x6>
 800cadc:	a901      	add	r1, sp, #4
 800cade:	b142      	cbz	r2, 800caf2 <__ascii_mbtowc+0x1a>
 800cae0:	b14b      	cbz	r3, 800caf6 <__ascii_mbtowc+0x1e>
 800cae2:	7813      	ldrb	r3, [r2, #0]
 800cae4:	600b      	str	r3, [r1, #0]
 800cae6:	7812      	ldrb	r2, [r2, #0]
 800cae8:	1e10      	subs	r0, r2, #0
 800caea:	bf18      	it	ne
 800caec:	2001      	movne	r0, #1
 800caee:	b002      	add	sp, #8
 800caf0:	4770      	bx	lr
 800caf2:	4610      	mov	r0, r2
 800caf4:	e7fb      	b.n	800caee <__ascii_mbtowc+0x16>
 800caf6:	f06f 0001 	mvn.w	r0, #1
 800cafa:	e7f8      	b.n	800caee <__ascii_mbtowc+0x16>

0800cafc <__malloc_lock>:
 800cafc:	4801      	ldr	r0, [pc, #4]	@ (800cb04 <__malloc_lock+0x8>)
 800cafe:	f7ff bba4 	b.w	800c24a <__retarget_lock_acquire_recursive>
 800cb02:	bf00      	nop
 800cb04:	20002478 	.word	0x20002478

0800cb08 <__malloc_unlock>:
 800cb08:	4801      	ldr	r0, [pc, #4]	@ (800cb10 <__malloc_unlock+0x8>)
 800cb0a:	f7ff bb9f 	b.w	800c24c <__retarget_lock_release_recursive>
 800cb0e:	bf00      	nop
 800cb10:	20002478 	.word	0x20002478

0800cb14 <_Balloc>:
 800cb14:	b570      	push	{r4, r5, r6, lr}
 800cb16:	69c6      	ldr	r6, [r0, #28]
 800cb18:	4604      	mov	r4, r0
 800cb1a:	460d      	mov	r5, r1
 800cb1c:	b976      	cbnz	r6, 800cb3c <_Balloc+0x28>
 800cb1e:	2010      	movs	r0, #16
 800cb20:	f001 f8a4 	bl	800dc6c <malloc>
 800cb24:	4602      	mov	r2, r0
 800cb26:	61e0      	str	r0, [r4, #28]
 800cb28:	b920      	cbnz	r0, 800cb34 <_Balloc+0x20>
 800cb2a:	4b18      	ldr	r3, [pc, #96]	@ (800cb8c <_Balloc+0x78>)
 800cb2c:	4818      	ldr	r0, [pc, #96]	@ (800cb90 <_Balloc+0x7c>)
 800cb2e:	216b      	movs	r1, #107	@ 0x6b
 800cb30:	f001 f86a 	bl	800dc08 <__assert_func>
 800cb34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cb38:	6006      	str	r6, [r0, #0]
 800cb3a:	60c6      	str	r6, [r0, #12]
 800cb3c:	69e6      	ldr	r6, [r4, #28]
 800cb3e:	68f3      	ldr	r3, [r6, #12]
 800cb40:	b183      	cbz	r3, 800cb64 <_Balloc+0x50>
 800cb42:	69e3      	ldr	r3, [r4, #28]
 800cb44:	68db      	ldr	r3, [r3, #12]
 800cb46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cb4a:	b9b8      	cbnz	r0, 800cb7c <_Balloc+0x68>
 800cb4c:	2101      	movs	r1, #1
 800cb4e:	fa01 f605 	lsl.w	r6, r1, r5
 800cb52:	1d72      	adds	r2, r6, #5
 800cb54:	0092      	lsls	r2, r2, #2
 800cb56:	4620      	mov	r0, r4
 800cb58:	f001 f874 	bl	800dc44 <_calloc_r>
 800cb5c:	b160      	cbz	r0, 800cb78 <_Balloc+0x64>
 800cb5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cb62:	e00e      	b.n	800cb82 <_Balloc+0x6e>
 800cb64:	2221      	movs	r2, #33	@ 0x21
 800cb66:	2104      	movs	r1, #4
 800cb68:	4620      	mov	r0, r4
 800cb6a:	f001 f86b 	bl	800dc44 <_calloc_r>
 800cb6e:	69e3      	ldr	r3, [r4, #28]
 800cb70:	60f0      	str	r0, [r6, #12]
 800cb72:	68db      	ldr	r3, [r3, #12]
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d1e4      	bne.n	800cb42 <_Balloc+0x2e>
 800cb78:	2000      	movs	r0, #0
 800cb7a:	bd70      	pop	{r4, r5, r6, pc}
 800cb7c:	6802      	ldr	r2, [r0, #0]
 800cb7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cb82:	2300      	movs	r3, #0
 800cb84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cb88:	e7f7      	b.n	800cb7a <_Balloc+0x66>
 800cb8a:	bf00      	nop
 800cb8c:	0800e5f1 	.word	0x0800e5f1
 800cb90:	0800e608 	.word	0x0800e608

0800cb94 <_Bfree>:
 800cb94:	b570      	push	{r4, r5, r6, lr}
 800cb96:	69c6      	ldr	r6, [r0, #28]
 800cb98:	4605      	mov	r5, r0
 800cb9a:	460c      	mov	r4, r1
 800cb9c:	b976      	cbnz	r6, 800cbbc <_Bfree+0x28>
 800cb9e:	2010      	movs	r0, #16
 800cba0:	f001 f864 	bl	800dc6c <malloc>
 800cba4:	4602      	mov	r2, r0
 800cba6:	61e8      	str	r0, [r5, #28]
 800cba8:	b920      	cbnz	r0, 800cbb4 <_Bfree+0x20>
 800cbaa:	4b09      	ldr	r3, [pc, #36]	@ (800cbd0 <_Bfree+0x3c>)
 800cbac:	4809      	ldr	r0, [pc, #36]	@ (800cbd4 <_Bfree+0x40>)
 800cbae:	218f      	movs	r1, #143	@ 0x8f
 800cbb0:	f001 f82a 	bl	800dc08 <__assert_func>
 800cbb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cbb8:	6006      	str	r6, [r0, #0]
 800cbba:	60c6      	str	r6, [r0, #12]
 800cbbc:	b13c      	cbz	r4, 800cbce <_Bfree+0x3a>
 800cbbe:	69eb      	ldr	r3, [r5, #28]
 800cbc0:	6862      	ldr	r2, [r4, #4]
 800cbc2:	68db      	ldr	r3, [r3, #12]
 800cbc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cbc8:	6021      	str	r1, [r4, #0]
 800cbca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cbce:	bd70      	pop	{r4, r5, r6, pc}
 800cbd0:	0800e5f1 	.word	0x0800e5f1
 800cbd4:	0800e608 	.word	0x0800e608

0800cbd8 <__multadd>:
 800cbd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cbdc:	690d      	ldr	r5, [r1, #16]
 800cbde:	4607      	mov	r7, r0
 800cbe0:	460c      	mov	r4, r1
 800cbe2:	461e      	mov	r6, r3
 800cbe4:	f101 0c14 	add.w	ip, r1, #20
 800cbe8:	2000      	movs	r0, #0
 800cbea:	f8dc 3000 	ldr.w	r3, [ip]
 800cbee:	b299      	uxth	r1, r3
 800cbf0:	fb02 6101 	mla	r1, r2, r1, r6
 800cbf4:	0c1e      	lsrs	r6, r3, #16
 800cbf6:	0c0b      	lsrs	r3, r1, #16
 800cbf8:	fb02 3306 	mla	r3, r2, r6, r3
 800cbfc:	b289      	uxth	r1, r1
 800cbfe:	3001      	adds	r0, #1
 800cc00:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cc04:	4285      	cmp	r5, r0
 800cc06:	f84c 1b04 	str.w	r1, [ip], #4
 800cc0a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cc0e:	dcec      	bgt.n	800cbea <__multadd+0x12>
 800cc10:	b30e      	cbz	r6, 800cc56 <__multadd+0x7e>
 800cc12:	68a3      	ldr	r3, [r4, #8]
 800cc14:	42ab      	cmp	r3, r5
 800cc16:	dc19      	bgt.n	800cc4c <__multadd+0x74>
 800cc18:	6861      	ldr	r1, [r4, #4]
 800cc1a:	4638      	mov	r0, r7
 800cc1c:	3101      	adds	r1, #1
 800cc1e:	f7ff ff79 	bl	800cb14 <_Balloc>
 800cc22:	4680      	mov	r8, r0
 800cc24:	b928      	cbnz	r0, 800cc32 <__multadd+0x5a>
 800cc26:	4602      	mov	r2, r0
 800cc28:	4b0c      	ldr	r3, [pc, #48]	@ (800cc5c <__multadd+0x84>)
 800cc2a:	480d      	ldr	r0, [pc, #52]	@ (800cc60 <__multadd+0x88>)
 800cc2c:	21ba      	movs	r1, #186	@ 0xba
 800cc2e:	f000 ffeb 	bl	800dc08 <__assert_func>
 800cc32:	6922      	ldr	r2, [r4, #16]
 800cc34:	3202      	adds	r2, #2
 800cc36:	f104 010c 	add.w	r1, r4, #12
 800cc3a:	0092      	lsls	r2, r2, #2
 800cc3c:	300c      	adds	r0, #12
 800cc3e:	f7ff fb06 	bl	800c24e <memcpy>
 800cc42:	4621      	mov	r1, r4
 800cc44:	4638      	mov	r0, r7
 800cc46:	f7ff ffa5 	bl	800cb94 <_Bfree>
 800cc4a:	4644      	mov	r4, r8
 800cc4c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cc50:	3501      	adds	r5, #1
 800cc52:	615e      	str	r6, [r3, #20]
 800cc54:	6125      	str	r5, [r4, #16]
 800cc56:	4620      	mov	r0, r4
 800cc58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc5c:	0800e580 	.word	0x0800e580
 800cc60:	0800e608 	.word	0x0800e608

0800cc64 <__s2b>:
 800cc64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc68:	460c      	mov	r4, r1
 800cc6a:	4615      	mov	r5, r2
 800cc6c:	461f      	mov	r7, r3
 800cc6e:	2209      	movs	r2, #9
 800cc70:	3308      	adds	r3, #8
 800cc72:	4606      	mov	r6, r0
 800cc74:	fb93 f3f2 	sdiv	r3, r3, r2
 800cc78:	2100      	movs	r1, #0
 800cc7a:	2201      	movs	r2, #1
 800cc7c:	429a      	cmp	r2, r3
 800cc7e:	db09      	blt.n	800cc94 <__s2b+0x30>
 800cc80:	4630      	mov	r0, r6
 800cc82:	f7ff ff47 	bl	800cb14 <_Balloc>
 800cc86:	b940      	cbnz	r0, 800cc9a <__s2b+0x36>
 800cc88:	4602      	mov	r2, r0
 800cc8a:	4b19      	ldr	r3, [pc, #100]	@ (800ccf0 <__s2b+0x8c>)
 800cc8c:	4819      	ldr	r0, [pc, #100]	@ (800ccf4 <__s2b+0x90>)
 800cc8e:	21d3      	movs	r1, #211	@ 0xd3
 800cc90:	f000 ffba 	bl	800dc08 <__assert_func>
 800cc94:	0052      	lsls	r2, r2, #1
 800cc96:	3101      	adds	r1, #1
 800cc98:	e7f0      	b.n	800cc7c <__s2b+0x18>
 800cc9a:	9b08      	ldr	r3, [sp, #32]
 800cc9c:	6143      	str	r3, [r0, #20]
 800cc9e:	2d09      	cmp	r5, #9
 800cca0:	f04f 0301 	mov.w	r3, #1
 800cca4:	6103      	str	r3, [r0, #16]
 800cca6:	dd16      	ble.n	800ccd6 <__s2b+0x72>
 800cca8:	f104 0909 	add.w	r9, r4, #9
 800ccac:	46c8      	mov	r8, r9
 800ccae:	442c      	add	r4, r5
 800ccb0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ccb4:	4601      	mov	r1, r0
 800ccb6:	3b30      	subs	r3, #48	@ 0x30
 800ccb8:	220a      	movs	r2, #10
 800ccba:	4630      	mov	r0, r6
 800ccbc:	f7ff ff8c 	bl	800cbd8 <__multadd>
 800ccc0:	45a0      	cmp	r8, r4
 800ccc2:	d1f5      	bne.n	800ccb0 <__s2b+0x4c>
 800ccc4:	f1a5 0408 	sub.w	r4, r5, #8
 800ccc8:	444c      	add	r4, r9
 800ccca:	1b2d      	subs	r5, r5, r4
 800cccc:	1963      	adds	r3, r4, r5
 800ccce:	42bb      	cmp	r3, r7
 800ccd0:	db04      	blt.n	800ccdc <__s2b+0x78>
 800ccd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ccd6:	340a      	adds	r4, #10
 800ccd8:	2509      	movs	r5, #9
 800ccda:	e7f6      	b.n	800ccca <__s2b+0x66>
 800ccdc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cce0:	4601      	mov	r1, r0
 800cce2:	3b30      	subs	r3, #48	@ 0x30
 800cce4:	220a      	movs	r2, #10
 800cce6:	4630      	mov	r0, r6
 800cce8:	f7ff ff76 	bl	800cbd8 <__multadd>
 800ccec:	e7ee      	b.n	800cccc <__s2b+0x68>
 800ccee:	bf00      	nop
 800ccf0:	0800e580 	.word	0x0800e580
 800ccf4:	0800e608 	.word	0x0800e608

0800ccf8 <__hi0bits>:
 800ccf8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ccfc:	4603      	mov	r3, r0
 800ccfe:	bf36      	itet	cc
 800cd00:	0403      	lslcc	r3, r0, #16
 800cd02:	2000      	movcs	r0, #0
 800cd04:	2010      	movcc	r0, #16
 800cd06:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cd0a:	bf3c      	itt	cc
 800cd0c:	021b      	lslcc	r3, r3, #8
 800cd0e:	3008      	addcc	r0, #8
 800cd10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cd14:	bf3c      	itt	cc
 800cd16:	011b      	lslcc	r3, r3, #4
 800cd18:	3004      	addcc	r0, #4
 800cd1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd1e:	bf3c      	itt	cc
 800cd20:	009b      	lslcc	r3, r3, #2
 800cd22:	3002      	addcc	r0, #2
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	db05      	blt.n	800cd34 <__hi0bits+0x3c>
 800cd28:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cd2c:	f100 0001 	add.w	r0, r0, #1
 800cd30:	bf08      	it	eq
 800cd32:	2020      	moveq	r0, #32
 800cd34:	4770      	bx	lr

0800cd36 <__lo0bits>:
 800cd36:	6803      	ldr	r3, [r0, #0]
 800cd38:	4602      	mov	r2, r0
 800cd3a:	f013 0007 	ands.w	r0, r3, #7
 800cd3e:	d00b      	beq.n	800cd58 <__lo0bits+0x22>
 800cd40:	07d9      	lsls	r1, r3, #31
 800cd42:	d421      	bmi.n	800cd88 <__lo0bits+0x52>
 800cd44:	0798      	lsls	r0, r3, #30
 800cd46:	bf49      	itett	mi
 800cd48:	085b      	lsrmi	r3, r3, #1
 800cd4a:	089b      	lsrpl	r3, r3, #2
 800cd4c:	2001      	movmi	r0, #1
 800cd4e:	6013      	strmi	r3, [r2, #0]
 800cd50:	bf5c      	itt	pl
 800cd52:	6013      	strpl	r3, [r2, #0]
 800cd54:	2002      	movpl	r0, #2
 800cd56:	4770      	bx	lr
 800cd58:	b299      	uxth	r1, r3
 800cd5a:	b909      	cbnz	r1, 800cd60 <__lo0bits+0x2a>
 800cd5c:	0c1b      	lsrs	r3, r3, #16
 800cd5e:	2010      	movs	r0, #16
 800cd60:	b2d9      	uxtb	r1, r3
 800cd62:	b909      	cbnz	r1, 800cd68 <__lo0bits+0x32>
 800cd64:	3008      	adds	r0, #8
 800cd66:	0a1b      	lsrs	r3, r3, #8
 800cd68:	0719      	lsls	r1, r3, #28
 800cd6a:	bf04      	itt	eq
 800cd6c:	091b      	lsreq	r3, r3, #4
 800cd6e:	3004      	addeq	r0, #4
 800cd70:	0799      	lsls	r1, r3, #30
 800cd72:	bf04      	itt	eq
 800cd74:	089b      	lsreq	r3, r3, #2
 800cd76:	3002      	addeq	r0, #2
 800cd78:	07d9      	lsls	r1, r3, #31
 800cd7a:	d403      	bmi.n	800cd84 <__lo0bits+0x4e>
 800cd7c:	085b      	lsrs	r3, r3, #1
 800cd7e:	f100 0001 	add.w	r0, r0, #1
 800cd82:	d003      	beq.n	800cd8c <__lo0bits+0x56>
 800cd84:	6013      	str	r3, [r2, #0]
 800cd86:	4770      	bx	lr
 800cd88:	2000      	movs	r0, #0
 800cd8a:	4770      	bx	lr
 800cd8c:	2020      	movs	r0, #32
 800cd8e:	4770      	bx	lr

0800cd90 <__i2b>:
 800cd90:	b510      	push	{r4, lr}
 800cd92:	460c      	mov	r4, r1
 800cd94:	2101      	movs	r1, #1
 800cd96:	f7ff febd 	bl	800cb14 <_Balloc>
 800cd9a:	4602      	mov	r2, r0
 800cd9c:	b928      	cbnz	r0, 800cdaa <__i2b+0x1a>
 800cd9e:	4b05      	ldr	r3, [pc, #20]	@ (800cdb4 <__i2b+0x24>)
 800cda0:	4805      	ldr	r0, [pc, #20]	@ (800cdb8 <__i2b+0x28>)
 800cda2:	f240 1145 	movw	r1, #325	@ 0x145
 800cda6:	f000 ff2f 	bl	800dc08 <__assert_func>
 800cdaa:	2301      	movs	r3, #1
 800cdac:	6144      	str	r4, [r0, #20]
 800cdae:	6103      	str	r3, [r0, #16]
 800cdb0:	bd10      	pop	{r4, pc}
 800cdb2:	bf00      	nop
 800cdb4:	0800e580 	.word	0x0800e580
 800cdb8:	0800e608 	.word	0x0800e608

0800cdbc <__multiply>:
 800cdbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdc0:	4614      	mov	r4, r2
 800cdc2:	690a      	ldr	r2, [r1, #16]
 800cdc4:	6923      	ldr	r3, [r4, #16]
 800cdc6:	429a      	cmp	r2, r3
 800cdc8:	bfa8      	it	ge
 800cdca:	4623      	movge	r3, r4
 800cdcc:	460f      	mov	r7, r1
 800cdce:	bfa4      	itt	ge
 800cdd0:	460c      	movge	r4, r1
 800cdd2:	461f      	movge	r7, r3
 800cdd4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800cdd8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800cddc:	68a3      	ldr	r3, [r4, #8]
 800cdde:	6861      	ldr	r1, [r4, #4]
 800cde0:	eb0a 0609 	add.w	r6, sl, r9
 800cde4:	42b3      	cmp	r3, r6
 800cde6:	b085      	sub	sp, #20
 800cde8:	bfb8      	it	lt
 800cdea:	3101      	addlt	r1, #1
 800cdec:	f7ff fe92 	bl	800cb14 <_Balloc>
 800cdf0:	b930      	cbnz	r0, 800ce00 <__multiply+0x44>
 800cdf2:	4602      	mov	r2, r0
 800cdf4:	4b44      	ldr	r3, [pc, #272]	@ (800cf08 <__multiply+0x14c>)
 800cdf6:	4845      	ldr	r0, [pc, #276]	@ (800cf0c <__multiply+0x150>)
 800cdf8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cdfc:	f000 ff04 	bl	800dc08 <__assert_func>
 800ce00:	f100 0514 	add.w	r5, r0, #20
 800ce04:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ce08:	462b      	mov	r3, r5
 800ce0a:	2200      	movs	r2, #0
 800ce0c:	4543      	cmp	r3, r8
 800ce0e:	d321      	bcc.n	800ce54 <__multiply+0x98>
 800ce10:	f107 0114 	add.w	r1, r7, #20
 800ce14:	f104 0214 	add.w	r2, r4, #20
 800ce18:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ce1c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ce20:	9302      	str	r3, [sp, #8]
 800ce22:	1b13      	subs	r3, r2, r4
 800ce24:	3b15      	subs	r3, #21
 800ce26:	f023 0303 	bic.w	r3, r3, #3
 800ce2a:	3304      	adds	r3, #4
 800ce2c:	f104 0715 	add.w	r7, r4, #21
 800ce30:	42ba      	cmp	r2, r7
 800ce32:	bf38      	it	cc
 800ce34:	2304      	movcc	r3, #4
 800ce36:	9301      	str	r3, [sp, #4]
 800ce38:	9b02      	ldr	r3, [sp, #8]
 800ce3a:	9103      	str	r1, [sp, #12]
 800ce3c:	428b      	cmp	r3, r1
 800ce3e:	d80c      	bhi.n	800ce5a <__multiply+0x9e>
 800ce40:	2e00      	cmp	r6, #0
 800ce42:	dd03      	ble.n	800ce4c <__multiply+0x90>
 800ce44:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d05b      	beq.n	800cf04 <__multiply+0x148>
 800ce4c:	6106      	str	r6, [r0, #16]
 800ce4e:	b005      	add	sp, #20
 800ce50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce54:	f843 2b04 	str.w	r2, [r3], #4
 800ce58:	e7d8      	b.n	800ce0c <__multiply+0x50>
 800ce5a:	f8b1 a000 	ldrh.w	sl, [r1]
 800ce5e:	f1ba 0f00 	cmp.w	sl, #0
 800ce62:	d024      	beq.n	800ceae <__multiply+0xf2>
 800ce64:	f104 0e14 	add.w	lr, r4, #20
 800ce68:	46a9      	mov	r9, r5
 800ce6a:	f04f 0c00 	mov.w	ip, #0
 800ce6e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ce72:	f8d9 3000 	ldr.w	r3, [r9]
 800ce76:	fa1f fb87 	uxth.w	fp, r7
 800ce7a:	b29b      	uxth	r3, r3
 800ce7c:	fb0a 330b 	mla	r3, sl, fp, r3
 800ce80:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800ce84:	f8d9 7000 	ldr.w	r7, [r9]
 800ce88:	4463      	add	r3, ip
 800ce8a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ce8e:	fb0a c70b 	mla	r7, sl, fp, ip
 800ce92:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800ce96:	b29b      	uxth	r3, r3
 800ce98:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ce9c:	4572      	cmp	r2, lr
 800ce9e:	f849 3b04 	str.w	r3, [r9], #4
 800cea2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cea6:	d8e2      	bhi.n	800ce6e <__multiply+0xb2>
 800cea8:	9b01      	ldr	r3, [sp, #4]
 800ceaa:	f845 c003 	str.w	ip, [r5, r3]
 800ceae:	9b03      	ldr	r3, [sp, #12]
 800ceb0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ceb4:	3104      	adds	r1, #4
 800ceb6:	f1b9 0f00 	cmp.w	r9, #0
 800ceba:	d021      	beq.n	800cf00 <__multiply+0x144>
 800cebc:	682b      	ldr	r3, [r5, #0]
 800cebe:	f104 0c14 	add.w	ip, r4, #20
 800cec2:	46ae      	mov	lr, r5
 800cec4:	f04f 0a00 	mov.w	sl, #0
 800cec8:	f8bc b000 	ldrh.w	fp, [ip]
 800cecc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800ced0:	fb09 770b 	mla	r7, r9, fp, r7
 800ced4:	4457      	add	r7, sl
 800ced6:	b29b      	uxth	r3, r3
 800ced8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cedc:	f84e 3b04 	str.w	r3, [lr], #4
 800cee0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cee4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cee8:	f8be 3000 	ldrh.w	r3, [lr]
 800ceec:	fb09 330a 	mla	r3, r9, sl, r3
 800cef0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800cef4:	4562      	cmp	r2, ip
 800cef6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cefa:	d8e5      	bhi.n	800cec8 <__multiply+0x10c>
 800cefc:	9f01      	ldr	r7, [sp, #4]
 800cefe:	51eb      	str	r3, [r5, r7]
 800cf00:	3504      	adds	r5, #4
 800cf02:	e799      	b.n	800ce38 <__multiply+0x7c>
 800cf04:	3e01      	subs	r6, #1
 800cf06:	e79b      	b.n	800ce40 <__multiply+0x84>
 800cf08:	0800e580 	.word	0x0800e580
 800cf0c:	0800e608 	.word	0x0800e608

0800cf10 <__pow5mult>:
 800cf10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf14:	4615      	mov	r5, r2
 800cf16:	f012 0203 	ands.w	r2, r2, #3
 800cf1a:	4607      	mov	r7, r0
 800cf1c:	460e      	mov	r6, r1
 800cf1e:	d007      	beq.n	800cf30 <__pow5mult+0x20>
 800cf20:	4c25      	ldr	r4, [pc, #148]	@ (800cfb8 <__pow5mult+0xa8>)
 800cf22:	3a01      	subs	r2, #1
 800cf24:	2300      	movs	r3, #0
 800cf26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cf2a:	f7ff fe55 	bl	800cbd8 <__multadd>
 800cf2e:	4606      	mov	r6, r0
 800cf30:	10ad      	asrs	r5, r5, #2
 800cf32:	d03d      	beq.n	800cfb0 <__pow5mult+0xa0>
 800cf34:	69fc      	ldr	r4, [r7, #28]
 800cf36:	b97c      	cbnz	r4, 800cf58 <__pow5mult+0x48>
 800cf38:	2010      	movs	r0, #16
 800cf3a:	f000 fe97 	bl	800dc6c <malloc>
 800cf3e:	4602      	mov	r2, r0
 800cf40:	61f8      	str	r0, [r7, #28]
 800cf42:	b928      	cbnz	r0, 800cf50 <__pow5mult+0x40>
 800cf44:	4b1d      	ldr	r3, [pc, #116]	@ (800cfbc <__pow5mult+0xac>)
 800cf46:	481e      	ldr	r0, [pc, #120]	@ (800cfc0 <__pow5mult+0xb0>)
 800cf48:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cf4c:	f000 fe5c 	bl	800dc08 <__assert_func>
 800cf50:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cf54:	6004      	str	r4, [r0, #0]
 800cf56:	60c4      	str	r4, [r0, #12]
 800cf58:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cf5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cf60:	b94c      	cbnz	r4, 800cf76 <__pow5mult+0x66>
 800cf62:	f240 2171 	movw	r1, #625	@ 0x271
 800cf66:	4638      	mov	r0, r7
 800cf68:	f7ff ff12 	bl	800cd90 <__i2b>
 800cf6c:	2300      	movs	r3, #0
 800cf6e:	f8c8 0008 	str.w	r0, [r8, #8]
 800cf72:	4604      	mov	r4, r0
 800cf74:	6003      	str	r3, [r0, #0]
 800cf76:	f04f 0900 	mov.w	r9, #0
 800cf7a:	07eb      	lsls	r3, r5, #31
 800cf7c:	d50a      	bpl.n	800cf94 <__pow5mult+0x84>
 800cf7e:	4631      	mov	r1, r6
 800cf80:	4622      	mov	r2, r4
 800cf82:	4638      	mov	r0, r7
 800cf84:	f7ff ff1a 	bl	800cdbc <__multiply>
 800cf88:	4631      	mov	r1, r6
 800cf8a:	4680      	mov	r8, r0
 800cf8c:	4638      	mov	r0, r7
 800cf8e:	f7ff fe01 	bl	800cb94 <_Bfree>
 800cf92:	4646      	mov	r6, r8
 800cf94:	106d      	asrs	r5, r5, #1
 800cf96:	d00b      	beq.n	800cfb0 <__pow5mult+0xa0>
 800cf98:	6820      	ldr	r0, [r4, #0]
 800cf9a:	b938      	cbnz	r0, 800cfac <__pow5mult+0x9c>
 800cf9c:	4622      	mov	r2, r4
 800cf9e:	4621      	mov	r1, r4
 800cfa0:	4638      	mov	r0, r7
 800cfa2:	f7ff ff0b 	bl	800cdbc <__multiply>
 800cfa6:	6020      	str	r0, [r4, #0]
 800cfa8:	f8c0 9000 	str.w	r9, [r0]
 800cfac:	4604      	mov	r4, r0
 800cfae:	e7e4      	b.n	800cf7a <__pow5mult+0x6a>
 800cfb0:	4630      	mov	r0, r6
 800cfb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cfb6:	bf00      	nop
 800cfb8:	0800e664 	.word	0x0800e664
 800cfbc:	0800e5f1 	.word	0x0800e5f1
 800cfc0:	0800e608 	.word	0x0800e608

0800cfc4 <__lshift>:
 800cfc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cfc8:	460c      	mov	r4, r1
 800cfca:	6849      	ldr	r1, [r1, #4]
 800cfcc:	6923      	ldr	r3, [r4, #16]
 800cfce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cfd2:	68a3      	ldr	r3, [r4, #8]
 800cfd4:	4607      	mov	r7, r0
 800cfd6:	4691      	mov	r9, r2
 800cfd8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cfdc:	f108 0601 	add.w	r6, r8, #1
 800cfe0:	42b3      	cmp	r3, r6
 800cfe2:	db0b      	blt.n	800cffc <__lshift+0x38>
 800cfe4:	4638      	mov	r0, r7
 800cfe6:	f7ff fd95 	bl	800cb14 <_Balloc>
 800cfea:	4605      	mov	r5, r0
 800cfec:	b948      	cbnz	r0, 800d002 <__lshift+0x3e>
 800cfee:	4602      	mov	r2, r0
 800cff0:	4b28      	ldr	r3, [pc, #160]	@ (800d094 <__lshift+0xd0>)
 800cff2:	4829      	ldr	r0, [pc, #164]	@ (800d098 <__lshift+0xd4>)
 800cff4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cff8:	f000 fe06 	bl	800dc08 <__assert_func>
 800cffc:	3101      	adds	r1, #1
 800cffe:	005b      	lsls	r3, r3, #1
 800d000:	e7ee      	b.n	800cfe0 <__lshift+0x1c>
 800d002:	2300      	movs	r3, #0
 800d004:	f100 0114 	add.w	r1, r0, #20
 800d008:	f100 0210 	add.w	r2, r0, #16
 800d00c:	4618      	mov	r0, r3
 800d00e:	4553      	cmp	r3, sl
 800d010:	db33      	blt.n	800d07a <__lshift+0xb6>
 800d012:	6920      	ldr	r0, [r4, #16]
 800d014:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d018:	f104 0314 	add.w	r3, r4, #20
 800d01c:	f019 091f 	ands.w	r9, r9, #31
 800d020:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d024:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d028:	d02b      	beq.n	800d082 <__lshift+0xbe>
 800d02a:	f1c9 0e20 	rsb	lr, r9, #32
 800d02e:	468a      	mov	sl, r1
 800d030:	2200      	movs	r2, #0
 800d032:	6818      	ldr	r0, [r3, #0]
 800d034:	fa00 f009 	lsl.w	r0, r0, r9
 800d038:	4310      	orrs	r0, r2
 800d03a:	f84a 0b04 	str.w	r0, [sl], #4
 800d03e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d042:	459c      	cmp	ip, r3
 800d044:	fa22 f20e 	lsr.w	r2, r2, lr
 800d048:	d8f3      	bhi.n	800d032 <__lshift+0x6e>
 800d04a:	ebac 0304 	sub.w	r3, ip, r4
 800d04e:	3b15      	subs	r3, #21
 800d050:	f023 0303 	bic.w	r3, r3, #3
 800d054:	3304      	adds	r3, #4
 800d056:	f104 0015 	add.w	r0, r4, #21
 800d05a:	4584      	cmp	ip, r0
 800d05c:	bf38      	it	cc
 800d05e:	2304      	movcc	r3, #4
 800d060:	50ca      	str	r2, [r1, r3]
 800d062:	b10a      	cbz	r2, 800d068 <__lshift+0xa4>
 800d064:	f108 0602 	add.w	r6, r8, #2
 800d068:	3e01      	subs	r6, #1
 800d06a:	4638      	mov	r0, r7
 800d06c:	612e      	str	r6, [r5, #16]
 800d06e:	4621      	mov	r1, r4
 800d070:	f7ff fd90 	bl	800cb94 <_Bfree>
 800d074:	4628      	mov	r0, r5
 800d076:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d07a:	f842 0f04 	str.w	r0, [r2, #4]!
 800d07e:	3301      	adds	r3, #1
 800d080:	e7c5      	b.n	800d00e <__lshift+0x4a>
 800d082:	3904      	subs	r1, #4
 800d084:	f853 2b04 	ldr.w	r2, [r3], #4
 800d088:	f841 2f04 	str.w	r2, [r1, #4]!
 800d08c:	459c      	cmp	ip, r3
 800d08e:	d8f9      	bhi.n	800d084 <__lshift+0xc0>
 800d090:	e7ea      	b.n	800d068 <__lshift+0xa4>
 800d092:	bf00      	nop
 800d094:	0800e580 	.word	0x0800e580
 800d098:	0800e608 	.word	0x0800e608

0800d09c <__mcmp>:
 800d09c:	690a      	ldr	r2, [r1, #16]
 800d09e:	4603      	mov	r3, r0
 800d0a0:	6900      	ldr	r0, [r0, #16]
 800d0a2:	1a80      	subs	r0, r0, r2
 800d0a4:	b530      	push	{r4, r5, lr}
 800d0a6:	d10e      	bne.n	800d0c6 <__mcmp+0x2a>
 800d0a8:	3314      	adds	r3, #20
 800d0aa:	3114      	adds	r1, #20
 800d0ac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d0b0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d0b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d0b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d0bc:	4295      	cmp	r5, r2
 800d0be:	d003      	beq.n	800d0c8 <__mcmp+0x2c>
 800d0c0:	d205      	bcs.n	800d0ce <__mcmp+0x32>
 800d0c2:	f04f 30ff 	mov.w	r0, #4294967295
 800d0c6:	bd30      	pop	{r4, r5, pc}
 800d0c8:	42a3      	cmp	r3, r4
 800d0ca:	d3f3      	bcc.n	800d0b4 <__mcmp+0x18>
 800d0cc:	e7fb      	b.n	800d0c6 <__mcmp+0x2a>
 800d0ce:	2001      	movs	r0, #1
 800d0d0:	e7f9      	b.n	800d0c6 <__mcmp+0x2a>
	...

0800d0d4 <__mdiff>:
 800d0d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0d8:	4689      	mov	r9, r1
 800d0da:	4606      	mov	r6, r0
 800d0dc:	4611      	mov	r1, r2
 800d0de:	4648      	mov	r0, r9
 800d0e0:	4614      	mov	r4, r2
 800d0e2:	f7ff ffdb 	bl	800d09c <__mcmp>
 800d0e6:	1e05      	subs	r5, r0, #0
 800d0e8:	d112      	bne.n	800d110 <__mdiff+0x3c>
 800d0ea:	4629      	mov	r1, r5
 800d0ec:	4630      	mov	r0, r6
 800d0ee:	f7ff fd11 	bl	800cb14 <_Balloc>
 800d0f2:	4602      	mov	r2, r0
 800d0f4:	b928      	cbnz	r0, 800d102 <__mdiff+0x2e>
 800d0f6:	4b3f      	ldr	r3, [pc, #252]	@ (800d1f4 <__mdiff+0x120>)
 800d0f8:	f240 2137 	movw	r1, #567	@ 0x237
 800d0fc:	483e      	ldr	r0, [pc, #248]	@ (800d1f8 <__mdiff+0x124>)
 800d0fe:	f000 fd83 	bl	800dc08 <__assert_func>
 800d102:	2301      	movs	r3, #1
 800d104:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d108:	4610      	mov	r0, r2
 800d10a:	b003      	add	sp, #12
 800d10c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d110:	bfbc      	itt	lt
 800d112:	464b      	movlt	r3, r9
 800d114:	46a1      	movlt	r9, r4
 800d116:	4630      	mov	r0, r6
 800d118:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d11c:	bfba      	itte	lt
 800d11e:	461c      	movlt	r4, r3
 800d120:	2501      	movlt	r5, #1
 800d122:	2500      	movge	r5, #0
 800d124:	f7ff fcf6 	bl	800cb14 <_Balloc>
 800d128:	4602      	mov	r2, r0
 800d12a:	b918      	cbnz	r0, 800d134 <__mdiff+0x60>
 800d12c:	4b31      	ldr	r3, [pc, #196]	@ (800d1f4 <__mdiff+0x120>)
 800d12e:	f240 2145 	movw	r1, #581	@ 0x245
 800d132:	e7e3      	b.n	800d0fc <__mdiff+0x28>
 800d134:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d138:	6926      	ldr	r6, [r4, #16]
 800d13a:	60c5      	str	r5, [r0, #12]
 800d13c:	f109 0310 	add.w	r3, r9, #16
 800d140:	f109 0514 	add.w	r5, r9, #20
 800d144:	f104 0e14 	add.w	lr, r4, #20
 800d148:	f100 0b14 	add.w	fp, r0, #20
 800d14c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d150:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d154:	9301      	str	r3, [sp, #4]
 800d156:	46d9      	mov	r9, fp
 800d158:	f04f 0c00 	mov.w	ip, #0
 800d15c:	9b01      	ldr	r3, [sp, #4]
 800d15e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d162:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d166:	9301      	str	r3, [sp, #4]
 800d168:	fa1f f38a 	uxth.w	r3, sl
 800d16c:	4619      	mov	r1, r3
 800d16e:	b283      	uxth	r3, r0
 800d170:	1acb      	subs	r3, r1, r3
 800d172:	0c00      	lsrs	r0, r0, #16
 800d174:	4463      	add	r3, ip
 800d176:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d17a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d17e:	b29b      	uxth	r3, r3
 800d180:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d184:	4576      	cmp	r6, lr
 800d186:	f849 3b04 	str.w	r3, [r9], #4
 800d18a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d18e:	d8e5      	bhi.n	800d15c <__mdiff+0x88>
 800d190:	1b33      	subs	r3, r6, r4
 800d192:	3b15      	subs	r3, #21
 800d194:	f023 0303 	bic.w	r3, r3, #3
 800d198:	3415      	adds	r4, #21
 800d19a:	3304      	adds	r3, #4
 800d19c:	42a6      	cmp	r6, r4
 800d19e:	bf38      	it	cc
 800d1a0:	2304      	movcc	r3, #4
 800d1a2:	441d      	add	r5, r3
 800d1a4:	445b      	add	r3, fp
 800d1a6:	461e      	mov	r6, r3
 800d1a8:	462c      	mov	r4, r5
 800d1aa:	4544      	cmp	r4, r8
 800d1ac:	d30e      	bcc.n	800d1cc <__mdiff+0xf8>
 800d1ae:	f108 0103 	add.w	r1, r8, #3
 800d1b2:	1b49      	subs	r1, r1, r5
 800d1b4:	f021 0103 	bic.w	r1, r1, #3
 800d1b8:	3d03      	subs	r5, #3
 800d1ba:	45a8      	cmp	r8, r5
 800d1bc:	bf38      	it	cc
 800d1be:	2100      	movcc	r1, #0
 800d1c0:	440b      	add	r3, r1
 800d1c2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d1c6:	b191      	cbz	r1, 800d1ee <__mdiff+0x11a>
 800d1c8:	6117      	str	r7, [r2, #16]
 800d1ca:	e79d      	b.n	800d108 <__mdiff+0x34>
 800d1cc:	f854 1b04 	ldr.w	r1, [r4], #4
 800d1d0:	46e6      	mov	lr, ip
 800d1d2:	0c08      	lsrs	r0, r1, #16
 800d1d4:	fa1c fc81 	uxtah	ip, ip, r1
 800d1d8:	4471      	add	r1, lr
 800d1da:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d1de:	b289      	uxth	r1, r1
 800d1e0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d1e4:	f846 1b04 	str.w	r1, [r6], #4
 800d1e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d1ec:	e7dd      	b.n	800d1aa <__mdiff+0xd6>
 800d1ee:	3f01      	subs	r7, #1
 800d1f0:	e7e7      	b.n	800d1c2 <__mdiff+0xee>
 800d1f2:	bf00      	nop
 800d1f4:	0800e580 	.word	0x0800e580
 800d1f8:	0800e608 	.word	0x0800e608

0800d1fc <__ulp>:
 800d1fc:	b082      	sub	sp, #8
 800d1fe:	ed8d 0b00 	vstr	d0, [sp]
 800d202:	9a01      	ldr	r2, [sp, #4]
 800d204:	4b0f      	ldr	r3, [pc, #60]	@ (800d244 <__ulp+0x48>)
 800d206:	4013      	ands	r3, r2
 800d208:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	dc08      	bgt.n	800d222 <__ulp+0x26>
 800d210:	425b      	negs	r3, r3
 800d212:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d216:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d21a:	da04      	bge.n	800d226 <__ulp+0x2a>
 800d21c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d220:	4113      	asrs	r3, r2
 800d222:	2200      	movs	r2, #0
 800d224:	e008      	b.n	800d238 <__ulp+0x3c>
 800d226:	f1a2 0314 	sub.w	r3, r2, #20
 800d22a:	2b1e      	cmp	r3, #30
 800d22c:	bfda      	itte	le
 800d22e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d232:	40da      	lsrle	r2, r3
 800d234:	2201      	movgt	r2, #1
 800d236:	2300      	movs	r3, #0
 800d238:	4619      	mov	r1, r3
 800d23a:	4610      	mov	r0, r2
 800d23c:	ec41 0b10 	vmov	d0, r0, r1
 800d240:	b002      	add	sp, #8
 800d242:	4770      	bx	lr
 800d244:	7ff00000 	.word	0x7ff00000

0800d248 <__b2d>:
 800d248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d24c:	6906      	ldr	r6, [r0, #16]
 800d24e:	f100 0814 	add.w	r8, r0, #20
 800d252:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d256:	1f37      	subs	r7, r6, #4
 800d258:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d25c:	4610      	mov	r0, r2
 800d25e:	f7ff fd4b 	bl	800ccf8 <__hi0bits>
 800d262:	f1c0 0320 	rsb	r3, r0, #32
 800d266:	280a      	cmp	r0, #10
 800d268:	600b      	str	r3, [r1, #0]
 800d26a:	491b      	ldr	r1, [pc, #108]	@ (800d2d8 <__b2d+0x90>)
 800d26c:	dc15      	bgt.n	800d29a <__b2d+0x52>
 800d26e:	f1c0 0c0b 	rsb	ip, r0, #11
 800d272:	fa22 f30c 	lsr.w	r3, r2, ip
 800d276:	45b8      	cmp	r8, r7
 800d278:	ea43 0501 	orr.w	r5, r3, r1
 800d27c:	bf34      	ite	cc
 800d27e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d282:	2300      	movcs	r3, #0
 800d284:	3015      	adds	r0, #21
 800d286:	fa02 f000 	lsl.w	r0, r2, r0
 800d28a:	fa23 f30c 	lsr.w	r3, r3, ip
 800d28e:	4303      	orrs	r3, r0
 800d290:	461c      	mov	r4, r3
 800d292:	ec45 4b10 	vmov	d0, r4, r5
 800d296:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d29a:	45b8      	cmp	r8, r7
 800d29c:	bf3a      	itte	cc
 800d29e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d2a2:	f1a6 0708 	subcc.w	r7, r6, #8
 800d2a6:	2300      	movcs	r3, #0
 800d2a8:	380b      	subs	r0, #11
 800d2aa:	d012      	beq.n	800d2d2 <__b2d+0x8a>
 800d2ac:	f1c0 0120 	rsb	r1, r0, #32
 800d2b0:	fa23 f401 	lsr.w	r4, r3, r1
 800d2b4:	4082      	lsls	r2, r0
 800d2b6:	4322      	orrs	r2, r4
 800d2b8:	4547      	cmp	r7, r8
 800d2ba:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d2be:	bf8c      	ite	hi
 800d2c0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d2c4:	2200      	movls	r2, #0
 800d2c6:	4083      	lsls	r3, r0
 800d2c8:	40ca      	lsrs	r2, r1
 800d2ca:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d2ce:	4313      	orrs	r3, r2
 800d2d0:	e7de      	b.n	800d290 <__b2d+0x48>
 800d2d2:	ea42 0501 	orr.w	r5, r2, r1
 800d2d6:	e7db      	b.n	800d290 <__b2d+0x48>
 800d2d8:	3ff00000 	.word	0x3ff00000

0800d2dc <__d2b>:
 800d2dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d2e0:	460f      	mov	r7, r1
 800d2e2:	2101      	movs	r1, #1
 800d2e4:	ec59 8b10 	vmov	r8, r9, d0
 800d2e8:	4616      	mov	r6, r2
 800d2ea:	f7ff fc13 	bl	800cb14 <_Balloc>
 800d2ee:	4604      	mov	r4, r0
 800d2f0:	b930      	cbnz	r0, 800d300 <__d2b+0x24>
 800d2f2:	4602      	mov	r2, r0
 800d2f4:	4b23      	ldr	r3, [pc, #140]	@ (800d384 <__d2b+0xa8>)
 800d2f6:	4824      	ldr	r0, [pc, #144]	@ (800d388 <__d2b+0xac>)
 800d2f8:	f240 310f 	movw	r1, #783	@ 0x30f
 800d2fc:	f000 fc84 	bl	800dc08 <__assert_func>
 800d300:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d304:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d308:	b10d      	cbz	r5, 800d30e <__d2b+0x32>
 800d30a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d30e:	9301      	str	r3, [sp, #4]
 800d310:	f1b8 0300 	subs.w	r3, r8, #0
 800d314:	d023      	beq.n	800d35e <__d2b+0x82>
 800d316:	4668      	mov	r0, sp
 800d318:	9300      	str	r3, [sp, #0]
 800d31a:	f7ff fd0c 	bl	800cd36 <__lo0bits>
 800d31e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d322:	b1d0      	cbz	r0, 800d35a <__d2b+0x7e>
 800d324:	f1c0 0320 	rsb	r3, r0, #32
 800d328:	fa02 f303 	lsl.w	r3, r2, r3
 800d32c:	430b      	orrs	r3, r1
 800d32e:	40c2      	lsrs	r2, r0
 800d330:	6163      	str	r3, [r4, #20]
 800d332:	9201      	str	r2, [sp, #4]
 800d334:	9b01      	ldr	r3, [sp, #4]
 800d336:	61a3      	str	r3, [r4, #24]
 800d338:	2b00      	cmp	r3, #0
 800d33a:	bf0c      	ite	eq
 800d33c:	2201      	moveq	r2, #1
 800d33e:	2202      	movne	r2, #2
 800d340:	6122      	str	r2, [r4, #16]
 800d342:	b1a5      	cbz	r5, 800d36e <__d2b+0x92>
 800d344:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d348:	4405      	add	r5, r0
 800d34a:	603d      	str	r5, [r7, #0]
 800d34c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d350:	6030      	str	r0, [r6, #0]
 800d352:	4620      	mov	r0, r4
 800d354:	b003      	add	sp, #12
 800d356:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d35a:	6161      	str	r1, [r4, #20]
 800d35c:	e7ea      	b.n	800d334 <__d2b+0x58>
 800d35e:	a801      	add	r0, sp, #4
 800d360:	f7ff fce9 	bl	800cd36 <__lo0bits>
 800d364:	9b01      	ldr	r3, [sp, #4]
 800d366:	6163      	str	r3, [r4, #20]
 800d368:	3020      	adds	r0, #32
 800d36a:	2201      	movs	r2, #1
 800d36c:	e7e8      	b.n	800d340 <__d2b+0x64>
 800d36e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d372:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d376:	6038      	str	r0, [r7, #0]
 800d378:	6918      	ldr	r0, [r3, #16]
 800d37a:	f7ff fcbd 	bl	800ccf8 <__hi0bits>
 800d37e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d382:	e7e5      	b.n	800d350 <__d2b+0x74>
 800d384:	0800e580 	.word	0x0800e580
 800d388:	0800e608 	.word	0x0800e608

0800d38c <__ratio>:
 800d38c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d390:	b085      	sub	sp, #20
 800d392:	e9cd 1000 	strd	r1, r0, [sp]
 800d396:	a902      	add	r1, sp, #8
 800d398:	f7ff ff56 	bl	800d248 <__b2d>
 800d39c:	9800      	ldr	r0, [sp, #0]
 800d39e:	a903      	add	r1, sp, #12
 800d3a0:	ec55 4b10 	vmov	r4, r5, d0
 800d3a4:	f7ff ff50 	bl	800d248 <__b2d>
 800d3a8:	9b01      	ldr	r3, [sp, #4]
 800d3aa:	6919      	ldr	r1, [r3, #16]
 800d3ac:	9b00      	ldr	r3, [sp, #0]
 800d3ae:	691b      	ldr	r3, [r3, #16]
 800d3b0:	1ac9      	subs	r1, r1, r3
 800d3b2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d3b6:	1a9b      	subs	r3, r3, r2
 800d3b8:	ec5b ab10 	vmov	sl, fp, d0
 800d3bc:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	bfce      	itee	gt
 800d3c4:	462a      	movgt	r2, r5
 800d3c6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d3ca:	465a      	movle	r2, fp
 800d3cc:	462f      	mov	r7, r5
 800d3ce:	46d9      	mov	r9, fp
 800d3d0:	bfcc      	ite	gt
 800d3d2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d3d6:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d3da:	464b      	mov	r3, r9
 800d3dc:	4652      	mov	r2, sl
 800d3de:	4620      	mov	r0, r4
 800d3e0:	4639      	mov	r1, r7
 800d3e2:	f7f3 fa53 	bl	800088c <__aeabi_ddiv>
 800d3e6:	ec41 0b10 	vmov	d0, r0, r1
 800d3ea:	b005      	add	sp, #20
 800d3ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d3f0 <__copybits>:
 800d3f0:	3901      	subs	r1, #1
 800d3f2:	b570      	push	{r4, r5, r6, lr}
 800d3f4:	1149      	asrs	r1, r1, #5
 800d3f6:	6914      	ldr	r4, [r2, #16]
 800d3f8:	3101      	adds	r1, #1
 800d3fa:	f102 0314 	add.w	r3, r2, #20
 800d3fe:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d402:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d406:	1f05      	subs	r5, r0, #4
 800d408:	42a3      	cmp	r3, r4
 800d40a:	d30c      	bcc.n	800d426 <__copybits+0x36>
 800d40c:	1aa3      	subs	r3, r4, r2
 800d40e:	3b11      	subs	r3, #17
 800d410:	f023 0303 	bic.w	r3, r3, #3
 800d414:	3211      	adds	r2, #17
 800d416:	42a2      	cmp	r2, r4
 800d418:	bf88      	it	hi
 800d41a:	2300      	movhi	r3, #0
 800d41c:	4418      	add	r0, r3
 800d41e:	2300      	movs	r3, #0
 800d420:	4288      	cmp	r0, r1
 800d422:	d305      	bcc.n	800d430 <__copybits+0x40>
 800d424:	bd70      	pop	{r4, r5, r6, pc}
 800d426:	f853 6b04 	ldr.w	r6, [r3], #4
 800d42a:	f845 6f04 	str.w	r6, [r5, #4]!
 800d42e:	e7eb      	b.n	800d408 <__copybits+0x18>
 800d430:	f840 3b04 	str.w	r3, [r0], #4
 800d434:	e7f4      	b.n	800d420 <__copybits+0x30>

0800d436 <__any_on>:
 800d436:	f100 0214 	add.w	r2, r0, #20
 800d43a:	6900      	ldr	r0, [r0, #16]
 800d43c:	114b      	asrs	r3, r1, #5
 800d43e:	4298      	cmp	r0, r3
 800d440:	b510      	push	{r4, lr}
 800d442:	db11      	blt.n	800d468 <__any_on+0x32>
 800d444:	dd0a      	ble.n	800d45c <__any_on+0x26>
 800d446:	f011 011f 	ands.w	r1, r1, #31
 800d44a:	d007      	beq.n	800d45c <__any_on+0x26>
 800d44c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d450:	fa24 f001 	lsr.w	r0, r4, r1
 800d454:	fa00 f101 	lsl.w	r1, r0, r1
 800d458:	428c      	cmp	r4, r1
 800d45a:	d10b      	bne.n	800d474 <__any_on+0x3e>
 800d45c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d460:	4293      	cmp	r3, r2
 800d462:	d803      	bhi.n	800d46c <__any_on+0x36>
 800d464:	2000      	movs	r0, #0
 800d466:	bd10      	pop	{r4, pc}
 800d468:	4603      	mov	r3, r0
 800d46a:	e7f7      	b.n	800d45c <__any_on+0x26>
 800d46c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d470:	2900      	cmp	r1, #0
 800d472:	d0f5      	beq.n	800d460 <__any_on+0x2a>
 800d474:	2001      	movs	r0, #1
 800d476:	e7f6      	b.n	800d466 <__any_on+0x30>

0800d478 <__ascii_wctomb>:
 800d478:	4603      	mov	r3, r0
 800d47a:	4608      	mov	r0, r1
 800d47c:	b141      	cbz	r1, 800d490 <__ascii_wctomb+0x18>
 800d47e:	2aff      	cmp	r2, #255	@ 0xff
 800d480:	d904      	bls.n	800d48c <__ascii_wctomb+0x14>
 800d482:	228a      	movs	r2, #138	@ 0x8a
 800d484:	601a      	str	r2, [r3, #0]
 800d486:	f04f 30ff 	mov.w	r0, #4294967295
 800d48a:	4770      	bx	lr
 800d48c:	700a      	strb	r2, [r1, #0]
 800d48e:	2001      	movs	r0, #1
 800d490:	4770      	bx	lr

0800d492 <__ssputs_r>:
 800d492:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d496:	688e      	ldr	r6, [r1, #8]
 800d498:	461f      	mov	r7, r3
 800d49a:	42be      	cmp	r6, r7
 800d49c:	680b      	ldr	r3, [r1, #0]
 800d49e:	4682      	mov	sl, r0
 800d4a0:	460c      	mov	r4, r1
 800d4a2:	4690      	mov	r8, r2
 800d4a4:	d82d      	bhi.n	800d502 <__ssputs_r+0x70>
 800d4a6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d4aa:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d4ae:	d026      	beq.n	800d4fe <__ssputs_r+0x6c>
 800d4b0:	6965      	ldr	r5, [r4, #20]
 800d4b2:	6909      	ldr	r1, [r1, #16]
 800d4b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d4b8:	eba3 0901 	sub.w	r9, r3, r1
 800d4bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d4c0:	1c7b      	adds	r3, r7, #1
 800d4c2:	444b      	add	r3, r9
 800d4c4:	106d      	asrs	r5, r5, #1
 800d4c6:	429d      	cmp	r5, r3
 800d4c8:	bf38      	it	cc
 800d4ca:	461d      	movcc	r5, r3
 800d4cc:	0553      	lsls	r3, r2, #21
 800d4ce:	d527      	bpl.n	800d520 <__ssputs_r+0x8e>
 800d4d0:	4629      	mov	r1, r5
 800d4d2:	f7ff fa81 	bl	800c9d8 <_malloc_r>
 800d4d6:	4606      	mov	r6, r0
 800d4d8:	b360      	cbz	r0, 800d534 <__ssputs_r+0xa2>
 800d4da:	6921      	ldr	r1, [r4, #16]
 800d4dc:	464a      	mov	r2, r9
 800d4de:	f7fe feb6 	bl	800c24e <memcpy>
 800d4e2:	89a3      	ldrh	r3, [r4, #12]
 800d4e4:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d4e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d4ec:	81a3      	strh	r3, [r4, #12]
 800d4ee:	6126      	str	r6, [r4, #16]
 800d4f0:	6165      	str	r5, [r4, #20]
 800d4f2:	444e      	add	r6, r9
 800d4f4:	eba5 0509 	sub.w	r5, r5, r9
 800d4f8:	6026      	str	r6, [r4, #0]
 800d4fa:	60a5      	str	r5, [r4, #8]
 800d4fc:	463e      	mov	r6, r7
 800d4fe:	42be      	cmp	r6, r7
 800d500:	d900      	bls.n	800d504 <__ssputs_r+0x72>
 800d502:	463e      	mov	r6, r7
 800d504:	6820      	ldr	r0, [r4, #0]
 800d506:	4632      	mov	r2, r6
 800d508:	4641      	mov	r1, r8
 800d50a:	f000 fb53 	bl	800dbb4 <memmove>
 800d50e:	68a3      	ldr	r3, [r4, #8]
 800d510:	1b9b      	subs	r3, r3, r6
 800d512:	60a3      	str	r3, [r4, #8]
 800d514:	6823      	ldr	r3, [r4, #0]
 800d516:	4433      	add	r3, r6
 800d518:	6023      	str	r3, [r4, #0]
 800d51a:	2000      	movs	r0, #0
 800d51c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d520:	462a      	mov	r2, r5
 800d522:	f000 fbab 	bl	800dc7c <_realloc_r>
 800d526:	4606      	mov	r6, r0
 800d528:	2800      	cmp	r0, #0
 800d52a:	d1e0      	bne.n	800d4ee <__ssputs_r+0x5c>
 800d52c:	6921      	ldr	r1, [r4, #16]
 800d52e:	4650      	mov	r0, sl
 800d530:	f7fe feac 	bl	800c28c <_free_r>
 800d534:	230c      	movs	r3, #12
 800d536:	f8ca 3000 	str.w	r3, [sl]
 800d53a:	89a3      	ldrh	r3, [r4, #12]
 800d53c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d540:	81a3      	strh	r3, [r4, #12]
 800d542:	f04f 30ff 	mov.w	r0, #4294967295
 800d546:	e7e9      	b.n	800d51c <__ssputs_r+0x8a>

0800d548 <_svfiprintf_r>:
 800d548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d54c:	4698      	mov	r8, r3
 800d54e:	898b      	ldrh	r3, [r1, #12]
 800d550:	061b      	lsls	r3, r3, #24
 800d552:	b09d      	sub	sp, #116	@ 0x74
 800d554:	4607      	mov	r7, r0
 800d556:	460d      	mov	r5, r1
 800d558:	4614      	mov	r4, r2
 800d55a:	d510      	bpl.n	800d57e <_svfiprintf_r+0x36>
 800d55c:	690b      	ldr	r3, [r1, #16]
 800d55e:	b973      	cbnz	r3, 800d57e <_svfiprintf_r+0x36>
 800d560:	2140      	movs	r1, #64	@ 0x40
 800d562:	f7ff fa39 	bl	800c9d8 <_malloc_r>
 800d566:	6028      	str	r0, [r5, #0]
 800d568:	6128      	str	r0, [r5, #16]
 800d56a:	b930      	cbnz	r0, 800d57a <_svfiprintf_r+0x32>
 800d56c:	230c      	movs	r3, #12
 800d56e:	603b      	str	r3, [r7, #0]
 800d570:	f04f 30ff 	mov.w	r0, #4294967295
 800d574:	b01d      	add	sp, #116	@ 0x74
 800d576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d57a:	2340      	movs	r3, #64	@ 0x40
 800d57c:	616b      	str	r3, [r5, #20]
 800d57e:	2300      	movs	r3, #0
 800d580:	9309      	str	r3, [sp, #36]	@ 0x24
 800d582:	2320      	movs	r3, #32
 800d584:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d588:	f8cd 800c 	str.w	r8, [sp, #12]
 800d58c:	2330      	movs	r3, #48	@ 0x30
 800d58e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d72c <_svfiprintf_r+0x1e4>
 800d592:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d596:	f04f 0901 	mov.w	r9, #1
 800d59a:	4623      	mov	r3, r4
 800d59c:	469a      	mov	sl, r3
 800d59e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d5a2:	b10a      	cbz	r2, 800d5a8 <_svfiprintf_r+0x60>
 800d5a4:	2a25      	cmp	r2, #37	@ 0x25
 800d5a6:	d1f9      	bne.n	800d59c <_svfiprintf_r+0x54>
 800d5a8:	ebba 0b04 	subs.w	fp, sl, r4
 800d5ac:	d00b      	beq.n	800d5c6 <_svfiprintf_r+0x7e>
 800d5ae:	465b      	mov	r3, fp
 800d5b0:	4622      	mov	r2, r4
 800d5b2:	4629      	mov	r1, r5
 800d5b4:	4638      	mov	r0, r7
 800d5b6:	f7ff ff6c 	bl	800d492 <__ssputs_r>
 800d5ba:	3001      	adds	r0, #1
 800d5bc:	f000 80a7 	beq.w	800d70e <_svfiprintf_r+0x1c6>
 800d5c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d5c2:	445a      	add	r2, fp
 800d5c4:	9209      	str	r2, [sp, #36]	@ 0x24
 800d5c6:	f89a 3000 	ldrb.w	r3, [sl]
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	f000 809f 	beq.w	800d70e <_svfiprintf_r+0x1c6>
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	f04f 32ff 	mov.w	r2, #4294967295
 800d5d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d5da:	f10a 0a01 	add.w	sl, sl, #1
 800d5de:	9304      	str	r3, [sp, #16]
 800d5e0:	9307      	str	r3, [sp, #28]
 800d5e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d5e6:	931a      	str	r3, [sp, #104]	@ 0x68
 800d5e8:	4654      	mov	r4, sl
 800d5ea:	2205      	movs	r2, #5
 800d5ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5f0:	484e      	ldr	r0, [pc, #312]	@ (800d72c <_svfiprintf_r+0x1e4>)
 800d5f2:	f7f2 fe15 	bl	8000220 <memchr>
 800d5f6:	9a04      	ldr	r2, [sp, #16]
 800d5f8:	b9d8      	cbnz	r0, 800d632 <_svfiprintf_r+0xea>
 800d5fa:	06d0      	lsls	r0, r2, #27
 800d5fc:	bf44      	itt	mi
 800d5fe:	2320      	movmi	r3, #32
 800d600:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d604:	0711      	lsls	r1, r2, #28
 800d606:	bf44      	itt	mi
 800d608:	232b      	movmi	r3, #43	@ 0x2b
 800d60a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d60e:	f89a 3000 	ldrb.w	r3, [sl]
 800d612:	2b2a      	cmp	r3, #42	@ 0x2a
 800d614:	d015      	beq.n	800d642 <_svfiprintf_r+0xfa>
 800d616:	9a07      	ldr	r2, [sp, #28]
 800d618:	4654      	mov	r4, sl
 800d61a:	2000      	movs	r0, #0
 800d61c:	f04f 0c0a 	mov.w	ip, #10
 800d620:	4621      	mov	r1, r4
 800d622:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d626:	3b30      	subs	r3, #48	@ 0x30
 800d628:	2b09      	cmp	r3, #9
 800d62a:	d94b      	bls.n	800d6c4 <_svfiprintf_r+0x17c>
 800d62c:	b1b0      	cbz	r0, 800d65c <_svfiprintf_r+0x114>
 800d62e:	9207      	str	r2, [sp, #28]
 800d630:	e014      	b.n	800d65c <_svfiprintf_r+0x114>
 800d632:	eba0 0308 	sub.w	r3, r0, r8
 800d636:	fa09 f303 	lsl.w	r3, r9, r3
 800d63a:	4313      	orrs	r3, r2
 800d63c:	9304      	str	r3, [sp, #16]
 800d63e:	46a2      	mov	sl, r4
 800d640:	e7d2      	b.n	800d5e8 <_svfiprintf_r+0xa0>
 800d642:	9b03      	ldr	r3, [sp, #12]
 800d644:	1d19      	adds	r1, r3, #4
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	9103      	str	r1, [sp, #12]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	bfbb      	ittet	lt
 800d64e:	425b      	neglt	r3, r3
 800d650:	f042 0202 	orrlt.w	r2, r2, #2
 800d654:	9307      	strge	r3, [sp, #28]
 800d656:	9307      	strlt	r3, [sp, #28]
 800d658:	bfb8      	it	lt
 800d65a:	9204      	strlt	r2, [sp, #16]
 800d65c:	7823      	ldrb	r3, [r4, #0]
 800d65e:	2b2e      	cmp	r3, #46	@ 0x2e
 800d660:	d10a      	bne.n	800d678 <_svfiprintf_r+0x130>
 800d662:	7863      	ldrb	r3, [r4, #1]
 800d664:	2b2a      	cmp	r3, #42	@ 0x2a
 800d666:	d132      	bne.n	800d6ce <_svfiprintf_r+0x186>
 800d668:	9b03      	ldr	r3, [sp, #12]
 800d66a:	1d1a      	adds	r2, r3, #4
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	9203      	str	r2, [sp, #12]
 800d670:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d674:	3402      	adds	r4, #2
 800d676:	9305      	str	r3, [sp, #20]
 800d678:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d73c <_svfiprintf_r+0x1f4>
 800d67c:	7821      	ldrb	r1, [r4, #0]
 800d67e:	2203      	movs	r2, #3
 800d680:	4650      	mov	r0, sl
 800d682:	f7f2 fdcd 	bl	8000220 <memchr>
 800d686:	b138      	cbz	r0, 800d698 <_svfiprintf_r+0x150>
 800d688:	9b04      	ldr	r3, [sp, #16]
 800d68a:	eba0 000a 	sub.w	r0, r0, sl
 800d68e:	2240      	movs	r2, #64	@ 0x40
 800d690:	4082      	lsls	r2, r0
 800d692:	4313      	orrs	r3, r2
 800d694:	3401      	adds	r4, #1
 800d696:	9304      	str	r3, [sp, #16]
 800d698:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d69c:	4824      	ldr	r0, [pc, #144]	@ (800d730 <_svfiprintf_r+0x1e8>)
 800d69e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d6a2:	2206      	movs	r2, #6
 800d6a4:	f7f2 fdbc 	bl	8000220 <memchr>
 800d6a8:	2800      	cmp	r0, #0
 800d6aa:	d036      	beq.n	800d71a <_svfiprintf_r+0x1d2>
 800d6ac:	4b21      	ldr	r3, [pc, #132]	@ (800d734 <_svfiprintf_r+0x1ec>)
 800d6ae:	bb1b      	cbnz	r3, 800d6f8 <_svfiprintf_r+0x1b0>
 800d6b0:	9b03      	ldr	r3, [sp, #12]
 800d6b2:	3307      	adds	r3, #7
 800d6b4:	f023 0307 	bic.w	r3, r3, #7
 800d6b8:	3308      	adds	r3, #8
 800d6ba:	9303      	str	r3, [sp, #12]
 800d6bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6be:	4433      	add	r3, r6
 800d6c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800d6c2:	e76a      	b.n	800d59a <_svfiprintf_r+0x52>
 800d6c4:	fb0c 3202 	mla	r2, ip, r2, r3
 800d6c8:	460c      	mov	r4, r1
 800d6ca:	2001      	movs	r0, #1
 800d6cc:	e7a8      	b.n	800d620 <_svfiprintf_r+0xd8>
 800d6ce:	2300      	movs	r3, #0
 800d6d0:	3401      	adds	r4, #1
 800d6d2:	9305      	str	r3, [sp, #20]
 800d6d4:	4619      	mov	r1, r3
 800d6d6:	f04f 0c0a 	mov.w	ip, #10
 800d6da:	4620      	mov	r0, r4
 800d6dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d6e0:	3a30      	subs	r2, #48	@ 0x30
 800d6e2:	2a09      	cmp	r2, #9
 800d6e4:	d903      	bls.n	800d6ee <_svfiprintf_r+0x1a6>
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d0c6      	beq.n	800d678 <_svfiprintf_r+0x130>
 800d6ea:	9105      	str	r1, [sp, #20]
 800d6ec:	e7c4      	b.n	800d678 <_svfiprintf_r+0x130>
 800d6ee:	fb0c 2101 	mla	r1, ip, r1, r2
 800d6f2:	4604      	mov	r4, r0
 800d6f4:	2301      	movs	r3, #1
 800d6f6:	e7f0      	b.n	800d6da <_svfiprintf_r+0x192>
 800d6f8:	ab03      	add	r3, sp, #12
 800d6fa:	9300      	str	r3, [sp, #0]
 800d6fc:	462a      	mov	r2, r5
 800d6fe:	4b0e      	ldr	r3, [pc, #56]	@ (800d738 <_svfiprintf_r+0x1f0>)
 800d700:	a904      	add	r1, sp, #16
 800d702:	4638      	mov	r0, r7
 800d704:	f3af 8000 	nop.w
 800d708:	1c42      	adds	r2, r0, #1
 800d70a:	4606      	mov	r6, r0
 800d70c:	d1d6      	bne.n	800d6bc <_svfiprintf_r+0x174>
 800d70e:	89ab      	ldrh	r3, [r5, #12]
 800d710:	065b      	lsls	r3, r3, #25
 800d712:	f53f af2d 	bmi.w	800d570 <_svfiprintf_r+0x28>
 800d716:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d718:	e72c      	b.n	800d574 <_svfiprintf_r+0x2c>
 800d71a:	ab03      	add	r3, sp, #12
 800d71c:	9300      	str	r3, [sp, #0]
 800d71e:	462a      	mov	r2, r5
 800d720:	4b05      	ldr	r3, [pc, #20]	@ (800d738 <_svfiprintf_r+0x1f0>)
 800d722:	a904      	add	r1, sp, #16
 800d724:	4638      	mov	r0, r7
 800d726:	f000 f879 	bl	800d81c <_printf_i>
 800d72a:	e7ed      	b.n	800d708 <_svfiprintf_r+0x1c0>
 800d72c:	0800e861 	.word	0x0800e861
 800d730:	0800e86b 	.word	0x0800e86b
 800d734:	00000000 	.word	0x00000000
 800d738:	0800d493 	.word	0x0800d493
 800d73c:	0800e867 	.word	0x0800e867

0800d740 <_printf_common>:
 800d740:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d744:	4616      	mov	r6, r2
 800d746:	4698      	mov	r8, r3
 800d748:	688a      	ldr	r2, [r1, #8]
 800d74a:	690b      	ldr	r3, [r1, #16]
 800d74c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d750:	4293      	cmp	r3, r2
 800d752:	bfb8      	it	lt
 800d754:	4613      	movlt	r3, r2
 800d756:	6033      	str	r3, [r6, #0]
 800d758:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d75c:	4607      	mov	r7, r0
 800d75e:	460c      	mov	r4, r1
 800d760:	b10a      	cbz	r2, 800d766 <_printf_common+0x26>
 800d762:	3301      	adds	r3, #1
 800d764:	6033      	str	r3, [r6, #0]
 800d766:	6823      	ldr	r3, [r4, #0]
 800d768:	0699      	lsls	r1, r3, #26
 800d76a:	bf42      	ittt	mi
 800d76c:	6833      	ldrmi	r3, [r6, #0]
 800d76e:	3302      	addmi	r3, #2
 800d770:	6033      	strmi	r3, [r6, #0]
 800d772:	6825      	ldr	r5, [r4, #0]
 800d774:	f015 0506 	ands.w	r5, r5, #6
 800d778:	d106      	bne.n	800d788 <_printf_common+0x48>
 800d77a:	f104 0a19 	add.w	sl, r4, #25
 800d77e:	68e3      	ldr	r3, [r4, #12]
 800d780:	6832      	ldr	r2, [r6, #0]
 800d782:	1a9b      	subs	r3, r3, r2
 800d784:	42ab      	cmp	r3, r5
 800d786:	dc26      	bgt.n	800d7d6 <_printf_common+0x96>
 800d788:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d78c:	6822      	ldr	r2, [r4, #0]
 800d78e:	3b00      	subs	r3, #0
 800d790:	bf18      	it	ne
 800d792:	2301      	movne	r3, #1
 800d794:	0692      	lsls	r2, r2, #26
 800d796:	d42b      	bmi.n	800d7f0 <_printf_common+0xb0>
 800d798:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d79c:	4641      	mov	r1, r8
 800d79e:	4638      	mov	r0, r7
 800d7a0:	47c8      	blx	r9
 800d7a2:	3001      	adds	r0, #1
 800d7a4:	d01e      	beq.n	800d7e4 <_printf_common+0xa4>
 800d7a6:	6823      	ldr	r3, [r4, #0]
 800d7a8:	6922      	ldr	r2, [r4, #16]
 800d7aa:	f003 0306 	and.w	r3, r3, #6
 800d7ae:	2b04      	cmp	r3, #4
 800d7b0:	bf02      	ittt	eq
 800d7b2:	68e5      	ldreq	r5, [r4, #12]
 800d7b4:	6833      	ldreq	r3, [r6, #0]
 800d7b6:	1aed      	subeq	r5, r5, r3
 800d7b8:	68a3      	ldr	r3, [r4, #8]
 800d7ba:	bf0c      	ite	eq
 800d7bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d7c0:	2500      	movne	r5, #0
 800d7c2:	4293      	cmp	r3, r2
 800d7c4:	bfc4      	itt	gt
 800d7c6:	1a9b      	subgt	r3, r3, r2
 800d7c8:	18ed      	addgt	r5, r5, r3
 800d7ca:	2600      	movs	r6, #0
 800d7cc:	341a      	adds	r4, #26
 800d7ce:	42b5      	cmp	r5, r6
 800d7d0:	d11a      	bne.n	800d808 <_printf_common+0xc8>
 800d7d2:	2000      	movs	r0, #0
 800d7d4:	e008      	b.n	800d7e8 <_printf_common+0xa8>
 800d7d6:	2301      	movs	r3, #1
 800d7d8:	4652      	mov	r2, sl
 800d7da:	4641      	mov	r1, r8
 800d7dc:	4638      	mov	r0, r7
 800d7de:	47c8      	blx	r9
 800d7e0:	3001      	adds	r0, #1
 800d7e2:	d103      	bne.n	800d7ec <_printf_common+0xac>
 800d7e4:	f04f 30ff 	mov.w	r0, #4294967295
 800d7e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7ec:	3501      	adds	r5, #1
 800d7ee:	e7c6      	b.n	800d77e <_printf_common+0x3e>
 800d7f0:	18e1      	adds	r1, r4, r3
 800d7f2:	1c5a      	adds	r2, r3, #1
 800d7f4:	2030      	movs	r0, #48	@ 0x30
 800d7f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d7fa:	4422      	add	r2, r4
 800d7fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d800:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d804:	3302      	adds	r3, #2
 800d806:	e7c7      	b.n	800d798 <_printf_common+0x58>
 800d808:	2301      	movs	r3, #1
 800d80a:	4622      	mov	r2, r4
 800d80c:	4641      	mov	r1, r8
 800d80e:	4638      	mov	r0, r7
 800d810:	47c8      	blx	r9
 800d812:	3001      	adds	r0, #1
 800d814:	d0e6      	beq.n	800d7e4 <_printf_common+0xa4>
 800d816:	3601      	adds	r6, #1
 800d818:	e7d9      	b.n	800d7ce <_printf_common+0x8e>
	...

0800d81c <_printf_i>:
 800d81c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d820:	7e0f      	ldrb	r7, [r1, #24]
 800d822:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d824:	2f78      	cmp	r7, #120	@ 0x78
 800d826:	4691      	mov	r9, r2
 800d828:	4680      	mov	r8, r0
 800d82a:	460c      	mov	r4, r1
 800d82c:	469a      	mov	sl, r3
 800d82e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d832:	d807      	bhi.n	800d844 <_printf_i+0x28>
 800d834:	2f62      	cmp	r7, #98	@ 0x62
 800d836:	d80a      	bhi.n	800d84e <_printf_i+0x32>
 800d838:	2f00      	cmp	r7, #0
 800d83a:	f000 80d2 	beq.w	800d9e2 <_printf_i+0x1c6>
 800d83e:	2f58      	cmp	r7, #88	@ 0x58
 800d840:	f000 80b9 	beq.w	800d9b6 <_printf_i+0x19a>
 800d844:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d848:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d84c:	e03a      	b.n	800d8c4 <_printf_i+0xa8>
 800d84e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d852:	2b15      	cmp	r3, #21
 800d854:	d8f6      	bhi.n	800d844 <_printf_i+0x28>
 800d856:	a101      	add	r1, pc, #4	@ (adr r1, 800d85c <_printf_i+0x40>)
 800d858:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d85c:	0800d8b5 	.word	0x0800d8b5
 800d860:	0800d8c9 	.word	0x0800d8c9
 800d864:	0800d845 	.word	0x0800d845
 800d868:	0800d845 	.word	0x0800d845
 800d86c:	0800d845 	.word	0x0800d845
 800d870:	0800d845 	.word	0x0800d845
 800d874:	0800d8c9 	.word	0x0800d8c9
 800d878:	0800d845 	.word	0x0800d845
 800d87c:	0800d845 	.word	0x0800d845
 800d880:	0800d845 	.word	0x0800d845
 800d884:	0800d845 	.word	0x0800d845
 800d888:	0800d9c9 	.word	0x0800d9c9
 800d88c:	0800d8f3 	.word	0x0800d8f3
 800d890:	0800d983 	.word	0x0800d983
 800d894:	0800d845 	.word	0x0800d845
 800d898:	0800d845 	.word	0x0800d845
 800d89c:	0800d9eb 	.word	0x0800d9eb
 800d8a0:	0800d845 	.word	0x0800d845
 800d8a4:	0800d8f3 	.word	0x0800d8f3
 800d8a8:	0800d845 	.word	0x0800d845
 800d8ac:	0800d845 	.word	0x0800d845
 800d8b0:	0800d98b 	.word	0x0800d98b
 800d8b4:	6833      	ldr	r3, [r6, #0]
 800d8b6:	1d1a      	adds	r2, r3, #4
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	6032      	str	r2, [r6, #0]
 800d8bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d8c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d8c4:	2301      	movs	r3, #1
 800d8c6:	e09d      	b.n	800da04 <_printf_i+0x1e8>
 800d8c8:	6833      	ldr	r3, [r6, #0]
 800d8ca:	6820      	ldr	r0, [r4, #0]
 800d8cc:	1d19      	adds	r1, r3, #4
 800d8ce:	6031      	str	r1, [r6, #0]
 800d8d0:	0606      	lsls	r6, r0, #24
 800d8d2:	d501      	bpl.n	800d8d8 <_printf_i+0xbc>
 800d8d4:	681d      	ldr	r5, [r3, #0]
 800d8d6:	e003      	b.n	800d8e0 <_printf_i+0xc4>
 800d8d8:	0645      	lsls	r5, r0, #25
 800d8da:	d5fb      	bpl.n	800d8d4 <_printf_i+0xb8>
 800d8dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d8e0:	2d00      	cmp	r5, #0
 800d8e2:	da03      	bge.n	800d8ec <_printf_i+0xd0>
 800d8e4:	232d      	movs	r3, #45	@ 0x2d
 800d8e6:	426d      	negs	r5, r5
 800d8e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d8ec:	4859      	ldr	r0, [pc, #356]	@ (800da54 <_printf_i+0x238>)
 800d8ee:	230a      	movs	r3, #10
 800d8f0:	e011      	b.n	800d916 <_printf_i+0xfa>
 800d8f2:	6821      	ldr	r1, [r4, #0]
 800d8f4:	6833      	ldr	r3, [r6, #0]
 800d8f6:	0608      	lsls	r0, r1, #24
 800d8f8:	f853 5b04 	ldr.w	r5, [r3], #4
 800d8fc:	d402      	bmi.n	800d904 <_printf_i+0xe8>
 800d8fe:	0649      	lsls	r1, r1, #25
 800d900:	bf48      	it	mi
 800d902:	b2ad      	uxthmi	r5, r5
 800d904:	2f6f      	cmp	r7, #111	@ 0x6f
 800d906:	4853      	ldr	r0, [pc, #332]	@ (800da54 <_printf_i+0x238>)
 800d908:	6033      	str	r3, [r6, #0]
 800d90a:	bf14      	ite	ne
 800d90c:	230a      	movne	r3, #10
 800d90e:	2308      	moveq	r3, #8
 800d910:	2100      	movs	r1, #0
 800d912:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d916:	6866      	ldr	r6, [r4, #4]
 800d918:	60a6      	str	r6, [r4, #8]
 800d91a:	2e00      	cmp	r6, #0
 800d91c:	bfa2      	ittt	ge
 800d91e:	6821      	ldrge	r1, [r4, #0]
 800d920:	f021 0104 	bicge.w	r1, r1, #4
 800d924:	6021      	strge	r1, [r4, #0]
 800d926:	b90d      	cbnz	r5, 800d92c <_printf_i+0x110>
 800d928:	2e00      	cmp	r6, #0
 800d92a:	d04b      	beq.n	800d9c4 <_printf_i+0x1a8>
 800d92c:	4616      	mov	r6, r2
 800d92e:	fbb5 f1f3 	udiv	r1, r5, r3
 800d932:	fb03 5711 	mls	r7, r3, r1, r5
 800d936:	5dc7      	ldrb	r7, [r0, r7]
 800d938:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d93c:	462f      	mov	r7, r5
 800d93e:	42bb      	cmp	r3, r7
 800d940:	460d      	mov	r5, r1
 800d942:	d9f4      	bls.n	800d92e <_printf_i+0x112>
 800d944:	2b08      	cmp	r3, #8
 800d946:	d10b      	bne.n	800d960 <_printf_i+0x144>
 800d948:	6823      	ldr	r3, [r4, #0]
 800d94a:	07df      	lsls	r7, r3, #31
 800d94c:	d508      	bpl.n	800d960 <_printf_i+0x144>
 800d94e:	6923      	ldr	r3, [r4, #16]
 800d950:	6861      	ldr	r1, [r4, #4]
 800d952:	4299      	cmp	r1, r3
 800d954:	bfde      	ittt	le
 800d956:	2330      	movle	r3, #48	@ 0x30
 800d958:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d95c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d960:	1b92      	subs	r2, r2, r6
 800d962:	6122      	str	r2, [r4, #16]
 800d964:	f8cd a000 	str.w	sl, [sp]
 800d968:	464b      	mov	r3, r9
 800d96a:	aa03      	add	r2, sp, #12
 800d96c:	4621      	mov	r1, r4
 800d96e:	4640      	mov	r0, r8
 800d970:	f7ff fee6 	bl	800d740 <_printf_common>
 800d974:	3001      	adds	r0, #1
 800d976:	d14a      	bne.n	800da0e <_printf_i+0x1f2>
 800d978:	f04f 30ff 	mov.w	r0, #4294967295
 800d97c:	b004      	add	sp, #16
 800d97e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d982:	6823      	ldr	r3, [r4, #0]
 800d984:	f043 0320 	orr.w	r3, r3, #32
 800d988:	6023      	str	r3, [r4, #0]
 800d98a:	4833      	ldr	r0, [pc, #204]	@ (800da58 <_printf_i+0x23c>)
 800d98c:	2778      	movs	r7, #120	@ 0x78
 800d98e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d992:	6823      	ldr	r3, [r4, #0]
 800d994:	6831      	ldr	r1, [r6, #0]
 800d996:	061f      	lsls	r7, r3, #24
 800d998:	f851 5b04 	ldr.w	r5, [r1], #4
 800d99c:	d402      	bmi.n	800d9a4 <_printf_i+0x188>
 800d99e:	065f      	lsls	r7, r3, #25
 800d9a0:	bf48      	it	mi
 800d9a2:	b2ad      	uxthmi	r5, r5
 800d9a4:	6031      	str	r1, [r6, #0]
 800d9a6:	07d9      	lsls	r1, r3, #31
 800d9a8:	bf44      	itt	mi
 800d9aa:	f043 0320 	orrmi.w	r3, r3, #32
 800d9ae:	6023      	strmi	r3, [r4, #0]
 800d9b0:	b11d      	cbz	r5, 800d9ba <_printf_i+0x19e>
 800d9b2:	2310      	movs	r3, #16
 800d9b4:	e7ac      	b.n	800d910 <_printf_i+0xf4>
 800d9b6:	4827      	ldr	r0, [pc, #156]	@ (800da54 <_printf_i+0x238>)
 800d9b8:	e7e9      	b.n	800d98e <_printf_i+0x172>
 800d9ba:	6823      	ldr	r3, [r4, #0]
 800d9bc:	f023 0320 	bic.w	r3, r3, #32
 800d9c0:	6023      	str	r3, [r4, #0]
 800d9c2:	e7f6      	b.n	800d9b2 <_printf_i+0x196>
 800d9c4:	4616      	mov	r6, r2
 800d9c6:	e7bd      	b.n	800d944 <_printf_i+0x128>
 800d9c8:	6833      	ldr	r3, [r6, #0]
 800d9ca:	6825      	ldr	r5, [r4, #0]
 800d9cc:	6961      	ldr	r1, [r4, #20]
 800d9ce:	1d18      	adds	r0, r3, #4
 800d9d0:	6030      	str	r0, [r6, #0]
 800d9d2:	062e      	lsls	r6, r5, #24
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	d501      	bpl.n	800d9dc <_printf_i+0x1c0>
 800d9d8:	6019      	str	r1, [r3, #0]
 800d9da:	e002      	b.n	800d9e2 <_printf_i+0x1c6>
 800d9dc:	0668      	lsls	r0, r5, #25
 800d9de:	d5fb      	bpl.n	800d9d8 <_printf_i+0x1bc>
 800d9e0:	8019      	strh	r1, [r3, #0]
 800d9e2:	2300      	movs	r3, #0
 800d9e4:	6123      	str	r3, [r4, #16]
 800d9e6:	4616      	mov	r6, r2
 800d9e8:	e7bc      	b.n	800d964 <_printf_i+0x148>
 800d9ea:	6833      	ldr	r3, [r6, #0]
 800d9ec:	1d1a      	adds	r2, r3, #4
 800d9ee:	6032      	str	r2, [r6, #0]
 800d9f0:	681e      	ldr	r6, [r3, #0]
 800d9f2:	6862      	ldr	r2, [r4, #4]
 800d9f4:	2100      	movs	r1, #0
 800d9f6:	4630      	mov	r0, r6
 800d9f8:	f7f2 fc12 	bl	8000220 <memchr>
 800d9fc:	b108      	cbz	r0, 800da02 <_printf_i+0x1e6>
 800d9fe:	1b80      	subs	r0, r0, r6
 800da00:	6060      	str	r0, [r4, #4]
 800da02:	6863      	ldr	r3, [r4, #4]
 800da04:	6123      	str	r3, [r4, #16]
 800da06:	2300      	movs	r3, #0
 800da08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800da0c:	e7aa      	b.n	800d964 <_printf_i+0x148>
 800da0e:	6923      	ldr	r3, [r4, #16]
 800da10:	4632      	mov	r2, r6
 800da12:	4649      	mov	r1, r9
 800da14:	4640      	mov	r0, r8
 800da16:	47d0      	blx	sl
 800da18:	3001      	adds	r0, #1
 800da1a:	d0ad      	beq.n	800d978 <_printf_i+0x15c>
 800da1c:	6823      	ldr	r3, [r4, #0]
 800da1e:	079b      	lsls	r3, r3, #30
 800da20:	d413      	bmi.n	800da4a <_printf_i+0x22e>
 800da22:	68e0      	ldr	r0, [r4, #12]
 800da24:	9b03      	ldr	r3, [sp, #12]
 800da26:	4298      	cmp	r0, r3
 800da28:	bfb8      	it	lt
 800da2a:	4618      	movlt	r0, r3
 800da2c:	e7a6      	b.n	800d97c <_printf_i+0x160>
 800da2e:	2301      	movs	r3, #1
 800da30:	4632      	mov	r2, r6
 800da32:	4649      	mov	r1, r9
 800da34:	4640      	mov	r0, r8
 800da36:	47d0      	blx	sl
 800da38:	3001      	adds	r0, #1
 800da3a:	d09d      	beq.n	800d978 <_printf_i+0x15c>
 800da3c:	3501      	adds	r5, #1
 800da3e:	68e3      	ldr	r3, [r4, #12]
 800da40:	9903      	ldr	r1, [sp, #12]
 800da42:	1a5b      	subs	r3, r3, r1
 800da44:	42ab      	cmp	r3, r5
 800da46:	dcf2      	bgt.n	800da2e <_printf_i+0x212>
 800da48:	e7eb      	b.n	800da22 <_printf_i+0x206>
 800da4a:	2500      	movs	r5, #0
 800da4c:	f104 0619 	add.w	r6, r4, #25
 800da50:	e7f5      	b.n	800da3e <_printf_i+0x222>
 800da52:	bf00      	nop
 800da54:	0800e872 	.word	0x0800e872
 800da58:	0800e883 	.word	0x0800e883

0800da5c <__sflush_r>:
 800da5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800da60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da64:	0716      	lsls	r6, r2, #28
 800da66:	4605      	mov	r5, r0
 800da68:	460c      	mov	r4, r1
 800da6a:	d454      	bmi.n	800db16 <__sflush_r+0xba>
 800da6c:	684b      	ldr	r3, [r1, #4]
 800da6e:	2b00      	cmp	r3, #0
 800da70:	dc02      	bgt.n	800da78 <__sflush_r+0x1c>
 800da72:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800da74:	2b00      	cmp	r3, #0
 800da76:	dd48      	ble.n	800db0a <__sflush_r+0xae>
 800da78:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800da7a:	2e00      	cmp	r6, #0
 800da7c:	d045      	beq.n	800db0a <__sflush_r+0xae>
 800da7e:	2300      	movs	r3, #0
 800da80:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800da84:	682f      	ldr	r7, [r5, #0]
 800da86:	6a21      	ldr	r1, [r4, #32]
 800da88:	602b      	str	r3, [r5, #0]
 800da8a:	d030      	beq.n	800daee <__sflush_r+0x92>
 800da8c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800da8e:	89a3      	ldrh	r3, [r4, #12]
 800da90:	0759      	lsls	r1, r3, #29
 800da92:	d505      	bpl.n	800daa0 <__sflush_r+0x44>
 800da94:	6863      	ldr	r3, [r4, #4]
 800da96:	1ad2      	subs	r2, r2, r3
 800da98:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800da9a:	b10b      	cbz	r3, 800daa0 <__sflush_r+0x44>
 800da9c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800da9e:	1ad2      	subs	r2, r2, r3
 800daa0:	2300      	movs	r3, #0
 800daa2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800daa4:	6a21      	ldr	r1, [r4, #32]
 800daa6:	4628      	mov	r0, r5
 800daa8:	47b0      	blx	r6
 800daaa:	1c43      	adds	r3, r0, #1
 800daac:	89a3      	ldrh	r3, [r4, #12]
 800daae:	d106      	bne.n	800dabe <__sflush_r+0x62>
 800dab0:	6829      	ldr	r1, [r5, #0]
 800dab2:	291d      	cmp	r1, #29
 800dab4:	d82b      	bhi.n	800db0e <__sflush_r+0xb2>
 800dab6:	4a2a      	ldr	r2, [pc, #168]	@ (800db60 <__sflush_r+0x104>)
 800dab8:	410a      	asrs	r2, r1
 800daba:	07d6      	lsls	r6, r2, #31
 800dabc:	d427      	bmi.n	800db0e <__sflush_r+0xb2>
 800dabe:	2200      	movs	r2, #0
 800dac0:	6062      	str	r2, [r4, #4]
 800dac2:	04d9      	lsls	r1, r3, #19
 800dac4:	6922      	ldr	r2, [r4, #16]
 800dac6:	6022      	str	r2, [r4, #0]
 800dac8:	d504      	bpl.n	800dad4 <__sflush_r+0x78>
 800daca:	1c42      	adds	r2, r0, #1
 800dacc:	d101      	bne.n	800dad2 <__sflush_r+0x76>
 800dace:	682b      	ldr	r3, [r5, #0]
 800dad0:	b903      	cbnz	r3, 800dad4 <__sflush_r+0x78>
 800dad2:	6560      	str	r0, [r4, #84]	@ 0x54
 800dad4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dad6:	602f      	str	r7, [r5, #0]
 800dad8:	b1b9      	cbz	r1, 800db0a <__sflush_r+0xae>
 800dada:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dade:	4299      	cmp	r1, r3
 800dae0:	d002      	beq.n	800dae8 <__sflush_r+0x8c>
 800dae2:	4628      	mov	r0, r5
 800dae4:	f7fe fbd2 	bl	800c28c <_free_r>
 800dae8:	2300      	movs	r3, #0
 800daea:	6363      	str	r3, [r4, #52]	@ 0x34
 800daec:	e00d      	b.n	800db0a <__sflush_r+0xae>
 800daee:	2301      	movs	r3, #1
 800daf0:	4628      	mov	r0, r5
 800daf2:	47b0      	blx	r6
 800daf4:	4602      	mov	r2, r0
 800daf6:	1c50      	adds	r0, r2, #1
 800daf8:	d1c9      	bne.n	800da8e <__sflush_r+0x32>
 800dafa:	682b      	ldr	r3, [r5, #0]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d0c6      	beq.n	800da8e <__sflush_r+0x32>
 800db00:	2b1d      	cmp	r3, #29
 800db02:	d001      	beq.n	800db08 <__sflush_r+0xac>
 800db04:	2b16      	cmp	r3, #22
 800db06:	d11e      	bne.n	800db46 <__sflush_r+0xea>
 800db08:	602f      	str	r7, [r5, #0]
 800db0a:	2000      	movs	r0, #0
 800db0c:	e022      	b.n	800db54 <__sflush_r+0xf8>
 800db0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db12:	b21b      	sxth	r3, r3
 800db14:	e01b      	b.n	800db4e <__sflush_r+0xf2>
 800db16:	690f      	ldr	r7, [r1, #16]
 800db18:	2f00      	cmp	r7, #0
 800db1a:	d0f6      	beq.n	800db0a <__sflush_r+0xae>
 800db1c:	0793      	lsls	r3, r2, #30
 800db1e:	680e      	ldr	r6, [r1, #0]
 800db20:	bf08      	it	eq
 800db22:	694b      	ldreq	r3, [r1, #20]
 800db24:	600f      	str	r7, [r1, #0]
 800db26:	bf18      	it	ne
 800db28:	2300      	movne	r3, #0
 800db2a:	eba6 0807 	sub.w	r8, r6, r7
 800db2e:	608b      	str	r3, [r1, #8]
 800db30:	f1b8 0f00 	cmp.w	r8, #0
 800db34:	dde9      	ble.n	800db0a <__sflush_r+0xae>
 800db36:	6a21      	ldr	r1, [r4, #32]
 800db38:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800db3a:	4643      	mov	r3, r8
 800db3c:	463a      	mov	r2, r7
 800db3e:	4628      	mov	r0, r5
 800db40:	47b0      	blx	r6
 800db42:	2800      	cmp	r0, #0
 800db44:	dc08      	bgt.n	800db58 <__sflush_r+0xfc>
 800db46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db4e:	81a3      	strh	r3, [r4, #12]
 800db50:	f04f 30ff 	mov.w	r0, #4294967295
 800db54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db58:	4407      	add	r7, r0
 800db5a:	eba8 0800 	sub.w	r8, r8, r0
 800db5e:	e7e7      	b.n	800db30 <__sflush_r+0xd4>
 800db60:	dfbffffe 	.word	0xdfbffffe

0800db64 <_fflush_r>:
 800db64:	b538      	push	{r3, r4, r5, lr}
 800db66:	690b      	ldr	r3, [r1, #16]
 800db68:	4605      	mov	r5, r0
 800db6a:	460c      	mov	r4, r1
 800db6c:	b913      	cbnz	r3, 800db74 <_fflush_r+0x10>
 800db6e:	2500      	movs	r5, #0
 800db70:	4628      	mov	r0, r5
 800db72:	bd38      	pop	{r3, r4, r5, pc}
 800db74:	b118      	cbz	r0, 800db7e <_fflush_r+0x1a>
 800db76:	6a03      	ldr	r3, [r0, #32]
 800db78:	b90b      	cbnz	r3, 800db7e <_fflush_r+0x1a>
 800db7a:	f7fe fa29 	bl	800bfd0 <__sinit>
 800db7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db82:	2b00      	cmp	r3, #0
 800db84:	d0f3      	beq.n	800db6e <_fflush_r+0xa>
 800db86:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800db88:	07d0      	lsls	r0, r2, #31
 800db8a:	d404      	bmi.n	800db96 <_fflush_r+0x32>
 800db8c:	0599      	lsls	r1, r3, #22
 800db8e:	d402      	bmi.n	800db96 <_fflush_r+0x32>
 800db90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db92:	f7fe fb5a 	bl	800c24a <__retarget_lock_acquire_recursive>
 800db96:	4628      	mov	r0, r5
 800db98:	4621      	mov	r1, r4
 800db9a:	f7ff ff5f 	bl	800da5c <__sflush_r>
 800db9e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dba0:	07da      	lsls	r2, r3, #31
 800dba2:	4605      	mov	r5, r0
 800dba4:	d4e4      	bmi.n	800db70 <_fflush_r+0xc>
 800dba6:	89a3      	ldrh	r3, [r4, #12]
 800dba8:	059b      	lsls	r3, r3, #22
 800dbaa:	d4e1      	bmi.n	800db70 <_fflush_r+0xc>
 800dbac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dbae:	f7fe fb4d 	bl	800c24c <__retarget_lock_release_recursive>
 800dbb2:	e7dd      	b.n	800db70 <_fflush_r+0xc>

0800dbb4 <memmove>:
 800dbb4:	4288      	cmp	r0, r1
 800dbb6:	b510      	push	{r4, lr}
 800dbb8:	eb01 0402 	add.w	r4, r1, r2
 800dbbc:	d902      	bls.n	800dbc4 <memmove+0x10>
 800dbbe:	4284      	cmp	r4, r0
 800dbc0:	4623      	mov	r3, r4
 800dbc2:	d807      	bhi.n	800dbd4 <memmove+0x20>
 800dbc4:	1e43      	subs	r3, r0, #1
 800dbc6:	42a1      	cmp	r1, r4
 800dbc8:	d008      	beq.n	800dbdc <memmove+0x28>
 800dbca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dbce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dbd2:	e7f8      	b.n	800dbc6 <memmove+0x12>
 800dbd4:	4402      	add	r2, r0
 800dbd6:	4601      	mov	r1, r0
 800dbd8:	428a      	cmp	r2, r1
 800dbda:	d100      	bne.n	800dbde <memmove+0x2a>
 800dbdc:	bd10      	pop	{r4, pc}
 800dbde:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dbe2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dbe6:	e7f7      	b.n	800dbd8 <memmove+0x24>

0800dbe8 <_sbrk_r>:
 800dbe8:	b538      	push	{r3, r4, r5, lr}
 800dbea:	4d06      	ldr	r5, [pc, #24]	@ (800dc04 <_sbrk_r+0x1c>)
 800dbec:	2300      	movs	r3, #0
 800dbee:	4604      	mov	r4, r0
 800dbf0:	4608      	mov	r0, r1
 800dbf2:	602b      	str	r3, [r5, #0]
 800dbf4:	f7f4 fd34 	bl	8002660 <_sbrk>
 800dbf8:	1c43      	adds	r3, r0, #1
 800dbfa:	d102      	bne.n	800dc02 <_sbrk_r+0x1a>
 800dbfc:	682b      	ldr	r3, [r5, #0]
 800dbfe:	b103      	cbz	r3, 800dc02 <_sbrk_r+0x1a>
 800dc00:	6023      	str	r3, [r4, #0]
 800dc02:	bd38      	pop	{r3, r4, r5, pc}
 800dc04:	20002474 	.word	0x20002474

0800dc08 <__assert_func>:
 800dc08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dc0a:	4614      	mov	r4, r2
 800dc0c:	461a      	mov	r2, r3
 800dc0e:	4b09      	ldr	r3, [pc, #36]	@ (800dc34 <__assert_func+0x2c>)
 800dc10:	681b      	ldr	r3, [r3, #0]
 800dc12:	4605      	mov	r5, r0
 800dc14:	68d8      	ldr	r0, [r3, #12]
 800dc16:	b954      	cbnz	r4, 800dc2e <__assert_func+0x26>
 800dc18:	4b07      	ldr	r3, [pc, #28]	@ (800dc38 <__assert_func+0x30>)
 800dc1a:	461c      	mov	r4, r3
 800dc1c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dc20:	9100      	str	r1, [sp, #0]
 800dc22:	462b      	mov	r3, r5
 800dc24:	4905      	ldr	r1, [pc, #20]	@ (800dc3c <__assert_func+0x34>)
 800dc26:	f000 f857 	bl	800dcd8 <fiprintf>
 800dc2a:	f000 f867 	bl	800dcfc <abort>
 800dc2e:	4b04      	ldr	r3, [pc, #16]	@ (800dc40 <__assert_func+0x38>)
 800dc30:	e7f4      	b.n	800dc1c <__assert_func+0x14>
 800dc32:	bf00      	nop
 800dc34:	200001b0 	.word	0x200001b0
 800dc38:	0800e8cf 	.word	0x0800e8cf
 800dc3c:	0800e8a1 	.word	0x0800e8a1
 800dc40:	0800e894 	.word	0x0800e894

0800dc44 <_calloc_r>:
 800dc44:	b570      	push	{r4, r5, r6, lr}
 800dc46:	fba1 5402 	umull	r5, r4, r1, r2
 800dc4a:	b93c      	cbnz	r4, 800dc5c <_calloc_r+0x18>
 800dc4c:	4629      	mov	r1, r5
 800dc4e:	f7fe fec3 	bl	800c9d8 <_malloc_r>
 800dc52:	4606      	mov	r6, r0
 800dc54:	b928      	cbnz	r0, 800dc62 <_calloc_r+0x1e>
 800dc56:	2600      	movs	r6, #0
 800dc58:	4630      	mov	r0, r6
 800dc5a:	bd70      	pop	{r4, r5, r6, pc}
 800dc5c:	220c      	movs	r2, #12
 800dc5e:	6002      	str	r2, [r0, #0]
 800dc60:	e7f9      	b.n	800dc56 <_calloc_r+0x12>
 800dc62:	462a      	mov	r2, r5
 800dc64:	4621      	mov	r1, r4
 800dc66:	f7fe fa65 	bl	800c134 <memset>
 800dc6a:	e7f5      	b.n	800dc58 <_calloc_r+0x14>

0800dc6c <malloc>:
 800dc6c:	4b02      	ldr	r3, [pc, #8]	@ (800dc78 <malloc+0xc>)
 800dc6e:	4601      	mov	r1, r0
 800dc70:	6818      	ldr	r0, [r3, #0]
 800dc72:	f7fe beb1 	b.w	800c9d8 <_malloc_r>
 800dc76:	bf00      	nop
 800dc78:	200001b0 	.word	0x200001b0

0800dc7c <_realloc_r>:
 800dc7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc80:	4680      	mov	r8, r0
 800dc82:	4615      	mov	r5, r2
 800dc84:	460c      	mov	r4, r1
 800dc86:	b921      	cbnz	r1, 800dc92 <_realloc_r+0x16>
 800dc88:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dc8c:	4611      	mov	r1, r2
 800dc8e:	f7fe bea3 	b.w	800c9d8 <_malloc_r>
 800dc92:	b92a      	cbnz	r2, 800dca0 <_realloc_r+0x24>
 800dc94:	f7fe fafa 	bl	800c28c <_free_r>
 800dc98:	2400      	movs	r4, #0
 800dc9a:	4620      	mov	r0, r4
 800dc9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dca0:	f000 f833 	bl	800dd0a <_malloc_usable_size_r>
 800dca4:	4285      	cmp	r5, r0
 800dca6:	4606      	mov	r6, r0
 800dca8:	d802      	bhi.n	800dcb0 <_realloc_r+0x34>
 800dcaa:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800dcae:	d8f4      	bhi.n	800dc9a <_realloc_r+0x1e>
 800dcb0:	4629      	mov	r1, r5
 800dcb2:	4640      	mov	r0, r8
 800dcb4:	f7fe fe90 	bl	800c9d8 <_malloc_r>
 800dcb8:	4607      	mov	r7, r0
 800dcba:	2800      	cmp	r0, #0
 800dcbc:	d0ec      	beq.n	800dc98 <_realloc_r+0x1c>
 800dcbe:	42b5      	cmp	r5, r6
 800dcc0:	462a      	mov	r2, r5
 800dcc2:	4621      	mov	r1, r4
 800dcc4:	bf28      	it	cs
 800dcc6:	4632      	movcs	r2, r6
 800dcc8:	f7fe fac1 	bl	800c24e <memcpy>
 800dccc:	4621      	mov	r1, r4
 800dcce:	4640      	mov	r0, r8
 800dcd0:	f7fe fadc 	bl	800c28c <_free_r>
 800dcd4:	463c      	mov	r4, r7
 800dcd6:	e7e0      	b.n	800dc9a <_realloc_r+0x1e>

0800dcd8 <fiprintf>:
 800dcd8:	b40e      	push	{r1, r2, r3}
 800dcda:	b503      	push	{r0, r1, lr}
 800dcdc:	4601      	mov	r1, r0
 800dcde:	ab03      	add	r3, sp, #12
 800dce0:	4805      	ldr	r0, [pc, #20]	@ (800dcf8 <fiprintf+0x20>)
 800dce2:	f853 2b04 	ldr.w	r2, [r3], #4
 800dce6:	6800      	ldr	r0, [r0, #0]
 800dce8:	9301      	str	r3, [sp, #4]
 800dcea:	f000 f83f 	bl	800dd6c <_vfiprintf_r>
 800dcee:	b002      	add	sp, #8
 800dcf0:	f85d eb04 	ldr.w	lr, [sp], #4
 800dcf4:	b003      	add	sp, #12
 800dcf6:	4770      	bx	lr
 800dcf8:	200001b0 	.word	0x200001b0

0800dcfc <abort>:
 800dcfc:	b508      	push	{r3, lr}
 800dcfe:	2006      	movs	r0, #6
 800dd00:	f000 fa08 	bl	800e114 <raise>
 800dd04:	2001      	movs	r0, #1
 800dd06:	f7f4 fc33 	bl	8002570 <_exit>

0800dd0a <_malloc_usable_size_r>:
 800dd0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dd0e:	1f18      	subs	r0, r3, #4
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	bfbc      	itt	lt
 800dd14:	580b      	ldrlt	r3, [r1, r0]
 800dd16:	18c0      	addlt	r0, r0, r3
 800dd18:	4770      	bx	lr

0800dd1a <__sfputc_r>:
 800dd1a:	6893      	ldr	r3, [r2, #8]
 800dd1c:	3b01      	subs	r3, #1
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	b410      	push	{r4}
 800dd22:	6093      	str	r3, [r2, #8]
 800dd24:	da08      	bge.n	800dd38 <__sfputc_r+0x1e>
 800dd26:	6994      	ldr	r4, [r2, #24]
 800dd28:	42a3      	cmp	r3, r4
 800dd2a:	db01      	blt.n	800dd30 <__sfputc_r+0x16>
 800dd2c:	290a      	cmp	r1, #10
 800dd2e:	d103      	bne.n	800dd38 <__sfputc_r+0x1e>
 800dd30:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dd34:	f000 b932 	b.w	800df9c <__swbuf_r>
 800dd38:	6813      	ldr	r3, [r2, #0]
 800dd3a:	1c58      	adds	r0, r3, #1
 800dd3c:	6010      	str	r0, [r2, #0]
 800dd3e:	7019      	strb	r1, [r3, #0]
 800dd40:	4608      	mov	r0, r1
 800dd42:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dd46:	4770      	bx	lr

0800dd48 <__sfputs_r>:
 800dd48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd4a:	4606      	mov	r6, r0
 800dd4c:	460f      	mov	r7, r1
 800dd4e:	4614      	mov	r4, r2
 800dd50:	18d5      	adds	r5, r2, r3
 800dd52:	42ac      	cmp	r4, r5
 800dd54:	d101      	bne.n	800dd5a <__sfputs_r+0x12>
 800dd56:	2000      	movs	r0, #0
 800dd58:	e007      	b.n	800dd6a <__sfputs_r+0x22>
 800dd5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd5e:	463a      	mov	r2, r7
 800dd60:	4630      	mov	r0, r6
 800dd62:	f7ff ffda 	bl	800dd1a <__sfputc_r>
 800dd66:	1c43      	adds	r3, r0, #1
 800dd68:	d1f3      	bne.n	800dd52 <__sfputs_r+0xa>
 800dd6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800dd6c <_vfiprintf_r>:
 800dd6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd70:	460d      	mov	r5, r1
 800dd72:	b09d      	sub	sp, #116	@ 0x74
 800dd74:	4614      	mov	r4, r2
 800dd76:	4698      	mov	r8, r3
 800dd78:	4606      	mov	r6, r0
 800dd7a:	b118      	cbz	r0, 800dd84 <_vfiprintf_r+0x18>
 800dd7c:	6a03      	ldr	r3, [r0, #32]
 800dd7e:	b90b      	cbnz	r3, 800dd84 <_vfiprintf_r+0x18>
 800dd80:	f7fe f926 	bl	800bfd0 <__sinit>
 800dd84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dd86:	07d9      	lsls	r1, r3, #31
 800dd88:	d405      	bmi.n	800dd96 <_vfiprintf_r+0x2a>
 800dd8a:	89ab      	ldrh	r3, [r5, #12]
 800dd8c:	059a      	lsls	r2, r3, #22
 800dd8e:	d402      	bmi.n	800dd96 <_vfiprintf_r+0x2a>
 800dd90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dd92:	f7fe fa5a 	bl	800c24a <__retarget_lock_acquire_recursive>
 800dd96:	89ab      	ldrh	r3, [r5, #12]
 800dd98:	071b      	lsls	r3, r3, #28
 800dd9a:	d501      	bpl.n	800dda0 <_vfiprintf_r+0x34>
 800dd9c:	692b      	ldr	r3, [r5, #16]
 800dd9e:	b99b      	cbnz	r3, 800ddc8 <_vfiprintf_r+0x5c>
 800dda0:	4629      	mov	r1, r5
 800dda2:	4630      	mov	r0, r6
 800dda4:	f000 f938 	bl	800e018 <__swsetup_r>
 800dda8:	b170      	cbz	r0, 800ddc8 <_vfiprintf_r+0x5c>
 800ddaa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ddac:	07dc      	lsls	r4, r3, #31
 800ddae:	d504      	bpl.n	800ddba <_vfiprintf_r+0x4e>
 800ddb0:	f04f 30ff 	mov.w	r0, #4294967295
 800ddb4:	b01d      	add	sp, #116	@ 0x74
 800ddb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddba:	89ab      	ldrh	r3, [r5, #12]
 800ddbc:	0598      	lsls	r0, r3, #22
 800ddbe:	d4f7      	bmi.n	800ddb0 <_vfiprintf_r+0x44>
 800ddc0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ddc2:	f7fe fa43 	bl	800c24c <__retarget_lock_release_recursive>
 800ddc6:	e7f3      	b.n	800ddb0 <_vfiprintf_r+0x44>
 800ddc8:	2300      	movs	r3, #0
 800ddca:	9309      	str	r3, [sp, #36]	@ 0x24
 800ddcc:	2320      	movs	r3, #32
 800ddce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ddd2:	f8cd 800c 	str.w	r8, [sp, #12]
 800ddd6:	2330      	movs	r3, #48	@ 0x30
 800ddd8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800df88 <_vfiprintf_r+0x21c>
 800dddc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dde0:	f04f 0901 	mov.w	r9, #1
 800dde4:	4623      	mov	r3, r4
 800dde6:	469a      	mov	sl, r3
 800dde8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ddec:	b10a      	cbz	r2, 800ddf2 <_vfiprintf_r+0x86>
 800ddee:	2a25      	cmp	r2, #37	@ 0x25
 800ddf0:	d1f9      	bne.n	800dde6 <_vfiprintf_r+0x7a>
 800ddf2:	ebba 0b04 	subs.w	fp, sl, r4
 800ddf6:	d00b      	beq.n	800de10 <_vfiprintf_r+0xa4>
 800ddf8:	465b      	mov	r3, fp
 800ddfa:	4622      	mov	r2, r4
 800ddfc:	4629      	mov	r1, r5
 800ddfe:	4630      	mov	r0, r6
 800de00:	f7ff ffa2 	bl	800dd48 <__sfputs_r>
 800de04:	3001      	adds	r0, #1
 800de06:	f000 80a7 	beq.w	800df58 <_vfiprintf_r+0x1ec>
 800de0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800de0c:	445a      	add	r2, fp
 800de0e:	9209      	str	r2, [sp, #36]	@ 0x24
 800de10:	f89a 3000 	ldrb.w	r3, [sl]
 800de14:	2b00      	cmp	r3, #0
 800de16:	f000 809f 	beq.w	800df58 <_vfiprintf_r+0x1ec>
 800de1a:	2300      	movs	r3, #0
 800de1c:	f04f 32ff 	mov.w	r2, #4294967295
 800de20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800de24:	f10a 0a01 	add.w	sl, sl, #1
 800de28:	9304      	str	r3, [sp, #16]
 800de2a:	9307      	str	r3, [sp, #28]
 800de2c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800de30:	931a      	str	r3, [sp, #104]	@ 0x68
 800de32:	4654      	mov	r4, sl
 800de34:	2205      	movs	r2, #5
 800de36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de3a:	4853      	ldr	r0, [pc, #332]	@ (800df88 <_vfiprintf_r+0x21c>)
 800de3c:	f7f2 f9f0 	bl	8000220 <memchr>
 800de40:	9a04      	ldr	r2, [sp, #16]
 800de42:	b9d8      	cbnz	r0, 800de7c <_vfiprintf_r+0x110>
 800de44:	06d1      	lsls	r1, r2, #27
 800de46:	bf44      	itt	mi
 800de48:	2320      	movmi	r3, #32
 800de4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800de4e:	0713      	lsls	r3, r2, #28
 800de50:	bf44      	itt	mi
 800de52:	232b      	movmi	r3, #43	@ 0x2b
 800de54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800de58:	f89a 3000 	ldrb.w	r3, [sl]
 800de5c:	2b2a      	cmp	r3, #42	@ 0x2a
 800de5e:	d015      	beq.n	800de8c <_vfiprintf_r+0x120>
 800de60:	9a07      	ldr	r2, [sp, #28]
 800de62:	4654      	mov	r4, sl
 800de64:	2000      	movs	r0, #0
 800de66:	f04f 0c0a 	mov.w	ip, #10
 800de6a:	4621      	mov	r1, r4
 800de6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800de70:	3b30      	subs	r3, #48	@ 0x30
 800de72:	2b09      	cmp	r3, #9
 800de74:	d94b      	bls.n	800df0e <_vfiprintf_r+0x1a2>
 800de76:	b1b0      	cbz	r0, 800dea6 <_vfiprintf_r+0x13a>
 800de78:	9207      	str	r2, [sp, #28]
 800de7a:	e014      	b.n	800dea6 <_vfiprintf_r+0x13a>
 800de7c:	eba0 0308 	sub.w	r3, r0, r8
 800de80:	fa09 f303 	lsl.w	r3, r9, r3
 800de84:	4313      	orrs	r3, r2
 800de86:	9304      	str	r3, [sp, #16]
 800de88:	46a2      	mov	sl, r4
 800de8a:	e7d2      	b.n	800de32 <_vfiprintf_r+0xc6>
 800de8c:	9b03      	ldr	r3, [sp, #12]
 800de8e:	1d19      	adds	r1, r3, #4
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	9103      	str	r1, [sp, #12]
 800de94:	2b00      	cmp	r3, #0
 800de96:	bfbb      	ittet	lt
 800de98:	425b      	neglt	r3, r3
 800de9a:	f042 0202 	orrlt.w	r2, r2, #2
 800de9e:	9307      	strge	r3, [sp, #28]
 800dea0:	9307      	strlt	r3, [sp, #28]
 800dea2:	bfb8      	it	lt
 800dea4:	9204      	strlt	r2, [sp, #16]
 800dea6:	7823      	ldrb	r3, [r4, #0]
 800dea8:	2b2e      	cmp	r3, #46	@ 0x2e
 800deaa:	d10a      	bne.n	800dec2 <_vfiprintf_r+0x156>
 800deac:	7863      	ldrb	r3, [r4, #1]
 800deae:	2b2a      	cmp	r3, #42	@ 0x2a
 800deb0:	d132      	bne.n	800df18 <_vfiprintf_r+0x1ac>
 800deb2:	9b03      	ldr	r3, [sp, #12]
 800deb4:	1d1a      	adds	r2, r3, #4
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	9203      	str	r2, [sp, #12]
 800deba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800debe:	3402      	adds	r4, #2
 800dec0:	9305      	str	r3, [sp, #20]
 800dec2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800df98 <_vfiprintf_r+0x22c>
 800dec6:	7821      	ldrb	r1, [r4, #0]
 800dec8:	2203      	movs	r2, #3
 800deca:	4650      	mov	r0, sl
 800decc:	f7f2 f9a8 	bl	8000220 <memchr>
 800ded0:	b138      	cbz	r0, 800dee2 <_vfiprintf_r+0x176>
 800ded2:	9b04      	ldr	r3, [sp, #16]
 800ded4:	eba0 000a 	sub.w	r0, r0, sl
 800ded8:	2240      	movs	r2, #64	@ 0x40
 800deda:	4082      	lsls	r2, r0
 800dedc:	4313      	orrs	r3, r2
 800dede:	3401      	adds	r4, #1
 800dee0:	9304      	str	r3, [sp, #16]
 800dee2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dee6:	4829      	ldr	r0, [pc, #164]	@ (800df8c <_vfiprintf_r+0x220>)
 800dee8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800deec:	2206      	movs	r2, #6
 800deee:	f7f2 f997 	bl	8000220 <memchr>
 800def2:	2800      	cmp	r0, #0
 800def4:	d03f      	beq.n	800df76 <_vfiprintf_r+0x20a>
 800def6:	4b26      	ldr	r3, [pc, #152]	@ (800df90 <_vfiprintf_r+0x224>)
 800def8:	bb1b      	cbnz	r3, 800df42 <_vfiprintf_r+0x1d6>
 800defa:	9b03      	ldr	r3, [sp, #12]
 800defc:	3307      	adds	r3, #7
 800defe:	f023 0307 	bic.w	r3, r3, #7
 800df02:	3308      	adds	r3, #8
 800df04:	9303      	str	r3, [sp, #12]
 800df06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df08:	443b      	add	r3, r7
 800df0a:	9309      	str	r3, [sp, #36]	@ 0x24
 800df0c:	e76a      	b.n	800dde4 <_vfiprintf_r+0x78>
 800df0e:	fb0c 3202 	mla	r2, ip, r2, r3
 800df12:	460c      	mov	r4, r1
 800df14:	2001      	movs	r0, #1
 800df16:	e7a8      	b.n	800de6a <_vfiprintf_r+0xfe>
 800df18:	2300      	movs	r3, #0
 800df1a:	3401      	adds	r4, #1
 800df1c:	9305      	str	r3, [sp, #20]
 800df1e:	4619      	mov	r1, r3
 800df20:	f04f 0c0a 	mov.w	ip, #10
 800df24:	4620      	mov	r0, r4
 800df26:	f810 2b01 	ldrb.w	r2, [r0], #1
 800df2a:	3a30      	subs	r2, #48	@ 0x30
 800df2c:	2a09      	cmp	r2, #9
 800df2e:	d903      	bls.n	800df38 <_vfiprintf_r+0x1cc>
 800df30:	2b00      	cmp	r3, #0
 800df32:	d0c6      	beq.n	800dec2 <_vfiprintf_r+0x156>
 800df34:	9105      	str	r1, [sp, #20]
 800df36:	e7c4      	b.n	800dec2 <_vfiprintf_r+0x156>
 800df38:	fb0c 2101 	mla	r1, ip, r1, r2
 800df3c:	4604      	mov	r4, r0
 800df3e:	2301      	movs	r3, #1
 800df40:	e7f0      	b.n	800df24 <_vfiprintf_r+0x1b8>
 800df42:	ab03      	add	r3, sp, #12
 800df44:	9300      	str	r3, [sp, #0]
 800df46:	462a      	mov	r2, r5
 800df48:	4b12      	ldr	r3, [pc, #72]	@ (800df94 <_vfiprintf_r+0x228>)
 800df4a:	a904      	add	r1, sp, #16
 800df4c:	4630      	mov	r0, r6
 800df4e:	f3af 8000 	nop.w
 800df52:	4607      	mov	r7, r0
 800df54:	1c78      	adds	r0, r7, #1
 800df56:	d1d6      	bne.n	800df06 <_vfiprintf_r+0x19a>
 800df58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800df5a:	07d9      	lsls	r1, r3, #31
 800df5c:	d405      	bmi.n	800df6a <_vfiprintf_r+0x1fe>
 800df5e:	89ab      	ldrh	r3, [r5, #12]
 800df60:	059a      	lsls	r2, r3, #22
 800df62:	d402      	bmi.n	800df6a <_vfiprintf_r+0x1fe>
 800df64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800df66:	f7fe f971 	bl	800c24c <__retarget_lock_release_recursive>
 800df6a:	89ab      	ldrh	r3, [r5, #12]
 800df6c:	065b      	lsls	r3, r3, #25
 800df6e:	f53f af1f 	bmi.w	800ddb0 <_vfiprintf_r+0x44>
 800df72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800df74:	e71e      	b.n	800ddb4 <_vfiprintf_r+0x48>
 800df76:	ab03      	add	r3, sp, #12
 800df78:	9300      	str	r3, [sp, #0]
 800df7a:	462a      	mov	r2, r5
 800df7c:	4b05      	ldr	r3, [pc, #20]	@ (800df94 <_vfiprintf_r+0x228>)
 800df7e:	a904      	add	r1, sp, #16
 800df80:	4630      	mov	r0, r6
 800df82:	f7ff fc4b 	bl	800d81c <_printf_i>
 800df86:	e7e4      	b.n	800df52 <_vfiprintf_r+0x1e6>
 800df88:	0800e861 	.word	0x0800e861
 800df8c:	0800e86b 	.word	0x0800e86b
 800df90:	00000000 	.word	0x00000000
 800df94:	0800dd49 	.word	0x0800dd49
 800df98:	0800e867 	.word	0x0800e867

0800df9c <__swbuf_r>:
 800df9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df9e:	460e      	mov	r6, r1
 800dfa0:	4614      	mov	r4, r2
 800dfa2:	4605      	mov	r5, r0
 800dfa4:	b118      	cbz	r0, 800dfae <__swbuf_r+0x12>
 800dfa6:	6a03      	ldr	r3, [r0, #32]
 800dfa8:	b90b      	cbnz	r3, 800dfae <__swbuf_r+0x12>
 800dfaa:	f7fe f811 	bl	800bfd0 <__sinit>
 800dfae:	69a3      	ldr	r3, [r4, #24]
 800dfb0:	60a3      	str	r3, [r4, #8]
 800dfb2:	89a3      	ldrh	r3, [r4, #12]
 800dfb4:	071a      	lsls	r2, r3, #28
 800dfb6:	d501      	bpl.n	800dfbc <__swbuf_r+0x20>
 800dfb8:	6923      	ldr	r3, [r4, #16]
 800dfba:	b943      	cbnz	r3, 800dfce <__swbuf_r+0x32>
 800dfbc:	4621      	mov	r1, r4
 800dfbe:	4628      	mov	r0, r5
 800dfc0:	f000 f82a 	bl	800e018 <__swsetup_r>
 800dfc4:	b118      	cbz	r0, 800dfce <__swbuf_r+0x32>
 800dfc6:	f04f 37ff 	mov.w	r7, #4294967295
 800dfca:	4638      	mov	r0, r7
 800dfcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dfce:	6823      	ldr	r3, [r4, #0]
 800dfd0:	6922      	ldr	r2, [r4, #16]
 800dfd2:	1a98      	subs	r0, r3, r2
 800dfd4:	6963      	ldr	r3, [r4, #20]
 800dfd6:	b2f6      	uxtb	r6, r6
 800dfd8:	4283      	cmp	r3, r0
 800dfda:	4637      	mov	r7, r6
 800dfdc:	dc05      	bgt.n	800dfea <__swbuf_r+0x4e>
 800dfde:	4621      	mov	r1, r4
 800dfe0:	4628      	mov	r0, r5
 800dfe2:	f7ff fdbf 	bl	800db64 <_fflush_r>
 800dfe6:	2800      	cmp	r0, #0
 800dfe8:	d1ed      	bne.n	800dfc6 <__swbuf_r+0x2a>
 800dfea:	68a3      	ldr	r3, [r4, #8]
 800dfec:	3b01      	subs	r3, #1
 800dfee:	60a3      	str	r3, [r4, #8]
 800dff0:	6823      	ldr	r3, [r4, #0]
 800dff2:	1c5a      	adds	r2, r3, #1
 800dff4:	6022      	str	r2, [r4, #0]
 800dff6:	701e      	strb	r6, [r3, #0]
 800dff8:	6962      	ldr	r2, [r4, #20]
 800dffa:	1c43      	adds	r3, r0, #1
 800dffc:	429a      	cmp	r2, r3
 800dffe:	d004      	beq.n	800e00a <__swbuf_r+0x6e>
 800e000:	89a3      	ldrh	r3, [r4, #12]
 800e002:	07db      	lsls	r3, r3, #31
 800e004:	d5e1      	bpl.n	800dfca <__swbuf_r+0x2e>
 800e006:	2e0a      	cmp	r6, #10
 800e008:	d1df      	bne.n	800dfca <__swbuf_r+0x2e>
 800e00a:	4621      	mov	r1, r4
 800e00c:	4628      	mov	r0, r5
 800e00e:	f7ff fda9 	bl	800db64 <_fflush_r>
 800e012:	2800      	cmp	r0, #0
 800e014:	d0d9      	beq.n	800dfca <__swbuf_r+0x2e>
 800e016:	e7d6      	b.n	800dfc6 <__swbuf_r+0x2a>

0800e018 <__swsetup_r>:
 800e018:	b538      	push	{r3, r4, r5, lr}
 800e01a:	4b29      	ldr	r3, [pc, #164]	@ (800e0c0 <__swsetup_r+0xa8>)
 800e01c:	4605      	mov	r5, r0
 800e01e:	6818      	ldr	r0, [r3, #0]
 800e020:	460c      	mov	r4, r1
 800e022:	b118      	cbz	r0, 800e02c <__swsetup_r+0x14>
 800e024:	6a03      	ldr	r3, [r0, #32]
 800e026:	b90b      	cbnz	r3, 800e02c <__swsetup_r+0x14>
 800e028:	f7fd ffd2 	bl	800bfd0 <__sinit>
 800e02c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e030:	0719      	lsls	r1, r3, #28
 800e032:	d422      	bmi.n	800e07a <__swsetup_r+0x62>
 800e034:	06da      	lsls	r2, r3, #27
 800e036:	d407      	bmi.n	800e048 <__swsetup_r+0x30>
 800e038:	2209      	movs	r2, #9
 800e03a:	602a      	str	r2, [r5, #0]
 800e03c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e040:	81a3      	strh	r3, [r4, #12]
 800e042:	f04f 30ff 	mov.w	r0, #4294967295
 800e046:	e033      	b.n	800e0b0 <__swsetup_r+0x98>
 800e048:	0758      	lsls	r0, r3, #29
 800e04a:	d512      	bpl.n	800e072 <__swsetup_r+0x5a>
 800e04c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e04e:	b141      	cbz	r1, 800e062 <__swsetup_r+0x4a>
 800e050:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e054:	4299      	cmp	r1, r3
 800e056:	d002      	beq.n	800e05e <__swsetup_r+0x46>
 800e058:	4628      	mov	r0, r5
 800e05a:	f7fe f917 	bl	800c28c <_free_r>
 800e05e:	2300      	movs	r3, #0
 800e060:	6363      	str	r3, [r4, #52]	@ 0x34
 800e062:	89a3      	ldrh	r3, [r4, #12]
 800e064:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e068:	81a3      	strh	r3, [r4, #12]
 800e06a:	2300      	movs	r3, #0
 800e06c:	6063      	str	r3, [r4, #4]
 800e06e:	6923      	ldr	r3, [r4, #16]
 800e070:	6023      	str	r3, [r4, #0]
 800e072:	89a3      	ldrh	r3, [r4, #12]
 800e074:	f043 0308 	orr.w	r3, r3, #8
 800e078:	81a3      	strh	r3, [r4, #12]
 800e07a:	6923      	ldr	r3, [r4, #16]
 800e07c:	b94b      	cbnz	r3, 800e092 <__swsetup_r+0x7a>
 800e07e:	89a3      	ldrh	r3, [r4, #12]
 800e080:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e084:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e088:	d003      	beq.n	800e092 <__swsetup_r+0x7a>
 800e08a:	4621      	mov	r1, r4
 800e08c:	4628      	mov	r0, r5
 800e08e:	f000 f883 	bl	800e198 <__smakebuf_r>
 800e092:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e096:	f013 0201 	ands.w	r2, r3, #1
 800e09a:	d00a      	beq.n	800e0b2 <__swsetup_r+0x9a>
 800e09c:	2200      	movs	r2, #0
 800e09e:	60a2      	str	r2, [r4, #8]
 800e0a0:	6962      	ldr	r2, [r4, #20]
 800e0a2:	4252      	negs	r2, r2
 800e0a4:	61a2      	str	r2, [r4, #24]
 800e0a6:	6922      	ldr	r2, [r4, #16]
 800e0a8:	b942      	cbnz	r2, 800e0bc <__swsetup_r+0xa4>
 800e0aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e0ae:	d1c5      	bne.n	800e03c <__swsetup_r+0x24>
 800e0b0:	bd38      	pop	{r3, r4, r5, pc}
 800e0b2:	0799      	lsls	r1, r3, #30
 800e0b4:	bf58      	it	pl
 800e0b6:	6962      	ldrpl	r2, [r4, #20]
 800e0b8:	60a2      	str	r2, [r4, #8]
 800e0ba:	e7f4      	b.n	800e0a6 <__swsetup_r+0x8e>
 800e0bc:	2000      	movs	r0, #0
 800e0be:	e7f7      	b.n	800e0b0 <__swsetup_r+0x98>
 800e0c0:	200001b0 	.word	0x200001b0

0800e0c4 <_raise_r>:
 800e0c4:	291f      	cmp	r1, #31
 800e0c6:	b538      	push	{r3, r4, r5, lr}
 800e0c8:	4605      	mov	r5, r0
 800e0ca:	460c      	mov	r4, r1
 800e0cc:	d904      	bls.n	800e0d8 <_raise_r+0x14>
 800e0ce:	2316      	movs	r3, #22
 800e0d0:	6003      	str	r3, [r0, #0]
 800e0d2:	f04f 30ff 	mov.w	r0, #4294967295
 800e0d6:	bd38      	pop	{r3, r4, r5, pc}
 800e0d8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e0da:	b112      	cbz	r2, 800e0e2 <_raise_r+0x1e>
 800e0dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e0e0:	b94b      	cbnz	r3, 800e0f6 <_raise_r+0x32>
 800e0e2:	4628      	mov	r0, r5
 800e0e4:	f000 f830 	bl	800e148 <_getpid_r>
 800e0e8:	4622      	mov	r2, r4
 800e0ea:	4601      	mov	r1, r0
 800e0ec:	4628      	mov	r0, r5
 800e0ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e0f2:	f000 b817 	b.w	800e124 <_kill_r>
 800e0f6:	2b01      	cmp	r3, #1
 800e0f8:	d00a      	beq.n	800e110 <_raise_r+0x4c>
 800e0fa:	1c59      	adds	r1, r3, #1
 800e0fc:	d103      	bne.n	800e106 <_raise_r+0x42>
 800e0fe:	2316      	movs	r3, #22
 800e100:	6003      	str	r3, [r0, #0]
 800e102:	2001      	movs	r0, #1
 800e104:	e7e7      	b.n	800e0d6 <_raise_r+0x12>
 800e106:	2100      	movs	r1, #0
 800e108:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e10c:	4620      	mov	r0, r4
 800e10e:	4798      	blx	r3
 800e110:	2000      	movs	r0, #0
 800e112:	e7e0      	b.n	800e0d6 <_raise_r+0x12>

0800e114 <raise>:
 800e114:	4b02      	ldr	r3, [pc, #8]	@ (800e120 <raise+0xc>)
 800e116:	4601      	mov	r1, r0
 800e118:	6818      	ldr	r0, [r3, #0]
 800e11a:	f7ff bfd3 	b.w	800e0c4 <_raise_r>
 800e11e:	bf00      	nop
 800e120:	200001b0 	.word	0x200001b0

0800e124 <_kill_r>:
 800e124:	b538      	push	{r3, r4, r5, lr}
 800e126:	4d07      	ldr	r5, [pc, #28]	@ (800e144 <_kill_r+0x20>)
 800e128:	2300      	movs	r3, #0
 800e12a:	4604      	mov	r4, r0
 800e12c:	4608      	mov	r0, r1
 800e12e:	4611      	mov	r1, r2
 800e130:	602b      	str	r3, [r5, #0]
 800e132:	f7f4 fa0d 	bl	8002550 <_kill>
 800e136:	1c43      	adds	r3, r0, #1
 800e138:	d102      	bne.n	800e140 <_kill_r+0x1c>
 800e13a:	682b      	ldr	r3, [r5, #0]
 800e13c:	b103      	cbz	r3, 800e140 <_kill_r+0x1c>
 800e13e:	6023      	str	r3, [r4, #0]
 800e140:	bd38      	pop	{r3, r4, r5, pc}
 800e142:	bf00      	nop
 800e144:	20002474 	.word	0x20002474

0800e148 <_getpid_r>:
 800e148:	f7f4 b9fa 	b.w	8002540 <_getpid>

0800e14c <__swhatbuf_r>:
 800e14c:	b570      	push	{r4, r5, r6, lr}
 800e14e:	460c      	mov	r4, r1
 800e150:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e154:	2900      	cmp	r1, #0
 800e156:	b096      	sub	sp, #88	@ 0x58
 800e158:	4615      	mov	r5, r2
 800e15a:	461e      	mov	r6, r3
 800e15c:	da0d      	bge.n	800e17a <__swhatbuf_r+0x2e>
 800e15e:	89a3      	ldrh	r3, [r4, #12]
 800e160:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e164:	f04f 0100 	mov.w	r1, #0
 800e168:	bf14      	ite	ne
 800e16a:	2340      	movne	r3, #64	@ 0x40
 800e16c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e170:	2000      	movs	r0, #0
 800e172:	6031      	str	r1, [r6, #0]
 800e174:	602b      	str	r3, [r5, #0]
 800e176:	b016      	add	sp, #88	@ 0x58
 800e178:	bd70      	pop	{r4, r5, r6, pc}
 800e17a:	466a      	mov	r2, sp
 800e17c:	f000 f848 	bl	800e210 <_fstat_r>
 800e180:	2800      	cmp	r0, #0
 800e182:	dbec      	blt.n	800e15e <__swhatbuf_r+0x12>
 800e184:	9901      	ldr	r1, [sp, #4]
 800e186:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e18a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e18e:	4259      	negs	r1, r3
 800e190:	4159      	adcs	r1, r3
 800e192:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e196:	e7eb      	b.n	800e170 <__swhatbuf_r+0x24>

0800e198 <__smakebuf_r>:
 800e198:	898b      	ldrh	r3, [r1, #12]
 800e19a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e19c:	079d      	lsls	r5, r3, #30
 800e19e:	4606      	mov	r6, r0
 800e1a0:	460c      	mov	r4, r1
 800e1a2:	d507      	bpl.n	800e1b4 <__smakebuf_r+0x1c>
 800e1a4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e1a8:	6023      	str	r3, [r4, #0]
 800e1aa:	6123      	str	r3, [r4, #16]
 800e1ac:	2301      	movs	r3, #1
 800e1ae:	6163      	str	r3, [r4, #20]
 800e1b0:	b003      	add	sp, #12
 800e1b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e1b4:	ab01      	add	r3, sp, #4
 800e1b6:	466a      	mov	r2, sp
 800e1b8:	f7ff ffc8 	bl	800e14c <__swhatbuf_r>
 800e1bc:	9f00      	ldr	r7, [sp, #0]
 800e1be:	4605      	mov	r5, r0
 800e1c0:	4639      	mov	r1, r7
 800e1c2:	4630      	mov	r0, r6
 800e1c4:	f7fe fc08 	bl	800c9d8 <_malloc_r>
 800e1c8:	b948      	cbnz	r0, 800e1de <__smakebuf_r+0x46>
 800e1ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e1ce:	059a      	lsls	r2, r3, #22
 800e1d0:	d4ee      	bmi.n	800e1b0 <__smakebuf_r+0x18>
 800e1d2:	f023 0303 	bic.w	r3, r3, #3
 800e1d6:	f043 0302 	orr.w	r3, r3, #2
 800e1da:	81a3      	strh	r3, [r4, #12]
 800e1dc:	e7e2      	b.n	800e1a4 <__smakebuf_r+0xc>
 800e1de:	89a3      	ldrh	r3, [r4, #12]
 800e1e0:	6020      	str	r0, [r4, #0]
 800e1e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e1e6:	81a3      	strh	r3, [r4, #12]
 800e1e8:	9b01      	ldr	r3, [sp, #4]
 800e1ea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e1ee:	b15b      	cbz	r3, 800e208 <__smakebuf_r+0x70>
 800e1f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e1f4:	4630      	mov	r0, r6
 800e1f6:	f000 f81d 	bl	800e234 <_isatty_r>
 800e1fa:	b128      	cbz	r0, 800e208 <__smakebuf_r+0x70>
 800e1fc:	89a3      	ldrh	r3, [r4, #12]
 800e1fe:	f023 0303 	bic.w	r3, r3, #3
 800e202:	f043 0301 	orr.w	r3, r3, #1
 800e206:	81a3      	strh	r3, [r4, #12]
 800e208:	89a3      	ldrh	r3, [r4, #12]
 800e20a:	431d      	orrs	r5, r3
 800e20c:	81a5      	strh	r5, [r4, #12]
 800e20e:	e7cf      	b.n	800e1b0 <__smakebuf_r+0x18>

0800e210 <_fstat_r>:
 800e210:	b538      	push	{r3, r4, r5, lr}
 800e212:	4d07      	ldr	r5, [pc, #28]	@ (800e230 <_fstat_r+0x20>)
 800e214:	2300      	movs	r3, #0
 800e216:	4604      	mov	r4, r0
 800e218:	4608      	mov	r0, r1
 800e21a:	4611      	mov	r1, r2
 800e21c:	602b      	str	r3, [r5, #0]
 800e21e:	f7f4 f9f7 	bl	8002610 <_fstat>
 800e222:	1c43      	adds	r3, r0, #1
 800e224:	d102      	bne.n	800e22c <_fstat_r+0x1c>
 800e226:	682b      	ldr	r3, [r5, #0]
 800e228:	b103      	cbz	r3, 800e22c <_fstat_r+0x1c>
 800e22a:	6023      	str	r3, [r4, #0]
 800e22c:	bd38      	pop	{r3, r4, r5, pc}
 800e22e:	bf00      	nop
 800e230:	20002474 	.word	0x20002474

0800e234 <_isatty_r>:
 800e234:	b538      	push	{r3, r4, r5, lr}
 800e236:	4d06      	ldr	r5, [pc, #24]	@ (800e250 <_isatty_r+0x1c>)
 800e238:	2300      	movs	r3, #0
 800e23a:	4604      	mov	r4, r0
 800e23c:	4608      	mov	r0, r1
 800e23e:	602b      	str	r3, [r5, #0]
 800e240:	f7f4 f9f6 	bl	8002630 <_isatty>
 800e244:	1c43      	adds	r3, r0, #1
 800e246:	d102      	bne.n	800e24e <_isatty_r+0x1a>
 800e248:	682b      	ldr	r3, [r5, #0]
 800e24a:	b103      	cbz	r3, 800e24e <_isatty_r+0x1a>
 800e24c:	6023      	str	r3, [r4, #0]
 800e24e:	bd38      	pop	{r3, r4, r5, pc}
 800e250:	20002474 	.word	0x20002474

0800e254 <_init>:
 800e254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e256:	bf00      	nop
 800e258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e25a:	bc08      	pop	{r3}
 800e25c:	469e      	mov	lr, r3
 800e25e:	4770      	bx	lr

0800e260 <_fini>:
 800e260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e262:	bf00      	nop
 800e264:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e266:	bc08      	pop	{r3}
 800e268:	469e      	mov	lr, r3
 800e26a:	4770      	bx	lr
