ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB138:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "app_sx126x.h"
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** UART_HandleTypeDef huart2;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE BEGIN PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PV */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  54:Core/Src/main.c **** void SystemClock_Config(void);
  55:Core/Src/main.c **** static void MX_GPIO_Init(void);
  56:Core/Src/main.c **** static void MX_SPI1_Init(void);
  57:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  58:Core/Src/main.c **** static void MX_RTC_Init(void);
  59:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  64:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  65:Core/Src/main.c **** int _write(int fd, char *pBuffer, int size)
  66:Core/Src/main.c **** {
  67:Core/Src/main.c ****   for (int i = 0; i < size; i++)
  68:Core/Src/main.c ****   {
  69:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t *)(pBuffer+i), 1, 1000);
  70:Core/Src/main.c ****   }
  71:Core/Src/main.c ****   return size;
  72:Core/Src/main.c **** }
  73:Core/Src/main.c **** /* USER CODE END 0 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /**
  76:Core/Src/main.c ****   * @brief  The application entry point.
  77:Core/Src/main.c ****   * @retval int
  78:Core/Src/main.c ****   */
  79:Core/Src/main.c **** int main(void)
  80:Core/Src/main.c **** {
  81:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END 1 */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  88:Core/Src/main.c ****   HAL_Init();
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END Init */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Configure the system clock */
  95:Core/Src/main.c ****   SystemClock_Config();
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE END SysInit */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Initialize all configured peripherals */
 102:Core/Src/main.c ****   MX_GPIO_Init();
 103:Core/Src/main.c ****   MX_SPI1_Init();
 104:Core/Src/main.c ****   MX_USART2_UART_Init();
 105:Core/Src/main.c ****   MX_RTC_Init();
 106:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 107:Core/Src/main.c ****   sx126x_init();
 108:Core/Src/main.c ****   /* USER CODE END 2 */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* Infinite loop */
 111:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 112:Core/Src/main.c ****   while (1)
 113:Core/Src/main.c ****   {
 114:Core/Src/main.c ****     // printf("this is sx126x application\n");
 115:Core/Src/main.c ****     // sx126x_rx_packet();
 116:Core/Src/main.c ****     register_test();
 117:Core/Src/main.c ****     // sx126x_tx_packet(0,0);
 118:Core/Src/main.c ****     HAL_Delay(100);
 119:Core/Src/main.c ****     // sx126x_rx_packet();
 120:Core/Src/main.c ****     // packet_rx();
 121:Core/Src/main.c ****     
 122:Core/Src/main.c ****     // printf("tx packet\n");
 123:Core/Src/main.c ****     /* USER CODE END WHILE */
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 126:Core/Src/main.c ****   }
 127:Core/Src/main.c ****   /* USER CODE END 3 */
 128:Core/Src/main.c **** }
 129:Core/Src/main.c **** 
 130:Core/Src/main.c **** /**
 131:Core/Src/main.c ****   * @brief System Clock Configuration
 132:Core/Src/main.c ****   * @retval None
 133:Core/Src/main.c ****   */
 134:Core/Src/main.c **** void SystemClock_Config(void)
 135:Core/Src/main.c **** {
 136:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 137:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 138:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 141:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 142:Core/Src/main.c ****   */
 143:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 144:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 145:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 4


 146:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 154:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 155:Core/Src/main.c ****   {
 156:Core/Src/main.c ****     Error_Handler();
 157:Core/Src/main.c ****   }
 158:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 159:Core/Src/main.c ****   */
 160:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 161:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 162:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 163:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 164:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 165:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 168:Core/Src/main.c ****   {
 169:Core/Src/main.c ****     Error_Handler();
 170:Core/Src/main.c ****   }
 171:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2;
 172:Core/Src/main.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 173:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 174:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 175:Core/Src/main.c ****   {
 176:Core/Src/main.c ****     Error_Handler();
 177:Core/Src/main.c ****   }
 178:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 179:Core/Src/main.c ****   */
 180:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 181:Core/Src/main.c ****   {
 182:Core/Src/main.c ****     Error_Handler();
 183:Core/Src/main.c ****   }
 184:Core/Src/main.c **** }
 185:Core/Src/main.c **** 
 186:Core/Src/main.c **** /**
 187:Core/Src/main.c ****   * @brief RTC Initialization Function
 188:Core/Src/main.c ****   * @param None
 189:Core/Src/main.c ****   * @retval None
 190:Core/Src/main.c ****   */
 191:Core/Src/main.c **** static void MX_RTC_Init(void)
 192:Core/Src/main.c **** {
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 199:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 200:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 205:Core/Src/main.c ****   /** Initialize RTC Only
 206:Core/Src/main.c ****   */
 207:Core/Src/main.c ****   hrtc.Instance = RTC;
 208:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 209:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 31;
 210:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 1023;
 211:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 212:Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 213:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 214:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 215:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 216:Core/Src/main.c ****   {
 217:Core/Src/main.c ****     Error_Handler();
 218:Core/Src/main.c ****   }
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 221:Core/Src/main.c **** 
 222:Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 225:Core/Src/main.c ****   */
 226:Core/Src/main.c ****   sTime.Hours = 0;
 227:Core/Src/main.c ****   sTime.Minutes = 0;
 228:Core/Src/main.c ****   sTime.Seconds = 0;
 229:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 230:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 231:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 232:Core/Src/main.c ****   {
 233:Core/Src/main.c ****     Error_Handler();
 234:Core/Src/main.c ****   }
 235:Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 236:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 237:Core/Src/main.c ****   sDate.Date = 1;
 238:Core/Src/main.c ****   sDate.Year = 0;
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 241:Core/Src/main.c ****   {
 242:Core/Src/main.c ****     Error_Handler();
 243:Core/Src/main.c ****   }
 244:Core/Src/main.c ****   /** Enable the Alarm A
 245:Core/Src/main.c ****   */
 246:Core/Src/main.c ****   sAlarm.AlarmTime.Hours = 0;
 247:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0;
 248:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 0;
 249:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0;
 250:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 251:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 252:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 253:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 254:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 255:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 1;
 256:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 257:Core/Src/main.c ****   if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 258:Core/Src/main.c ****   {
 259:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 6


 260:Core/Src/main.c ****   }
 261:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 262:Core/Src/main.c **** 
 263:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 264:Core/Src/main.c **** 
 265:Core/Src/main.c **** }
 266:Core/Src/main.c **** 
 267:Core/Src/main.c **** /**
 268:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 269:Core/Src/main.c ****   * @param None
 270:Core/Src/main.c ****   * @retval None
 271:Core/Src/main.c ****   */
 272:Core/Src/main.c **** static void MX_SPI1_Init(void)
 273:Core/Src/main.c **** {
 274:Core/Src/main.c **** 
 275:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 282:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 283:Core/Src/main.c ****   hspi1.Instance = SPI1;
 284:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 285:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 286:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 287:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 288:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 289:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 290:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 291:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 292:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 293:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 294:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 295:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 296:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 297:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 298:Core/Src/main.c ****   {
 299:Core/Src/main.c ****     Error_Handler();
 300:Core/Src/main.c ****   }
 301:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 304:Core/Src/main.c **** 
 305:Core/Src/main.c **** }
 306:Core/Src/main.c **** 
 307:Core/Src/main.c **** /**
 308:Core/Src/main.c ****   * @brief USART2 Initialization Function
 309:Core/Src/main.c ****   * @param None
 310:Core/Src/main.c ****   * @retval None
 311:Core/Src/main.c ****   */
 312:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 313:Core/Src/main.c **** {
 314:Core/Src/main.c **** 
 315:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 316:Core/Src/main.c **** 
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 7


 317:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 318:Core/Src/main.c **** 
 319:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 320:Core/Src/main.c **** 
 321:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 322:Core/Src/main.c ****   huart2.Instance = USART2;
 323:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 324:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 325:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 326:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 327:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 328:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 329:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 330:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 331:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 332:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 333:Core/Src/main.c ****   {
 334:Core/Src/main.c ****     Error_Handler();
 335:Core/Src/main.c ****   }
 336:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 339:Core/Src/main.c **** 
 340:Core/Src/main.c **** }
 341:Core/Src/main.c **** 
 342:Core/Src/main.c **** /**
 343:Core/Src/main.c ****   * @brief GPIO Initialization Function
 344:Core/Src/main.c ****   * @param None
 345:Core/Src/main.c ****   * @retval None
 346:Core/Src/main.c ****   */
 347:Core/Src/main.c **** static void MX_GPIO_Init(void)
 348:Core/Src/main.c **** {
  28              		.loc 1 348 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 70B5     		push	{r4, r5, r6, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 4, -16
  36              		.cfi_offset 5, -12
  37              		.cfi_offset 6, -8
  38              		.cfi_offset 14, -4
  39 0002 88B0     		sub	sp, sp, #32
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 48
 349:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 349 3 view .LVU1
  43              		.loc 1 349 20 is_stmt 0 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0394     		str	r4, [sp, #12]
  46 0008 0494     		str	r4, [sp, #16]
  47 000a 0594     		str	r4, [sp, #20]
  48 000c 0694     		str	r4, [sp, #24]
  49 000e 0794     		str	r4, [sp, #28]
 350:Core/Src/main.c **** 
 351:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 8


 352:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  50              		.loc 1 352 3 is_stmt 1 view .LVU3
  51              	.LBB4:
  52              		.loc 1 352 3 view .LVU4
  53              		.loc 1 352 3 view .LVU5
  54 0010 394B     		ldr	r3, .L3
  55 0012 DA6C     		ldr	r2, [r3, #76]
  56 0014 42F00402 		orr	r2, r2, #4
  57 0018 DA64     		str	r2, [r3, #76]
  58              		.loc 1 352 3 view .LVU6
  59 001a DA6C     		ldr	r2, [r3, #76]
  60 001c 02F00402 		and	r2, r2, #4
  61 0020 0092     		str	r2, [sp]
  62              		.loc 1 352 3 view .LVU7
  63 0022 009A     		ldr	r2, [sp]
  64              	.LBE4:
  65              		.loc 1 352 3 view .LVU8
 353:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  66              		.loc 1 353 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 353 3 view .LVU10
  69              		.loc 1 353 3 view .LVU11
  70 0024 DA6C     		ldr	r2, [r3, #76]
  71 0026 42F00102 		orr	r2, r2, #1
  72 002a DA64     		str	r2, [r3, #76]
  73              		.loc 1 353 3 view .LVU12
  74 002c DA6C     		ldr	r2, [r3, #76]
  75 002e 02F00102 		and	r2, r2, #1
  76 0032 0192     		str	r2, [sp, #4]
  77              		.loc 1 353 3 view .LVU13
  78 0034 019A     		ldr	r2, [sp, #4]
  79              	.LBE5:
  80              		.loc 1 353 3 view .LVU14
 354:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  81              		.loc 1 354 3 view .LVU15
  82              	.LBB6:
  83              		.loc 1 354 3 view .LVU16
  84              		.loc 1 354 3 view .LVU17
  85 0036 DA6C     		ldr	r2, [r3, #76]
  86 0038 42F00202 		orr	r2, r2, #2
  87 003c DA64     		str	r2, [r3, #76]
  88              		.loc 1 354 3 view .LVU18
  89 003e DB6C     		ldr	r3, [r3, #76]
  90 0040 03F00203 		and	r3, r3, #2
  91 0044 0293     		str	r3, [sp, #8]
  92              		.loc 1 354 3 view .LVU19
  93 0046 029B     		ldr	r3, [sp, #8]
  94              	.LBE6:
  95              		.loc 1 354 3 view .LVU20
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 357:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, LED_RX_Pin|LED_TX_Pin, GPIO_PIN_RESET);
  96              		.loc 1 357 3 view .LVU21
  97 0048 2C4E     		ldr	r6, .L3+4
  98 004a 2246     		mov	r2, r4
  99 004c 0321     		movs	r1, #3
 100 004e 3046     		mov	r0, r6
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 9


 101 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
 102              	.LVL0:
 358:Core/Src/main.c **** 
 359:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 360:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, SX_RESET_Pin|ANT_SW_Pin, GPIO_PIN_RESET);
 103              		.loc 1 360 3 view .LVU22
 104 0054 2246     		mov	r2, r4
 105 0056 40F20121 		movw	r1, #513
 106 005a 4FF09040 		mov	r0, #1207959552
 107 005e FFF7FEFF 		bl	HAL_GPIO_WritePin
 108              	.LVL1:
 361:Core/Src/main.c **** 
 362:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 363:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 109              		.loc 1 363 3 view .LVU23
 110 0062 0122     		movs	r2, #1
 111 0064 4FF48071 		mov	r1, #256
 112 0068 4FF09040 		mov	r0, #1207959552
 113 006c FFF7FEFF 		bl	HAL_GPIO_WritePin
 114              	.LVL2:
 364:Core/Src/main.c **** 
 365:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 366:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 115              		.loc 1 366 3 view .LVU24
 116              		.loc 1 366 23 is_stmt 0 view .LVU25
 117 0070 4FF40053 		mov	r3, #8192
 118 0074 0393     		str	r3, [sp, #12]
 367:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 119              		.loc 1 367 3 is_stmt 1 view .LVU26
 120              		.loc 1 367 24 is_stmt 0 view .LVU27
 121 0076 224B     		ldr	r3, .L3+8
 122 0078 0493     		str	r3, [sp, #16]
 368:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 123              		.loc 1 368 3 is_stmt 1 view .LVU28
 124              		.loc 1 368 24 is_stmt 0 view .LVU29
 125 007a 0594     		str	r4, [sp, #20]
 369:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 126              		.loc 1 369 3 is_stmt 1 view .LVU30
 127 007c 03A9     		add	r1, sp, #12
 128 007e 3046     		mov	r0, r6
 129 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 130              	.LVL3:
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   /*Configure GPIO pins : LED_RX_Pin LED_TX_Pin */
 372:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_RX_Pin|LED_TX_Pin;
 131              		.loc 1 372 3 view .LVU31
 132              		.loc 1 372 23 is_stmt 0 view .LVU32
 133 0084 0323     		movs	r3, #3
 134 0086 0393     		str	r3, [sp, #12]
 373:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 135              		.loc 1 373 3 is_stmt 1 view .LVU33
 136              		.loc 1 373 24 is_stmt 0 view .LVU34
 137 0088 0125     		movs	r5, #1
 138 008a 0495     		str	r5, [sp, #16]
 374:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 139              		.loc 1 374 3 is_stmt 1 view .LVU35
 140              		.loc 1 374 24 is_stmt 0 view .LVU36
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 10


 141 008c 0594     		str	r4, [sp, #20]
 375:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 142              		.loc 1 375 3 is_stmt 1 view .LVU37
 143              		.loc 1 375 25 is_stmt 0 view .LVU38
 144 008e 0694     		str	r4, [sp, #24]
 376:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 145              		.loc 1 376 3 is_stmt 1 view .LVU39
 146 0090 03A9     		add	r1, sp, #12
 147 0092 3046     		mov	r0, r6
 148 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 149              	.LVL4:
 377:Core/Src/main.c **** 
 378:Core/Src/main.c ****   /*Configure GPIO pins : SX_RESET_Pin SPI1_NSS_Pin ANT_SW_Pin */
 379:Core/Src/main.c ****   GPIO_InitStruct.Pin = SX_RESET_Pin|SPI1_NSS_Pin|ANT_SW_Pin;
 150              		.loc 1 379 3 view .LVU40
 151              		.loc 1 379 23 is_stmt 0 view .LVU41
 152 0098 40F20133 		movw	r3, #769
 153 009c 0393     		str	r3, [sp, #12]
 380:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 154              		.loc 1 380 3 is_stmt 1 view .LVU42
 155              		.loc 1 380 24 is_stmt 0 view .LVU43
 156 009e 0495     		str	r5, [sp, #16]
 381:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 157              		.loc 1 381 3 is_stmt 1 view .LVU44
 158              		.loc 1 381 24 is_stmt 0 view .LVU45
 159 00a0 0594     		str	r4, [sp, #20]
 382:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 160              		.loc 1 382 3 is_stmt 1 view .LVU46
 161              		.loc 1 382 25 is_stmt 0 view .LVU47
 162 00a2 0694     		str	r4, [sp, #24]
 383:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 163              		.loc 1 383 3 is_stmt 1 view .LVU48
 164 00a4 03A9     		add	r1, sp, #12
 165 00a6 4FF09040 		mov	r0, #1207959552
 166 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 167              	.LVL5:
 384:Core/Src/main.c **** 
 385:Core/Src/main.c ****   /*Configure GPIO pin : BUSY_Pin */
 386:Core/Src/main.c ****   GPIO_InitStruct.Pin = BUSY_Pin;
 168              		.loc 1 386 3 view .LVU49
 169              		.loc 1 386 23 is_stmt 0 view .LVU50
 170 00ae 0823     		movs	r3, #8
 171 00b0 0393     		str	r3, [sp, #12]
 387:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 172              		.loc 1 387 3 is_stmt 1 view .LVU51
 173              		.loc 1 387 24 is_stmt 0 view .LVU52
 174 00b2 0494     		str	r4, [sp, #16]
 388:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 175              		.loc 1 388 3 is_stmt 1 view .LVU53
 176              		.loc 1 388 24 is_stmt 0 view .LVU54
 177 00b4 0595     		str	r5, [sp, #20]
 389:Core/Src/main.c ****   HAL_GPIO_Init(BUSY_GPIO_Port, &GPIO_InitStruct);
 178              		.loc 1 389 3 is_stmt 1 view .LVU55
 179 00b6 A6F58066 		sub	r6, r6, #1024
 180 00ba 03A9     		add	r1, sp, #12
 181 00bc 3046     		mov	r0, r6
 182 00be FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 11


 183              	.LVL6:
 390:Core/Src/main.c **** 
 391:Core/Src/main.c ****   /*Configure GPIO pin : DIO1_Pin */
 392:Core/Src/main.c ****   GPIO_InitStruct.Pin = DIO1_Pin;
 184              		.loc 1 392 3 view .LVU56
 185              		.loc 1 392 23 is_stmt 0 view .LVU57
 186 00c2 1023     		movs	r3, #16
 187 00c4 0393     		str	r3, [sp, #12]
 393:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 188              		.loc 1 393 3 is_stmt 1 view .LVU58
 189              		.loc 1 393 24 is_stmt 0 view .LVU59
 190 00c6 0F4B     		ldr	r3, .L3+12
 191 00c8 0493     		str	r3, [sp, #16]
 394:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 192              		.loc 1 394 3 is_stmt 1 view .LVU60
 193              		.loc 1 394 24 is_stmt 0 view .LVU61
 194 00ca 0595     		str	r5, [sp, #20]
 395:Core/Src/main.c ****   HAL_GPIO_Init(DIO1_GPIO_Port, &GPIO_InitStruct);
 195              		.loc 1 395 3 is_stmt 1 view .LVU62
 196 00cc 03A9     		add	r1, sp, #12
 197 00ce 3046     		mov	r0, r6
 198 00d0 FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL7:
 396:Core/Src/main.c **** 
 397:Core/Src/main.c ****   /* EXTI interrupt init*/
 398:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 200              		.loc 1 398 3 view .LVU63
 201 00d4 2246     		mov	r2, r4
 202 00d6 2146     		mov	r1, r4
 203 00d8 0A20     		movs	r0, #10
 204 00da FFF7FEFF 		bl	HAL_NVIC_SetPriority
 205              	.LVL8:
 399:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 206              		.loc 1 399 3 view .LVU64
 207 00de 0A20     		movs	r0, #10
 208 00e0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 209              	.LVL9:
 400:Core/Src/main.c **** 
 401:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 210              		.loc 1 401 3 view .LVU65
 211 00e4 2246     		mov	r2, r4
 212 00e6 2146     		mov	r1, r4
 213 00e8 2820     		movs	r0, #40
 214 00ea FFF7FEFF 		bl	HAL_NVIC_SetPriority
 215              	.LVL10:
 402:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 216              		.loc 1 402 3 view .LVU66
 217 00ee 2820     		movs	r0, #40
 218 00f0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 219              	.LVL11:
 403:Core/Src/main.c **** 
 404:Core/Src/main.c **** }
 220              		.loc 1 404 1 is_stmt 0 view .LVU67
 221 00f4 08B0     		add	sp, sp, #32
 222              	.LCFI2:
 223              		.cfi_def_cfa_offset 16
 224              		@ sp needed
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 12


 225 00f6 70BD     		pop	{r4, r5, r6, pc}
 226              	.L4:
 227              		.align	2
 228              	.L3:
 229 00f8 00100240 		.word	1073876992
 230 00fc 00080048 		.word	1207961600
 231 0100 00002110 		.word	270598144
 232 0104 00001110 		.word	269549568
 233              		.cfi_endproc
 234              	.LFE138:
 236              		.section	.text._write,"ax",%progbits
 237              		.align	1
 238              		.global	_write
 239              		.syntax unified
 240              		.thumb
 241              		.thumb_func
 242              		.fpu fpv4-sp-d16
 244              	_write:
 245              	.LVL12:
 246              	.LFB132:
  66:Core/Src/main.c ****   for (int i = 0; i < size; i++)
 247              		.loc 1 66 1 is_stmt 1 view -0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 0
 250              		@ frame_needed = 0, uses_anonymous_args = 0
  66:Core/Src/main.c ****   for (int i = 0; i < size; i++)
 251              		.loc 1 66 1 is_stmt 0 view .LVU69
 252 0000 70B5     		push	{r4, r5, r6, lr}
 253              	.LCFI3:
 254              		.cfi_def_cfa_offset 16
 255              		.cfi_offset 4, -16
 256              		.cfi_offset 5, -12
 257              		.cfi_offset 6, -8
 258              		.cfi_offset 14, -4
 259 0002 0E46     		mov	r6, r1
 260 0004 1546     		mov	r5, r2
  67:Core/Src/main.c ****   {
 261              		.loc 1 67 3 is_stmt 1 view .LVU70
 262              	.LBB7:
  67:Core/Src/main.c ****   {
 263              		.loc 1 67 8 view .LVU71
 264              	.LVL13:
  67:Core/Src/main.c ****   {
 265              		.loc 1 67 12 is_stmt 0 view .LVU72
 266 0006 0024     		movs	r4, #0
  67:Core/Src/main.c ****   {
 267              		.loc 1 67 3 view .LVU73
 268 0008 07E0     		b	.L6
 269              	.LVL14:
 270              	.L7:
  69:Core/Src/main.c ****   }
 271              		.loc 1 69 5 is_stmt 1 discriminator 3 view .LVU74
 272 000a 4FF47A73 		mov	r3, #1000
 273 000e 0122     		movs	r2, #1
 274 0010 3119     		adds	r1, r6, r4
 275 0012 0448     		ldr	r0, .L9
 276 0014 FFF7FEFF 		bl	HAL_UART_Transmit
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 13


 277              	.LVL15:
  67:Core/Src/main.c ****   {
 278              		.loc 1 67 29 discriminator 3 view .LVU75
  67:Core/Src/main.c ****   {
 279              		.loc 1 67 30 is_stmt 0 discriminator 3 view .LVU76
 280 0018 0134     		adds	r4, r4, #1
 281              	.LVL16:
 282              	.L6:
  67:Core/Src/main.c ****   {
 283              		.loc 1 67 19 is_stmt 1 discriminator 1 view .LVU77
  67:Core/Src/main.c ****   {
 284              		.loc 1 67 3 is_stmt 0 discriminator 1 view .LVU78
 285 001a AC42     		cmp	r4, r5
 286 001c F5DB     		blt	.L7
 287              	.LBE7:
  71:Core/Src/main.c **** }
 288              		.loc 1 71 3 is_stmt 1 view .LVU79
  72:Core/Src/main.c **** /* USER CODE END 0 */
 289              		.loc 1 72 1 is_stmt 0 view .LVU80
 290 001e 2846     		mov	r0, r5
 291 0020 70BD     		pop	{r4, r5, r6, pc}
 292              	.LVL17:
 293              	.L10:
  72:Core/Src/main.c **** /* USER CODE END 0 */
 294              		.loc 1 72 1 view .LVU81
 295 0022 00BF     		.align	2
 296              	.L9:
 297 0024 00000000 		.word	.LANCHOR0
 298              		.cfi_endproc
 299              	.LFE132:
 301              		.section	.text.Error_Handler,"ax",%progbits
 302              		.align	1
 303              		.global	Error_Handler
 304              		.syntax unified
 305              		.thumb
 306              		.thumb_func
 307              		.fpu fpv4-sp-d16
 309              	Error_Handler:
 310              	.LFB139:
 405:Core/Src/main.c **** 
 406:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 407:Core/Src/main.c **** 
 408:Core/Src/main.c **** /* USER CODE END 4 */
 409:Core/Src/main.c **** 
 410:Core/Src/main.c **** /**
 411:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 412:Core/Src/main.c ****   * @retval None
 413:Core/Src/main.c ****   */
 414:Core/Src/main.c **** void Error_Handler(void)
 415:Core/Src/main.c **** {
 311              		.loc 1 415 1 is_stmt 1 view -0
 312              		.cfi_startproc
 313              		@ Volatile: function does not return.
 314              		@ args = 0, pretend = 0, frame = 0
 315              		@ frame_needed = 0, uses_anonymous_args = 0
 316              		@ link register save eliminated.
 416:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 14


 417:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 418:Core/Src/main.c ****   __disable_irq();
 317              		.loc 1 418 3 view .LVU83
 318              	.LBB8:
 319              	.LBI8:
 320              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 15


  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 16


 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 17


 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 321              		.loc 2 207 27 view .LVU84
 322              	.LBB9:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 323              		.loc 2 209 3 view .LVU85
 324              		.syntax unified
 325              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 326 0000 72B6     		cpsid i
 327              	@ 0 "" 2
 328              		.thumb
 329              		.syntax unified
 330              	.L12:
 331              	.LBE9:
 332              	.LBE8:
 419:Core/Src/main.c ****   while (1)
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 18


 333              		.loc 1 419 3 discriminator 1 view .LVU86
 420:Core/Src/main.c ****   {
 421:Core/Src/main.c ****   }
 334              		.loc 1 421 3 discriminator 1 view .LVU87
 419:Core/Src/main.c ****   while (1)
 335              		.loc 1 419 9 discriminator 1 view .LVU88
 336 0002 FEE7     		b	.L12
 337              		.cfi_endproc
 338              	.LFE139:
 340              		.section	.text.MX_SPI1_Init,"ax",%progbits
 341              		.align	1
 342              		.syntax unified
 343              		.thumb
 344              		.thumb_func
 345              		.fpu fpv4-sp-d16
 347              	MX_SPI1_Init:
 348              	.LFB136:
 273:Core/Src/main.c **** 
 349              		.loc 1 273 1 view -0
 350              		.cfi_startproc
 351              		@ args = 0, pretend = 0, frame = 0
 352              		@ frame_needed = 0, uses_anonymous_args = 0
 353 0000 08B5     		push	{r3, lr}
 354              	.LCFI4:
 355              		.cfi_def_cfa_offset 8
 356              		.cfi_offset 3, -8
 357              		.cfi_offset 14, -4
 283:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 358              		.loc 1 283 3 view .LVU90
 283:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 359              		.loc 1 283 18 is_stmt 0 view .LVU91
 360 0002 1048     		ldr	r0, .L17
 361 0004 104B     		ldr	r3, .L17+4
 362 0006 0360     		str	r3, [r0]
 284:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 363              		.loc 1 284 3 is_stmt 1 view .LVU92
 284:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 364              		.loc 1 284 19 is_stmt 0 view .LVU93
 365 0008 4FF48273 		mov	r3, #260
 366 000c 4360     		str	r3, [r0, #4]
 285:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 367              		.loc 1 285 3 is_stmt 1 view .LVU94
 285:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 368              		.loc 1 285 24 is_stmt 0 view .LVU95
 369 000e 0023     		movs	r3, #0
 370 0010 8360     		str	r3, [r0, #8]
 286:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 371              		.loc 1 286 3 is_stmt 1 view .LVU96
 286:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 372              		.loc 1 286 23 is_stmt 0 view .LVU97
 373 0012 4FF4E062 		mov	r2, #1792
 374 0016 C260     		str	r2, [r0, #12]
 287:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 375              		.loc 1 287 3 is_stmt 1 view .LVU98
 287:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 376              		.loc 1 287 26 is_stmt 0 view .LVU99
 377 0018 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 19


 288:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 378              		.loc 1 288 3 is_stmt 1 view .LVU100
 288:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 379              		.loc 1 288 23 is_stmt 0 view .LVU101
 380 001a 0122     		movs	r2, #1
 381 001c 4261     		str	r2, [r0, #20]
 289:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 382              		.loc 1 289 3 is_stmt 1 view .LVU102
 289:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 383              		.loc 1 289 18 is_stmt 0 view .LVU103
 384 001e 4FF40072 		mov	r2, #512
 385 0022 8261     		str	r2, [r0, #24]
 290:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 386              		.loc 1 290 3 is_stmt 1 view .LVU104
 290:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 387              		.loc 1 290 32 is_stmt 0 view .LVU105
 388 0024 3022     		movs	r2, #48
 389 0026 C261     		str	r2, [r0, #28]
 291:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 390              		.loc 1 291 3 is_stmt 1 view .LVU106
 291:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 391              		.loc 1 291 23 is_stmt 0 view .LVU107
 392 0028 0362     		str	r3, [r0, #32]
 292:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 393              		.loc 1 292 3 is_stmt 1 view .LVU108
 292:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 394              		.loc 1 292 21 is_stmt 0 view .LVU109
 395 002a 4362     		str	r3, [r0, #36]
 293:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 396              		.loc 1 293 3 is_stmt 1 view .LVU110
 293:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 397              		.loc 1 293 29 is_stmt 0 view .LVU111
 398 002c 8362     		str	r3, [r0, #40]
 294:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 399              		.loc 1 294 3 is_stmt 1 view .LVU112
 294:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 400              		.loc 1 294 28 is_stmt 0 view .LVU113
 401 002e 0722     		movs	r2, #7
 402 0030 C262     		str	r2, [r0, #44]
 295:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 403              		.loc 1 295 3 is_stmt 1 view .LVU114
 295:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 404              		.loc 1 295 24 is_stmt 0 view .LVU115
 405 0032 0363     		str	r3, [r0, #48]
 296:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 406              		.loc 1 296 3 is_stmt 1 view .LVU116
 296:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 407              		.loc 1 296 23 is_stmt 0 view .LVU117
 408 0034 4363     		str	r3, [r0, #52]
 297:Core/Src/main.c ****   {
 409              		.loc 1 297 3 is_stmt 1 view .LVU118
 297:Core/Src/main.c ****   {
 410              		.loc 1 297 7 is_stmt 0 view .LVU119
 411 0036 FFF7FEFF 		bl	HAL_SPI_Init
 412              	.LVL18:
 297:Core/Src/main.c ****   {
 413              		.loc 1 297 6 view .LVU120
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 20


 414 003a 00B9     		cbnz	r0, .L16
 305:Core/Src/main.c **** 
 415              		.loc 1 305 1 view .LVU121
 416 003c 08BD     		pop	{r3, pc}
 417              	.L16:
 299:Core/Src/main.c ****   }
 418              		.loc 1 299 5 is_stmt 1 view .LVU122
 419 003e FFF7FEFF 		bl	Error_Handler
 420              	.LVL19:
 421              	.L18:
 422 0042 00BF     		.align	2
 423              	.L17:
 424 0044 00000000 		.word	.LANCHOR1
 425 0048 00300140 		.word	1073819648
 426              		.cfi_endproc
 427              	.LFE136:
 429              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 430              		.align	1
 431              		.syntax unified
 432              		.thumb
 433              		.thumb_func
 434              		.fpu fpv4-sp-d16
 436              	MX_USART2_UART_Init:
 437              	.LFB137:
 313:Core/Src/main.c **** 
 438              		.loc 1 313 1 view -0
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 0
 441              		@ frame_needed = 0, uses_anonymous_args = 0
 442 0000 08B5     		push	{r3, lr}
 443              	.LCFI5:
 444              		.cfi_def_cfa_offset 8
 445              		.cfi_offset 3, -8
 446              		.cfi_offset 14, -4
 322:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 447              		.loc 1 322 3 view .LVU124
 322:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 448              		.loc 1 322 19 is_stmt 0 view .LVU125
 449 0002 0B48     		ldr	r0, .L23
 450 0004 0B4B     		ldr	r3, .L23+4
 451 0006 0360     		str	r3, [r0]
 323:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 452              		.loc 1 323 3 is_stmt 1 view .LVU126
 323:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 453              		.loc 1 323 24 is_stmt 0 view .LVU127
 454 0008 4FF4E133 		mov	r3, #115200
 455 000c 4360     		str	r3, [r0, #4]
 324:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 456              		.loc 1 324 3 is_stmt 1 view .LVU128
 324:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 457              		.loc 1 324 26 is_stmt 0 view .LVU129
 458 000e 0023     		movs	r3, #0
 459 0010 8360     		str	r3, [r0, #8]
 325:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 460              		.loc 1 325 3 is_stmt 1 view .LVU130
 325:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 461              		.loc 1 325 24 is_stmt 0 view .LVU131
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 21


 462 0012 C360     		str	r3, [r0, #12]
 326:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 463              		.loc 1 326 3 is_stmt 1 view .LVU132
 326:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 464              		.loc 1 326 22 is_stmt 0 view .LVU133
 465 0014 0361     		str	r3, [r0, #16]
 327:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 466              		.loc 1 327 3 is_stmt 1 view .LVU134
 327:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 467              		.loc 1 327 20 is_stmt 0 view .LVU135
 468 0016 0C22     		movs	r2, #12
 469 0018 4261     		str	r2, [r0, #20]
 328:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 470              		.loc 1 328 3 is_stmt 1 view .LVU136
 328:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 471              		.loc 1 328 25 is_stmt 0 view .LVU137
 472 001a 8361     		str	r3, [r0, #24]
 329:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 473              		.loc 1 329 3 is_stmt 1 view .LVU138
 329:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 474              		.loc 1 329 28 is_stmt 0 view .LVU139
 475 001c C361     		str	r3, [r0, #28]
 330:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 476              		.loc 1 330 3 is_stmt 1 view .LVU140
 330:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 477              		.loc 1 330 30 is_stmt 0 view .LVU141
 478 001e 0362     		str	r3, [r0, #32]
 331:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 479              		.loc 1 331 3 is_stmt 1 view .LVU142
 331:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 480              		.loc 1 331 38 is_stmt 0 view .LVU143
 481 0020 4362     		str	r3, [r0, #36]
 332:Core/Src/main.c ****   {
 482              		.loc 1 332 3 is_stmt 1 view .LVU144
 332:Core/Src/main.c ****   {
 483              		.loc 1 332 7 is_stmt 0 view .LVU145
 484 0022 FFF7FEFF 		bl	HAL_UART_Init
 485              	.LVL20:
 332:Core/Src/main.c ****   {
 486              		.loc 1 332 6 view .LVU146
 487 0026 00B9     		cbnz	r0, .L22
 340:Core/Src/main.c **** 
 488              		.loc 1 340 1 view .LVU147
 489 0028 08BD     		pop	{r3, pc}
 490              	.L22:
 334:Core/Src/main.c ****   }
 491              		.loc 1 334 5 is_stmt 1 view .LVU148
 492 002a FFF7FEFF 		bl	Error_Handler
 493              	.LVL21:
 494              	.L24:
 495 002e 00BF     		.align	2
 496              	.L23:
 497 0030 00000000 		.word	.LANCHOR0
 498 0034 00440040 		.word	1073759232
 499              		.cfi_endproc
 500              	.LFE137:
 502              		.section	.text.MX_RTC_Init,"ax",%progbits
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 22


 503              		.align	1
 504              		.syntax unified
 505              		.thumb
 506              		.thumb_func
 507              		.fpu fpv4-sp-d16
 509              	MX_RTC_Init:
 510              	.LFB135:
 192:Core/Src/main.c **** 
 511              		.loc 1 192 1 view -0
 512              		.cfi_startproc
 513              		@ args = 0, pretend = 0, frame = 72
 514              		@ frame_needed = 0, uses_anonymous_args = 0
 515 0000 10B5     		push	{r4, lr}
 516              	.LCFI6:
 517              		.cfi_def_cfa_offset 8
 518              		.cfi_offset 4, -8
 519              		.cfi_offset 14, -4
 520 0002 92B0     		sub	sp, sp, #72
 521              	.LCFI7:
 522              		.cfi_def_cfa_offset 80
 198:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 523              		.loc 1 198 3 view .LVU150
 198:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 524              		.loc 1 198 19 is_stmt 0 view .LVU151
 525 0004 0024     		movs	r4, #0
 526 0006 0D94     		str	r4, [sp, #52]
 527 0008 0E94     		str	r4, [sp, #56]
 528 000a 0F94     		str	r4, [sp, #60]
 529 000c 1094     		str	r4, [sp, #64]
 530 000e 1194     		str	r4, [sp, #68]
 199:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 531              		.loc 1 199 3 is_stmt 1 view .LVU152
 199:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 532              		.loc 1 199 19 is_stmt 0 view .LVU153
 533 0010 0C94     		str	r4, [sp, #48]
 200:Core/Src/main.c **** 
 534              		.loc 1 200 3 is_stmt 1 view .LVU154
 200:Core/Src/main.c **** 
 535              		.loc 1 200 20 is_stmt 0 view .LVU155
 536 0012 2C22     		movs	r2, #44
 537 0014 2146     		mov	r1, r4
 538 0016 01A8     		add	r0, sp, #4
 539 0018 FFF7FEFF 		bl	memset
 540              	.LVL22:
 207:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 541              		.loc 1 207 3 is_stmt 1 view .LVU156
 207:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 542              		.loc 1 207 17 is_stmt 0 view .LVU157
 543 001c 2748     		ldr	r0, .L35
 544 001e 284B     		ldr	r3, .L35+4
 545 0020 0360     		str	r3, [r0]
 208:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 31;
 546              		.loc 1 208 3 is_stmt 1 view .LVU158
 208:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 31;
 547              		.loc 1 208 24 is_stmt 0 view .LVU159
 548 0022 4460     		str	r4, [r0, #4]
 209:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 1023;
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 23


 549              		.loc 1 209 3 is_stmt 1 view .LVU160
 209:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 1023;
 550              		.loc 1 209 26 is_stmt 0 view .LVU161
 551 0024 1F23     		movs	r3, #31
 552 0026 8360     		str	r3, [r0, #8]
 210:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 553              		.loc 1 210 3 is_stmt 1 view .LVU162
 210:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 554              		.loc 1 210 25 is_stmt 0 view .LVU163
 555 0028 40F2FF33 		movw	r3, #1023
 556 002c C360     		str	r3, [r0, #12]
 211:Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 557              		.loc 1 211 3 is_stmt 1 view .LVU164
 211:Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 558              		.loc 1 211 20 is_stmt 0 view .LVU165
 559 002e 0461     		str	r4, [r0, #16]
 212:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 560              		.loc 1 212 3 is_stmt 1 view .LVU166
 212:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 561              		.loc 1 212 25 is_stmt 0 view .LVU167
 562 0030 4461     		str	r4, [r0, #20]
 213:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 563              		.loc 1 213 3 is_stmt 1 view .LVU168
 213:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 564              		.loc 1 213 28 is_stmt 0 view .LVU169
 565 0032 8461     		str	r4, [r0, #24]
 214:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 566              		.loc 1 214 3 is_stmt 1 view .LVU170
 214:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 567              		.loc 1 214 24 is_stmt 0 view .LVU171
 568 0034 C461     		str	r4, [r0, #28]
 215:Core/Src/main.c ****   {
 569              		.loc 1 215 3 is_stmt 1 view .LVU172
 215:Core/Src/main.c ****   {
 570              		.loc 1 215 7 is_stmt 0 view .LVU173
 571 0036 FFF7FEFF 		bl	HAL_RTC_Init
 572              	.LVL23:
 215:Core/Src/main.c ****   {
 573              		.loc 1 215 6 view .LVU174
 574 003a 0028     		cmp	r0, #0
 575 003c 36D1     		bne	.L31
 226:Core/Src/main.c ****   sTime.Minutes = 0;
 576              		.loc 1 226 3 is_stmt 1 view .LVU175
 226:Core/Src/main.c ****   sTime.Minutes = 0;
 577              		.loc 1 226 15 is_stmt 0 view .LVU176
 578 003e 0022     		movs	r2, #0
 579 0040 8DF83420 		strb	r2, [sp, #52]
 227:Core/Src/main.c ****   sTime.Seconds = 0;
 580              		.loc 1 227 3 is_stmt 1 view .LVU177
 227:Core/Src/main.c ****   sTime.Seconds = 0;
 581              		.loc 1 227 17 is_stmt 0 view .LVU178
 582 0044 8DF83520 		strb	r2, [sp, #53]
 228:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 583              		.loc 1 228 3 is_stmt 1 view .LVU179
 228:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 584              		.loc 1 228 17 is_stmt 0 view .LVU180
 585 0048 8DF83620 		strb	r2, [sp, #54]
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 24


 229:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 586              		.loc 1 229 3 is_stmt 1 view .LVU181
 229:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 587              		.loc 1 229 24 is_stmt 0 view .LVU182
 588 004c 1092     		str	r2, [sp, #64]
 230:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 589              		.loc 1 230 3 is_stmt 1 view .LVU183
 230:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 590              		.loc 1 230 24 is_stmt 0 view .LVU184
 591 004e 1192     		str	r2, [sp, #68]
 231:Core/Src/main.c ****   {
 592              		.loc 1 231 3 is_stmt 1 view .LVU185
 231:Core/Src/main.c ****   {
 593              		.loc 1 231 7 is_stmt 0 view .LVU186
 594 0050 0DA9     		add	r1, sp, #52
 595 0052 1A48     		ldr	r0, .L35
 596 0054 FFF7FEFF 		bl	HAL_RTC_SetTime
 597              	.LVL24:
 231:Core/Src/main.c ****   {
 598              		.loc 1 231 6 view .LVU187
 599 0058 50BB     		cbnz	r0, .L32
 235:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 600              		.loc 1 235 3 is_stmt 1 view .LVU188
 235:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 601              		.loc 1 235 17 is_stmt 0 view .LVU189
 602 005a 0123     		movs	r3, #1
 603 005c 8DF83030 		strb	r3, [sp, #48]
 236:Core/Src/main.c ****   sDate.Date = 1;
 604              		.loc 1 236 3 is_stmt 1 view .LVU190
 236:Core/Src/main.c ****   sDate.Date = 1;
 605              		.loc 1 236 15 is_stmt 0 view .LVU191
 606 0060 8DF83130 		strb	r3, [sp, #49]
 237:Core/Src/main.c ****   sDate.Year = 0;
 607              		.loc 1 237 3 is_stmt 1 view .LVU192
 237:Core/Src/main.c ****   sDate.Year = 0;
 608              		.loc 1 237 14 is_stmt 0 view .LVU193
 609 0064 8DF83230 		strb	r3, [sp, #50]
 238:Core/Src/main.c **** 
 610              		.loc 1 238 3 is_stmt 1 view .LVU194
 238:Core/Src/main.c **** 
 611              		.loc 1 238 14 is_stmt 0 view .LVU195
 612 0068 0022     		movs	r2, #0
 613 006a 8DF83320 		strb	r2, [sp, #51]
 240:Core/Src/main.c ****   {
 614              		.loc 1 240 3 is_stmt 1 view .LVU196
 240:Core/Src/main.c ****   {
 615              		.loc 1 240 7 is_stmt 0 view .LVU197
 616 006e 0CA9     		add	r1, sp, #48
 617 0070 1248     		ldr	r0, .L35
 618 0072 FFF7FEFF 		bl	HAL_RTC_SetDate
 619              	.LVL25:
 240:Core/Src/main.c ****   {
 620              		.loc 1 240 6 view .LVU198
 621 0076 E8B9     		cbnz	r0, .L33
 246:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0;
 622              		.loc 1 246 3 is_stmt 1 view .LVU199
 246:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0;
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 25


 623              		.loc 1 246 26 is_stmt 0 view .LVU200
 624 0078 0022     		movs	r2, #0
 625 007a 8DF80420 		strb	r2, [sp, #4]
 247:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 0;
 626              		.loc 1 247 3 is_stmt 1 view .LVU201
 247:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 0;
 627              		.loc 1 247 28 is_stmt 0 view .LVU202
 628 007e 8DF80520 		strb	r2, [sp, #5]
 248:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0;
 629              		.loc 1 248 3 is_stmt 1 view .LVU203
 248:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0;
 630              		.loc 1 248 28 is_stmt 0 view .LVU204
 631 0082 8DF80620 		strb	r2, [sp, #6]
 249:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 632              		.loc 1 249 3 is_stmt 1 view .LVU205
 249:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 633              		.loc 1 249 31 is_stmt 0 view .LVU206
 634 0086 0292     		str	r2, [sp, #8]
 250:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 635              		.loc 1 250 3 is_stmt 1 view .LVU207
 250:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 636              		.loc 1 250 35 is_stmt 0 view .LVU208
 637 0088 0492     		str	r2, [sp, #16]
 251:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 638              		.loc 1 251 3 is_stmt 1 view .LVU209
 251:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 639              		.loc 1 251 35 is_stmt 0 view .LVU210
 640 008a 0592     		str	r2, [sp, #20]
 252:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 641              		.loc 1 252 3 is_stmt 1 view .LVU211
 252:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 642              		.loc 1 252 20 is_stmt 0 view .LVU212
 643 008c 0692     		str	r2, [sp, #24]
 253:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 644              		.loc 1 253 3 is_stmt 1 view .LVU213
 253:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 645              		.loc 1 253 29 is_stmt 0 view .LVU214
 646 008e 0892     		str	r2, [sp, #32]
 254:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 1;
 647              		.loc 1 254 3 is_stmt 1 view .LVU215
 254:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 1;
 648              		.loc 1 254 30 is_stmt 0 view .LVU216
 649 0090 0992     		str	r2, [sp, #36]
 255:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 650              		.loc 1 255 3 is_stmt 1 view .LVU217
 255:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 651              		.loc 1 255 27 is_stmt 0 view .LVU218
 652 0092 0123     		movs	r3, #1
 653 0094 8DF82830 		strb	r3, [sp, #40]
 256:Core/Src/main.c ****   if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 654              		.loc 1 256 3 is_stmt 1 view .LVU219
 256:Core/Src/main.c ****   if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 655              		.loc 1 256 16 is_stmt 0 view .LVU220
 656 0098 4FF48073 		mov	r3, #256
 657 009c 0B93     		str	r3, [sp, #44]
 257:Core/Src/main.c ****   {
 658              		.loc 1 257 3 is_stmt 1 view .LVU221
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 26


 257:Core/Src/main.c ****   {
 659              		.loc 1 257 7 is_stmt 0 view .LVU222
 660 009e 01A9     		add	r1, sp, #4
 661 00a0 0648     		ldr	r0, .L35
 662 00a2 FFF7FEFF 		bl	HAL_RTC_SetAlarm_IT
 663              	.LVL26:
 257:Core/Src/main.c ****   {
 664              		.loc 1 257 6 view .LVU223
 665 00a6 38B9     		cbnz	r0, .L34
 265:Core/Src/main.c **** 
 666              		.loc 1 265 1 view .LVU224
 667 00a8 12B0     		add	sp, sp, #72
 668              	.LCFI8:
 669              		.cfi_remember_state
 670              		.cfi_def_cfa_offset 8
 671              		@ sp needed
 672 00aa 10BD     		pop	{r4, pc}
 673              	.L31:
 674              	.LCFI9:
 675              		.cfi_restore_state
 217:Core/Src/main.c ****   }
 676              		.loc 1 217 5 is_stmt 1 view .LVU225
 677 00ac FFF7FEFF 		bl	Error_Handler
 678              	.LVL27:
 679              	.L32:
 233:Core/Src/main.c ****   }
 680              		.loc 1 233 5 view .LVU226
 681 00b0 FFF7FEFF 		bl	Error_Handler
 682              	.LVL28:
 683              	.L33:
 242:Core/Src/main.c ****   }
 684              		.loc 1 242 5 view .LVU227
 685 00b4 FFF7FEFF 		bl	Error_Handler
 686              	.LVL29:
 687              	.L34:
 259:Core/Src/main.c ****   }
 688              		.loc 1 259 5 view .LVU228
 689 00b8 FFF7FEFF 		bl	Error_Handler
 690              	.LVL30:
 691              	.L36:
 692              		.align	2
 693              	.L35:
 694 00bc 00000000 		.word	.LANCHOR2
 695 00c0 00280040 		.word	1073752064
 696              		.cfi_endproc
 697              	.LFE135:
 699              		.section	.text.SystemClock_Config,"ax",%progbits
 700              		.align	1
 701              		.global	SystemClock_Config
 702              		.syntax unified
 703              		.thumb
 704              		.thumb_func
 705              		.fpu fpv4-sp-d16
 707              	SystemClock_Config:
 708              	.LFB134:
 135:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 709              		.loc 1 135 1 view -0
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 27


 710              		.cfi_startproc
 711              		@ args = 0, pretend = 0, frame = 224
 712              		@ frame_needed = 0, uses_anonymous_args = 0
 713 0000 00B5     		push	{lr}
 714              	.LCFI10:
 715              		.cfi_def_cfa_offset 4
 716              		.cfi_offset 14, -4
 717 0002 B9B0     		sub	sp, sp, #228
 718              	.LCFI11:
 719              		.cfi_def_cfa_offset 232
 136:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 720              		.loc 1 136 3 view .LVU230
 136:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 721              		.loc 1 136 22 is_stmt 0 view .LVU231
 722 0004 4422     		movs	r2, #68
 723 0006 0021     		movs	r1, #0
 724 0008 27A8     		add	r0, sp, #156
 725 000a FFF7FEFF 		bl	memset
 726              	.LVL31:
 137:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 727              		.loc 1 137 3 is_stmt 1 view .LVU232
 137:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 728              		.loc 1 137 22 is_stmt 0 view .LVU233
 729 000e 0021     		movs	r1, #0
 730 0010 2291     		str	r1, [sp, #136]
 731 0012 2391     		str	r1, [sp, #140]
 732 0014 2491     		str	r1, [sp, #144]
 733 0016 2591     		str	r1, [sp, #148]
 734 0018 2691     		str	r1, [sp, #152]
 138:Core/Src/main.c **** 
 735              		.loc 1 138 3 is_stmt 1 view .LVU234
 138:Core/Src/main.c **** 
 736              		.loc 1 138 28 is_stmt 0 view .LVU235
 737 001a 8822     		movs	r2, #136
 738 001c 6846     		mov	r0, sp
 739 001e FFF7FEFF 		bl	memset
 740              	.LVL32:
 143:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 741              		.loc 1 143 3 is_stmt 1 view .LVU236
 143:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 742              		.loc 1 143 36 is_stmt 0 view .LVU237
 743 0022 0A22     		movs	r2, #10
 744 0024 2792     		str	r2, [sp, #156]
 144:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 745              		.loc 1 144 3 is_stmt 1 view .LVU238
 144:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 746              		.loc 1 144 30 is_stmt 0 view .LVU239
 747 0026 4FF48073 		mov	r3, #256
 748 002a 2A93     		str	r3, [sp, #168]
 145:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 749              		.loc 1 145 3 is_stmt 1 view .LVU240
 145:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 750              		.loc 1 145 41 is_stmt 0 view .LVU241
 751 002c 1023     		movs	r3, #16
 752 002e 2B93     		str	r3, [sp, #172]
 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 753              		.loc 1 146 3 is_stmt 1 view .LVU242
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 28


 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 754              		.loc 1 146 30 is_stmt 0 view .LVU243
 755 0030 0121     		movs	r1, #1
 756 0032 2C91     		str	r1, [sp, #176]
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 757              		.loc 1 147 3 is_stmt 1 view .LVU244
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 758              		.loc 1 147 34 is_stmt 0 view .LVU245
 759 0034 0223     		movs	r3, #2
 760 0036 3193     		str	r3, [sp, #196]
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 761              		.loc 1 148 3 is_stmt 1 view .LVU246
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 762              		.loc 1 148 35 is_stmt 0 view .LVU247
 763 0038 3293     		str	r3, [sp, #200]
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 764              		.loc 1 149 3 is_stmt 1 view .LVU248
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 765              		.loc 1 149 30 is_stmt 0 view .LVU249
 766 003a 3391     		str	r1, [sp, #204]
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 767              		.loc 1 150 3 is_stmt 1 view .LVU250
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 768              		.loc 1 150 30 is_stmt 0 view .LVU251
 769 003c 3492     		str	r2, [sp, #208]
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 770              		.loc 1 151 3 is_stmt 1 view .LVU252
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 771              		.loc 1 151 30 is_stmt 0 view .LVU253
 772 003e 0722     		movs	r2, #7
 773 0040 3592     		str	r2, [sp, #212]
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 774              		.loc 1 152 3 is_stmt 1 view .LVU254
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 775              		.loc 1 152 30 is_stmt 0 view .LVU255
 776 0042 3693     		str	r3, [sp, #216]
 153:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 777              		.loc 1 153 3 is_stmt 1 view .LVU256
 153:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 778              		.loc 1 153 30 is_stmt 0 view .LVU257
 779 0044 3793     		str	r3, [sp, #220]
 154:Core/Src/main.c ****   {
 780              		.loc 1 154 3 is_stmt 1 view .LVU258
 154:Core/Src/main.c ****   {
 781              		.loc 1 154 7 is_stmt 0 view .LVU259
 782 0046 27A8     		add	r0, sp, #156
 783 0048 FFF7FEFF 		bl	HAL_RCC_OscConfig
 784              	.LVL33:
 154:Core/Src/main.c ****   {
 785              		.loc 1 154 6 view .LVU260
 786 004c 00BB     		cbnz	r0, .L43
 160:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 787              		.loc 1 160 3 is_stmt 1 view .LVU261
 160:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 788              		.loc 1 160 31 is_stmt 0 view .LVU262
 789 004e 0F23     		movs	r3, #15
 790 0050 2293     		str	r3, [sp, #136]
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 29


 162:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 791              		.loc 1 162 3 is_stmt 1 view .LVU263
 162:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 792              		.loc 1 162 34 is_stmt 0 view .LVU264
 793 0052 0323     		movs	r3, #3
 794 0054 2393     		str	r3, [sp, #140]
 163:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 795              		.loc 1 163 3 is_stmt 1 view .LVU265
 163:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 796              		.loc 1 163 35 is_stmt 0 view .LVU266
 797 0056 0023     		movs	r3, #0
 798 0058 2493     		str	r3, [sp, #144]
 164:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 799              		.loc 1 164 3 is_stmt 1 view .LVU267
 164:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800              		.loc 1 164 36 is_stmt 0 view .LVU268
 801 005a 2593     		str	r3, [sp, #148]
 165:Core/Src/main.c **** 
 802              		.loc 1 165 3 is_stmt 1 view .LVU269
 165:Core/Src/main.c **** 
 803              		.loc 1 165 36 is_stmt 0 view .LVU270
 804 005c 2693     		str	r3, [sp, #152]
 167:Core/Src/main.c ****   {
 805              		.loc 1 167 3 is_stmt 1 view .LVU271
 167:Core/Src/main.c ****   {
 806              		.loc 1 167 7 is_stmt 0 view .LVU272
 807 005e 0421     		movs	r1, #4
 808 0060 22A8     		add	r0, sp, #136
 809 0062 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 810              	.LVL34:
 167:Core/Src/main.c ****   {
 811              		.loc 1 167 6 view .LVU273
 812 0066 A8B9     		cbnz	r0, .L44
 171:Core/Src/main.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 813              		.loc 1 171 3 is_stmt 1 view .LVU274
 171:Core/Src/main.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 814              		.loc 1 171 38 is_stmt 0 view .LVU275
 815 0068 4FF00213 		mov	r3, #131074
 816 006c 0093     		str	r3, [sp]
 172:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 817              		.loc 1 172 3 is_stmt 1 view .LVU276
 172:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 818              		.loc 1 172 38 is_stmt 0 view .LVU277
 819 006e 0023     		movs	r3, #0
 820 0070 0F93     		str	r3, [sp, #60]
 173:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 821              		.loc 1 173 3 is_stmt 1 view .LVU278
 173:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 822              		.loc 1 173 35 is_stmt 0 view .LVU279
 823 0072 4FF40073 		mov	r3, #512
 824 0076 2193     		str	r3, [sp, #132]
 174:Core/Src/main.c ****   {
 825              		.loc 1 174 3 is_stmt 1 view .LVU280
 174:Core/Src/main.c ****   {
 826              		.loc 1 174 7 is_stmt 0 view .LVU281
 827 0078 6846     		mov	r0, sp
 828 007a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 30


 829              	.LVL35:
 174:Core/Src/main.c ****   {
 830              		.loc 1 174 6 view .LVU282
 831 007e 58B9     		cbnz	r0, .L45
 180:Core/Src/main.c ****   {
 832              		.loc 1 180 3 is_stmt 1 view .LVU283
 180:Core/Src/main.c ****   {
 833              		.loc 1 180 7 is_stmt 0 view .LVU284
 834 0080 4FF40070 		mov	r0, #512
 835 0084 FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 836              	.LVL36:
 180:Core/Src/main.c ****   {
 837              		.loc 1 180 6 view .LVU285
 838 0088 40B9     		cbnz	r0, .L46
 184:Core/Src/main.c **** 
 839              		.loc 1 184 1 view .LVU286
 840 008a 39B0     		add	sp, sp, #228
 841              	.LCFI12:
 842              		.cfi_remember_state
 843              		.cfi_def_cfa_offset 4
 844              		@ sp needed
 845 008c 5DF804FB 		ldr	pc, [sp], #4
 846              	.L43:
 847              	.LCFI13:
 848              		.cfi_restore_state
 156:Core/Src/main.c ****   }
 849              		.loc 1 156 5 is_stmt 1 view .LVU287
 850 0090 FFF7FEFF 		bl	Error_Handler
 851              	.LVL37:
 852              	.L44:
 169:Core/Src/main.c ****   }
 853              		.loc 1 169 5 view .LVU288
 854 0094 FFF7FEFF 		bl	Error_Handler
 855              	.LVL38:
 856              	.L45:
 176:Core/Src/main.c ****   }
 857              		.loc 1 176 5 view .LVU289
 858 0098 FFF7FEFF 		bl	Error_Handler
 859              	.LVL39:
 860              	.L46:
 182:Core/Src/main.c ****   }
 861              		.loc 1 182 5 view .LVU290
 862 009c FFF7FEFF 		bl	Error_Handler
 863              	.LVL40:
 864              		.cfi_endproc
 865              	.LFE134:
 867              		.section	.text.main,"ax",%progbits
 868              		.align	1
 869              		.global	main
 870              		.syntax unified
 871              		.thumb
 872              		.thumb_func
 873              		.fpu fpv4-sp-d16
 875              	main:
 876              	.LFB133:
  80:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 877              		.loc 1 80 1 view -0
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 31


 878              		.cfi_startproc
 879              		@ Volatile: function does not return.
 880              		@ args = 0, pretend = 0, frame = 0
 881              		@ frame_needed = 0, uses_anonymous_args = 0
 882 0000 08B5     		push	{r3, lr}
 883              	.LCFI14:
 884              		.cfi_def_cfa_offset 8
 885              		.cfi_offset 3, -8
 886              		.cfi_offset 14, -4
  88:Core/Src/main.c **** 
 887              		.loc 1 88 3 view .LVU292
 888 0002 FFF7FEFF 		bl	HAL_Init
 889              	.LVL41:
  95:Core/Src/main.c **** 
 890              		.loc 1 95 3 view .LVU293
 891 0006 FFF7FEFF 		bl	SystemClock_Config
 892              	.LVL42:
 102:Core/Src/main.c ****   MX_SPI1_Init();
 893              		.loc 1 102 3 view .LVU294
 894 000a FFF7FEFF 		bl	MX_GPIO_Init
 895              	.LVL43:
 103:Core/Src/main.c ****   MX_USART2_UART_Init();
 896              		.loc 1 103 3 view .LVU295
 897 000e FFF7FEFF 		bl	MX_SPI1_Init
 898              	.LVL44:
 104:Core/Src/main.c ****   MX_RTC_Init();
 899              		.loc 1 104 3 view .LVU296
 900 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 901              	.LVL45:
 105:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 902              		.loc 1 105 3 view .LVU297
 903 0016 FFF7FEFF 		bl	MX_RTC_Init
 904              	.LVL46:
 107:Core/Src/main.c ****   /* USER CODE END 2 */
 905              		.loc 1 107 3 view .LVU298
 906 001a FFF7FEFF 		bl	sx126x_init
 907              	.LVL47:
 908              	.L48:
 112:Core/Src/main.c ****   {
 909              		.loc 1 112 3 discriminator 1 view .LVU299
 116:Core/Src/main.c ****     // sx126x_tx_packet(0,0);
 910              		.loc 1 116 5 discriminator 1 view .LVU300
 911 001e FFF7FEFF 		bl	register_test
 912              	.LVL48:
 118:Core/Src/main.c ****     // sx126x_rx_packet();
 913              		.loc 1 118 5 discriminator 1 view .LVU301
 914 0022 6420     		movs	r0, #100
 915 0024 FFF7FEFF 		bl	HAL_Delay
 916              	.LVL49:
 112:Core/Src/main.c ****   {
 917              		.loc 1 112 9 discriminator 1 view .LVU302
 918 0028 F9E7     		b	.L48
 919              		.cfi_endproc
 920              	.LFE133:
 922              		.global	huart2
 923              		.global	hspi1
 924              		.global	hrtc
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 32


 925              		.section	.bss.hrtc,"aw",%nobits
 926              		.align	2
 927              		.set	.LANCHOR2,. + 0
 930              	hrtc:
 931 0000 00000000 		.space	36
 931      00000000 
 931      00000000 
 931      00000000 
 931      00000000 
 932              		.section	.bss.hspi1,"aw",%nobits
 933              		.align	2
 934              		.set	.LANCHOR1,. + 0
 937              	hspi1:
 938 0000 00000000 		.space	100
 938      00000000 
 938      00000000 
 938      00000000 
 938      00000000 
 939              		.section	.bss.huart2,"aw",%nobits
 940              		.align	2
 941              		.set	.LANCHOR0,. + 0
 944              	huart2:
 945 0000 00000000 		.space	132
 945      00000000 
 945      00000000 
 945      00000000 
 945      00000000 
 946              		.text
 947              	.Letext0:
 948              		.file 3 "c:\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\include\\machine\\_defau
 949              		.file 4 "c:\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 950              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 951              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 952              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 953              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 954              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 955              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 956              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h"
 957              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 958              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 959              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 960              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 961              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 962              		.file 17 "Core/Src/app_sx126x.h"
 963              		.file 18 "<built-in>"
ARM GAS  C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s 			page 33


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:229    .text.MX_GPIO_Init:000000f8 $d
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:237    .text._write:00000000 $t
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:244    .text._write:00000000 _write
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:297    .text._write:00000024 $d
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:302    .text.Error_Handler:00000000 $t
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:309    .text.Error_Handler:00000000 Error_Handler
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:341    .text.MX_SPI1_Init:00000000 $t
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:347    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:424    .text.MX_SPI1_Init:00000044 $d
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:430    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:436    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:497    .text.MX_USART2_UART_Init:00000030 $d
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:503    .text.MX_RTC_Init:00000000 $t
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:509    .text.MX_RTC_Init:00000000 MX_RTC_Init
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:694    .text.MX_RTC_Init:000000bc $d
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:700    .text.SystemClock_Config:00000000 $t
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:707    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:868    .text.main:00000000 $t
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:875    .text.main:00000000 main
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:944    .bss.huart2:00000000 huart2
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:937    .bss.hspi1:00000000 hspi1
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:930    .bss.hrtc:00000000 hrtc
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:926    .bss.hrtc:00000000 $d
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:933    .bss.hspi1:00000000 $d
C:\Users\andywei\AppData\Local\Temp\ccIbwNNH.s:940    .bss.huart2:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UART_Transmit
HAL_SPI_Init
HAL_UART_Init
memset
HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_RTC_SetAlarm_IT
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_PWREx_ControlVoltageScaling
HAL_Init
sx126x_init
register_test
HAL_Delay
