---
title: "verilog-mode-abbrev-table"
layout: doc
---
<strong>verilog-mode-abbrev-table</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre></br>
[## 0 task 0 0 0 0 0 input 0 0 primitive if 0 initial 0 0 0 module 0 0 0 specify 0 0 0 while begin 0 0 0 0 0 0 fork 0 for 0 wire 0 else\ if casex output casez 0 0 reg inout assign 0 generate 0 0 0 0 0 0 class 0]
</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
Abbrev table in use in Verilog-mode buffers.
