// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "05/18/2024 16:03:48"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module ipm_ID1000500B_convolution_coprocessor (
	clk,
	rstn,
	dataY,
	sizeY,
	start,
	memY_addr,
	dataZ,
	memZ_addr,
	writeZ,
	busy,
	done);
input 	logic clk ;
input 	logic rstn ;
input 	logic [7:0] dataY ;
input 	logic [4:0] sizeY ;
input 	logic start ;
output 	logic [4:0] memY_addr ;
output 	logic [15:0] dataZ ;
output 	logic [5:0] memZ_addr ;
output 	logic writeZ ;
output 	logic busy ;
output 	logic done ;

// Design Ports Information
// memY_addr[0]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memY_addr[1]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memY_addr[2]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memY_addr[3]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memY_addr[4]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[0]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[1]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[3]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[4]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[5]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[7]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[8]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[9]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[10]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[11]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[12]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[13]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[14]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[15]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memZ_addr[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memZ_addr[1]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memZ_addr[2]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memZ_addr[3]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memZ_addr[4]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memZ_addr[5]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeZ	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busy	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// done	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sizeY[3]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sizeY[4]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sizeY[2]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sizeY[0]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sizeY[1]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rstn	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataY[0]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataY[1]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataY[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataY[3]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataY[4]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataY[5]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataY[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataY[7]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \currentZ_mult|Mult0~8 ;
wire \currentZ_mult|Mult0~9 ;
wire \currentZ_mult|Mult0~10 ;
wire \currentZ_mult|Mult0~11 ;
wire \currentZ_mult|Mult0~12 ;
wire \currentZ_mult|Mult0~13 ;
wire \currentZ_mult|Mult0~14 ;
wire \currentZ_mult|Mult0~15 ;
wire \currentZ_mult|Mult0~16 ;
wire \currentZ_mult|Mult0~17 ;
wire \currentZ_mult|Mult0~18 ;
wire \currentZ_mult|Mult0~19 ;
wire \currentZ_mult|Mult0~20 ;
wire \currentZ_mult|Mult0~21 ;
wire \currentZ_mult|Mult0~22 ;
wire \currentZ_mult|Mult0~23 ;
wire \currentZ_mult|Mult0~24 ;
wire \currentZ_mult|Mult0~25 ;
wire \currentZ_mult|Mult0~26 ;
wire \currentZ_mult|Mult0~27 ;
wire \currentZ_mult|Mult0~28 ;
wire \currentZ_mult|Mult0~29 ;
wire \currentZ_mult|Mult0~30 ;
wire \currentZ_mult|Mult0~31 ;
wire \currentZ_mult|Mult0~32 ;
wire \currentZ_mult|Mult0~33 ;
wire \currentZ_mult|Mult0~34 ;
wire \currentZ_mult|Mult0~35 ;
wire \currentZ_mult|Mult0~36 ;
wire \currentZ_mult|Mult0~37 ;
wire \currentZ_mult|Mult0~38 ;
wire \currentZ_mult|Mult0~39 ;
wire \currentZ_mult|Mult0~40 ;
wire \currentZ_mult|Mult0~41 ;
wire \currentZ_mult|Mult0~42 ;
wire \currentZ_mult|Mult0~43 ;
wire \currentZ_mult|Mult0~44 ;
wire \currentZ_mult|Mult0~45 ;
wire \currentZ_mult|Mult0~46 ;
wire \currentZ_mult|Mult0~47 ;
wire \currentZ_mult|Mult0~48 ;
wire \currentZ_mult|Mult0~49 ;
wire \currentZ_mult|Mult0~50 ;
wire \currentZ_mult|Mult0~51 ;
wire \currentZ_mult|Mult0~52 ;
wire \currentZ_mult|Mult0~53 ;
wire \currentZ_mult|Mult0~54 ;
wire \currentZ_mult|Mult0~55 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \sizeY[3]~input_o ;
wire \sizeY[2]~input_o ;
wire \start~input_o ;
wire \sizeY[4]~input_o ;
wire \rstn~input_o ;
wire \j_mux|re_out[1]~1_combout ;
wire \j_mux|re_out[3]~3_combout ;
wire \j_adder|Add0~0_combout ;
wire \i_mux|re_out[0]~3_combout ;
wire \i_mux|re_out[3]~0_combout ;
wire \i_minus_j|Add0~22_cout ;
wire \i_minus_j|Add0~2 ;
wire \i_minus_j|Add0~6 ;
wire \i_minus_j|Add0~10 ;
wire \i_minus_j|Add0~13_sumout ;
wire \sizeY[0]~input_o ;
wire \sizeY[1]~input_o ;
wire \indexH_less_than_sizeH|LessThan0~0_combout ;
wire \i_minus_j|Add0~5_sumout ;
wire \index_comp_mux|re_out[2]~0_combout ;
wire \index_comp_mux|re_out[1]~1_combout ;
wire \i_minus_j|Add0~1_sumout ;
wire \i_minus_j|Add0~9_sumout ;
wire \indexH_less_than_sizeH|LessThan0~1_combout ;
wire \j_adder|Add0~1_combout ;
wire \j_mux|re_out[4]~4_combout ;
wire \j_reg|data_o[4]~DUPLICATE_q ;
wire \i_minus_j|Add0~14 ;
wire \i_minus_j|Add0~17_sumout ;
wire \indexH_less_than_sizeH|LessThan0~2_combout ;
wire \indexH_less_than_sizeH|LessThan0~3_combout ;
wire \i_reg|data_o[5]~DUPLICATE_q ;
wire \i_adder|Add0~0_combout ;
wire \i_mux|re_out[5]~5_combout ;
wire \i_minus_j|Add0~18 ;
wire \i_minus_j|Add0~25_sumout ;
wire \indexH_less_than_sizeH|LessThan0~4_combout ;
wire \j_comp|LessThan0~3_combout ;
wire \j_comp|LessThan0~4_combout ;
wire \j_comp|LessThan0~0_combout ;
wire \j_comp|LessThan0~5_combout ;
wire \j_comp|LessThan0~6_combout ;
wire \j_comp|LessThan0~7_combout ;
wire \FSM|Selector2~1_combout ;
wire \FSM|currentZ_en~q ;
wire \FSM|j_enable~0_combout ;
wire \FSM|j_enable~q ;
wire \j_mux|re_out[2]~2_combout ;
wire \j_comp|LessThan0~1_combout ;
wire \size_comp|LessThan0~0_combout ;
wire \j_comp|LessThan0~2_combout ;
wire \FSM|Selector2~0_combout ;
wire \FSM|Selector3~0_combout ;
wire \FSM|state.S7~q ;
wire \FSM|Selector4~0_combout ;
wire \FSM|Selector4~1_combout ;
wire \FSM|state.S8~q ;
wire \FSM|i_enable~0_combout ;
wire \FSM|i_enable~q ;
wire \i_mux|re_out[4]~4_combout ;
wire \i_comp|LessThan0~3_combout ;
wire \i_comp|LessThan0~1_combout ;
wire \i_comp|LessThan0~4_combout ;
wire \i_comp|LessThan0~0_combout ;
wire \FSM|state.S10~q ;
wire \FSM|Selector1~0_combout ;
wire \FSM|Selector5~0_combout ;
wire \FSM|state.S11~q ;
wire \FSM|Selector6~0_combout ;
wire \FSM|state.S13~q ;
wire \FSM|Selector0~0_combout ;
wire \FSM|state.S1~q ;
wire \FSM|next.S2~0_combout ;
wire \FSM|sel_i~q ;
wire \i_mux|re_out[1]~2_combout ;
wire \i_mux|re_out[2]~1_combout ;
wire \i_comp|LessThan0~2_combout ;
wire \FSM|Selector1~1_combout ;
wire \FSM|cunrrentZ_clr~q ;
wire \j_mux|re_out[0]~0_combout ;
wire \memY_addr_mux|re_out[0]~0_combout ;
wire \memY_addr_mux|re_out[1]~1_combout ;
wire \memY_addr_mux|re_out[2]~2_combout ;
wire \memY_addr_mux|re_out[3]~3_combout ;
wire \memY_addr_mux|re_out[4]~4_combout ;
wire \memH_addr_mux|re_out[3]~3_combout ;
wire \memH_addr_mux|re_out[0]~0_combout ;
wire \memH_addr_mux|re_out[2]~2_combout ;
wire \memH_addr_mux|re_out[1]~1_combout ;
wire \memoryH|ROM_structure~0_combout ;
wire \memoryH|ROM_structure~1_combout ;
wire \memoryH|ROM_structure~2_combout ;
wire \memoryH|ROM_structure~3_combout ;
wire \memoryH|ROM_structure~4_combout ;
wire \memoryH|ROM_structure~5_combout ;
wire \memoryH|ROM_structure~6_combout ;
wire \memoryH|ROM_structure~7_combout ;
wire \memoryH|ROM_structure~8_combout ;
wire \memoryH|ROM_structure~9_combout ;
wire \memoryH|ROM_structure~10_combout ;
wire \memoryH|ROM_structure~11_combout ;
wire \dataY[0]~input_o ;
wire \dataY[1]~input_o ;
wire \dataY[2]~input_o ;
wire \dataY[3]~input_o ;
wire \dataY[4]~input_o ;
wire \dataY[5]~input_o ;
wire \dataY[6]~input_o ;
wire \dataY[7]~input_o ;
wire \currentZ_sum|Add0~1_sumout ;
wire \currentZ_reg|data_o[6]~0_combout ;
wire \currentZ_sum|Add0~2 ;
wire \currentZ_sum|Add0~5_sumout ;
wire \currentZ_sum|Add0~6 ;
wire \currentZ_sum|Add0~9_sumout ;
wire \currentZ_sum|Add0~10 ;
wire \currentZ_sum|Add0~13_sumout ;
wire \currentZ_sum|Add0~14 ;
wire \currentZ_sum|Add0~17_sumout ;
wire \currentZ_sum|Add0~18 ;
wire \currentZ_sum|Add0~21_sumout ;
wire \currentZ_sum|Add0~22 ;
wire \currentZ_sum|Add0~25_sumout ;
wire \currentZ_sum|Add0~26 ;
wire \currentZ_sum|Add0~29_sumout ;
wire \currentZ_sum|Add0~30 ;
wire \currentZ_sum|Add0~33_sumout ;
wire \currentZ_sum|Add0~34 ;
wire \currentZ_sum|Add0~37_sumout ;
wire \currentZ_sum|Add0~38 ;
wire \currentZ_sum|Add0~41_sumout ;
wire \currentZ_sum|Add0~42 ;
wire \currentZ_sum|Add0~45_sumout ;
wire \currentZ_sum|Add0~46 ;
wire \currentZ_sum|Add0~49_sumout ;
wire \currentZ_sum|Add0~50 ;
wire \currentZ_sum|Add0~53_sumout ;
wire \currentZ_sum|Add0~54 ;
wire \currentZ_sum|Add0~57_sumout ;
wire \currentZ_sum|Add0~58 ;
wire \currentZ_sum|Add0~61_sumout ;
wire \FSM|writeZ~q ;
wire \i_comp|LessThan0~5_combout ;
wire \i_comp|LessThan0~6_combout ;
wire \FSM|WideOr5~combout ;
wire \FSM|busy~q ;
wire \FSM|done~q ;
wire [4:0] \j_reg|data_o ;
wire [15:0] \currentZ_mult|re_out ;
wire [5:0] \i_reg|data_o ;
wire [15:0] \currentZ_reg|data_o ;

wire [63:0] \currentZ_mult|Mult0~mac_RESULTA_bus ;

assign \currentZ_mult|re_out [0] = \currentZ_mult|Mult0~mac_RESULTA_bus [0];
assign \currentZ_mult|re_out [1] = \currentZ_mult|Mult0~mac_RESULTA_bus [1];
assign \currentZ_mult|re_out [2] = \currentZ_mult|Mult0~mac_RESULTA_bus [2];
assign \currentZ_mult|re_out [3] = \currentZ_mult|Mult0~mac_RESULTA_bus [3];
assign \currentZ_mult|re_out [4] = \currentZ_mult|Mult0~mac_RESULTA_bus [4];
assign \currentZ_mult|re_out [5] = \currentZ_mult|Mult0~mac_RESULTA_bus [5];
assign \currentZ_mult|re_out [6] = \currentZ_mult|Mult0~mac_RESULTA_bus [6];
assign \currentZ_mult|re_out [7] = \currentZ_mult|Mult0~mac_RESULTA_bus [7];
assign \currentZ_mult|re_out [8] = \currentZ_mult|Mult0~mac_RESULTA_bus [8];
assign \currentZ_mult|re_out [9] = \currentZ_mult|Mult0~mac_RESULTA_bus [9];
assign \currentZ_mult|re_out [10] = \currentZ_mult|Mult0~mac_RESULTA_bus [10];
assign \currentZ_mult|re_out [11] = \currentZ_mult|Mult0~mac_RESULTA_bus [11];
assign \currentZ_mult|re_out [12] = \currentZ_mult|Mult0~mac_RESULTA_bus [12];
assign \currentZ_mult|re_out [13] = \currentZ_mult|Mult0~mac_RESULTA_bus [13];
assign \currentZ_mult|re_out [14] = \currentZ_mult|Mult0~mac_RESULTA_bus [14];
assign \currentZ_mult|re_out [15] = \currentZ_mult|Mult0~mac_RESULTA_bus [15];
assign \currentZ_mult|Mult0~8  = \currentZ_mult|Mult0~mac_RESULTA_bus [16];
assign \currentZ_mult|Mult0~9  = \currentZ_mult|Mult0~mac_RESULTA_bus [17];
assign \currentZ_mult|Mult0~10  = \currentZ_mult|Mult0~mac_RESULTA_bus [18];
assign \currentZ_mult|Mult0~11  = \currentZ_mult|Mult0~mac_RESULTA_bus [19];
assign \currentZ_mult|Mult0~12  = \currentZ_mult|Mult0~mac_RESULTA_bus [20];
assign \currentZ_mult|Mult0~13  = \currentZ_mult|Mult0~mac_RESULTA_bus [21];
assign \currentZ_mult|Mult0~14  = \currentZ_mult|Mult0~mac_RESULTA_bus [22];
assign \currentZ_mult|Mult0~15  = \currentZ_mult|Mult0~mac_RESULTA_bus [23];
assign \currentZ_mult|Mult0~16  = \currentZ_mult|Mult0~mac_RESULTA_bus [24];
assign \currentZ_mult|Mult0~17  = \currentZ_mult|Mult0~mac_RESULTA_bus [25];
assign \currentZ_mult|Mult0~18  = \currentZ_mult|Mult0~mac_RESULTA_bus [26];
assign \currentZ_mult|Mult0~19  = \currentZ_mult|Mult0~mac_RESULTA_bus [27];
assign \currentZ_mult|Mult0~20  = \currentZ_mult|Mult0~mac_RESULTA_bus [28];
assign \currentZ_mult|Mult0~21  = \currentZ_mult|Mult0~mac_RESULTA_bus [29];
assign \currentZ_mult|Mult0~22  = \currentZ_mult|Mult0~mac_RESULTA_bus [30];
assign \currentZ_mult|Mult0~23  = \currentZ_mult|Mult0~mac_RESULTA_bus [31];
assign \currentZ_mult|Mult0~24  = \currentZ_mult|Mult0~mac_RESULTA_bus [32];
assign \currentZ_mult|Mult0~25  = \currentZ_mult|Mult0~mac_RESULTA_bus [33];
assign \currentZ_mult|Mult0~26  = \currentZ_mult|Mult0~mac_RESULTA_bus [34];
assign \currentZ_mult|Mult0~27  = \currentZ_mult|Mult0~mac_RESULTA_bus [35];
assign \currentZ_mult|Mult0~28  = \currentZ_mult|Mult0~mac_RESULTA_bus [36];
assign \currentZ_mult|Mult0~29  = \currentZ_mult|Mult0~mac_RESULTA_bus [37];
assign \currentZ_mult|Mult0~30  = \currentZ_mult|Mult0~mac_RESULTA_bus [38];
assign \currentZ_mult|Mult0~31  = \currentZ_mult|Mult0~mac_RESULTA_bus [39];
assign \currentZ_mult|Mult0~32  = \currentZ_mult|Mult0~mac_RESULTA_bus [40];
assign \currentZ_mult|Mult0~33  = \currentZ_mult|Mult0~mac_RESULTA_bus [41];
assign \currentZ_mult|Mult0~34  = \currentZ_mult|Mult0~mac_RESULTA_bus [42];
assign \currentZ_mult|Mult0~35  = \currentZ_mult|Mult0~mac_RESULTA_bus [43];
assign \currentZ_mult|Mult0~36  = \currentZ_mult|Mult0~mac_RESULTA_bus [44];
assign \currentZ_mult|Mult0~37  = \currentZ_mult|Mult0~mac_RESULTA_bus [45];
assign \currentZ_mult|Mult0~38  = \currentZ_mult|Mult0~mac_RESULTA_bus [46];
assign \currentZ_mult|Mult0~39  = \currentZ_mult|Mult0~mac_RESULTA_bus [47];
assign \currentZ_mult|Mult0~40  = \currentZ_mult|Mult0~mac_RESULTA_bus [48];
assign \currentZ_mult|Mult0~41  = \currentZ_mult|Mult0~mac_RESULTA_bus [49];
assign \currentZ_mult|Mult0~42  = \currentZ_mult|Mult0~mac_RESULTA_bus [50];
assign \currentZ_mult|Mult0~43  = \currentZ_mult|Mult0~mac_RESULTA_bus [51];
assign \currentZ_mult|Mult0~44  = \currentZ_mult|Mult0~mac_RESULTA_bus [52];
assign \currentZ_mult|Mult0~45  = \currentZ_mult|Mult0~mac_RESULTA_bus [53];
assign \currentZ_mult|Mult0~46  = \currentZ_mult|Mult0~mac_RESULTA_bus [54];
assign \currentZ_mult|Mult0~47  = \currentZ_mult|Mult0~mac_RESULTA_bus [55];
assign \currentZ_mult|Mult0~48  = \currentZ_mult|Mult0~mac_RESULTA_bus [56];
assign \currentZ_mult|Mult0~49  = \currentZ_mult|Mult0~mac_RESULTA_bus [57];
assign \currentZ_mult|Mult0~50  = \currentZ_mult|Mult0~mac_RESULTA_bus [58];
assign \currentZ_mult|Mult0~51  = \currentZ_mult|Mult0~mac_RESULTA_bus [59];
assign \currentZ_mult|Mult0~52  = \currentZ_mult|Mult0~mac_RESULTA_bus [60];
assign \currentZ_mult|Mult0~53  = \currentZ_mult|Mult0~mac_RESULTA_bus [61];
assign \currentZ_mult|Mult0~54  = \currentZ_mult|Mult0~mac_RESULTA_bus [62];
assign \currentZ_mult|Mult0~55  = \currentZ_mult|Mult0~mac_RESULTA_bus [63];

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \memY_addr[0]~output (
	.i(\memY_addr_mux|re_out[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memY_addr[0]),
	.obar());
// synopsys translate_off
defparam \memY_addr[0]~output .bus_hold = "false";
defparam \memY_addr[0]~output .open_drain_output = "false";
defparam \memY_addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \memY_addr[1]~output (
	.i(\memY_addr_mux|re_out[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memY_addr[1]),
	.obar());
// synopsys translate_off
defparam \memY_addr[1]~output .bus_hold = "false";
defparam \memY_addr[1]~output .open_drain_output = "false";
defparam \memY_addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \memY_addr[2]~output (
	.i(\memY_addr_mux|re_out[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memY_addr[2]),
	.obar());
// synopsys translate_off
defparam \memY_addr[2]~output .bus_hold = "false";
defparam \memY_addr[2]~output .open_drain_output = "false";
defparam \memY_addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \memY_addr[3]~output (
	.i(\memY_addr_mux|re_out[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memY_addr[3]),
	.obar());
// synopsys translate_off
defparam \memY_addr[3]~output .bus_hold = "false";
defparam \memY_addr[3]~output .open_drain_output = "false";
defparam \memY_addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \memY_addr[4]~output (
	.i(\memY_addr_mux|re_out[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memY_addr[4]),
	.obar());
// synopsys translate_off
defparam \memY_addr[4]~output .bus_hold = "false";
defparam \memY_addr[4]~output .open_drain_output = "false";
defparam \memY_addr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \dataZ[0]~output (
	.i(\currentZ_reg|data_o [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[0]),
	.obar());
// synopsys translate_off
defparam \dataZ[0]~output .bus_hold = "false";
defparam \dataZ[0]~output .open_drain_output = "false";
defparam \dataZ[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \dataZ[1]~output (
	.i(\currentZ_reg|data_o [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[1]),
	.obar());
// synopsys translate_off
defparam \dataZ[1]~output .bus_hold = "false";
defparam \dataZ[1]~output .open_drain_output = "false";
defparam \dataZ[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \dataZ[2]~output (
	.i(\currentZ_reg|data_o [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[2]),
	.obar());
// synopsys translate_off
defparam \dataZ[2]~output .bus_hold = "false";
defparam \dataZ[2]~output .open_drain_output = "false";
defparam \dataZ[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \dataZ[3]~output (
	.i(\currentZ_reg|data_o [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[3]),
	.obar());
// synopsys translate_off
defparam \dataZ[3]~output .bus_hold = "false";
defparam \dataZ[3]~output .open_drain_output = "false";
defparam \dataZ[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \dataZ[4]~output (
	.i(\currentZ_reg|data_o [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[4]),
	.obar());
// synopsys translate_off
defparam \dataZ[4]~output .bus_hold = "false";
defparam \dataZ[4]~output .open_drain_output = "false";
defparam \dataZ[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \dataZ[5]~output (
	.i(\currentZ_reg|data_o [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[5]),
	.obar());
// synopsys translate_off
defparam \dataZ[5]~output .bus_hold = "false";
defparam \dataZ[5]~output .open_drain_output = "false";
defparam \dataZ[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \dataZ[6]~output (
	.i(\currentZ_reg|data_o [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[6]),
	.obar());
// synopsys translate_off
defparam \dataZ[6]~output .bus_hold = "false";
defparam \dataZ[6]~output .open_drain_output = "false";
defparam \dataZ[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \dataZ[7]~output (
	.i(\currentZ_reg|data_o [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[7]),
	.obar());
// synopsys translate_off
defparam \dataZ[7]~output .bus_hold = "false";
defparam \dataZ[7]~output .open_drain_output = "false";
defparam \dataZ[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \dataZ[8]~output (
	.i(\currentZ_reg|data_o [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[8]),
	.obar());
// synopsys translate_off
defparam \dataZ[8]~output .bus_hold = "false";
defparam \dataZ[8]~output .open_drain_output = "false";
defparam \dataZ[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \dataZ[9]~output (
	.i(\currentZ_reg|data_o [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[9]),
	.obar());
// synopsys translate_off
defparam \dataZ[9]~output .bus_hold = "false";
defparam \dataZ[9]~output .open_drain_output = "false";
defparam \dataZ[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \dataZ[10]~output (
	.i(\currentZ_reg|data_o [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[10]),
	.obar());
// synopsys translate_off
defparam \dataZ[10]~output .bus_hold = "false";
defparam \dataZ[10]~output .open_drain_output = "false";
defparam \dataZ[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \dataZ[11]~output (
	.i(\currentZ_reg|data_o [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[11]),
	.obar());
// synopsys translate_off
defparam \dataZ[11]~output .bus_hold = "false";
defparam \dataZ[11]~output .open_drain_output = "false";
defparam \dataZ[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \dataZ[12]~output (
	.i(\currentZ_reg|data_o [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[12]),
	.obar());
// synopsys translate_off
defparam \dataZ[12]~output .bus_hold = "false";
defparam \dataZ[12]~output .open_drain_output = "false";
defparam \dataZ[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \dataZ[13]~output (
	.i(\currentZ_reg|data_o [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[13]),
	.obar());
// synopsys translate_off
defparam \dataZ[13]~output .bus_hold = "false";
defparam \dataZ[13]~output .open_drain_output = "false";
defparam \dataZ[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \dataZ[14]~output (
	.i(\currentZ_reg|data_o [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[14]),
	.obar());
// synopsys translate_off
defparam \dataZ[14]~output .bus_hold = "false";
defparam \dataZ[14]~output .open_drain_output = "false";
defparam \dataZ[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \dataZ[15]~output (
	.i(\currentZ_reg|data_o [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[15]),
	.obar());
// synopsys translate_off
defparam \dataZ[15]~output .bus_hold = "false";
defparam \dataZ[15]~output .open_drain_output = "false";
defparam \dataZ[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \memZ_addr[0]~output (
	.i(\i_reg|data_o [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memZ_addr[0]),
	.obar());
// synopsys translate_off
defparam \memZ_addr[0]~output .bus_hold = "false";
defparam \memZ_addr[0]~output .open_drain_output = "false";
defparam \memZ_addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \memZ_addr[1]~output (
	.i(\i_reg|data_o [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memZ_addr[1]),
	.obar());
// synopsys translate_off
defparam \memZ_addr[1]~output .bus_hold = "false";
defparam \memZ_addr[1]~output .open_drain_output = "false";
defparam \memZ_addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \memZ_addr[2]~output (
	.i(\i_reg|data_o [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memZ_addr[2]),
	.obar());
// synopsys translate_off
defparam \memZ_addr[2]~output .bus_hold = "false";
defparam \memZ_addr[2]~output .open_drain_output = "false";
defparam \memZ_addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \memZ_addr[3]~output (
	.i(\i_reg|data_o [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memZ_addr[3]),
	.obar());
// synopsys translate_off
defparam \memZ_addr[3]~output .bus_hold = "false";
defparam \memZ_addr[3]~output .open_drain_output = "false";
defparam \memZ_addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \memZ_addr[4]~output (
	.i(\i_reg|data_o [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memZ_addr[4]),
	.obar());
// synopsys translate_off
defparam \memZ_addr[4]~output .bus_hold = "false";
defparam \memZ_addr[4]~output .open_drain_output = "false";
defparam \memZ_addr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \memZ_addr[5]~output (
	.i(\i_reg|data_o [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memZ_addr[5]),
	.obar());
// synopsys translate_off
defparam \memZ_addr[5]~output .bus_hold = "false";
defparam \memZ_addr[5]~output .open_drain_output = "false";
defparam \memZ_addr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \writeZ~output (
	.i(\FSM|writeZ~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeZ),
	.obar());
// synopsys translate_off
defparam \writeZ~output .bus_hold = "false";
defparam \writeZ~output .open_drain_output = "false";
defparam \writeZ~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \busy~output (
	.i(\FSM|busy~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(busy),
	.obar());
// synopsys translate_off
defparam \busy~output .bus_hold = "false";
defparam \busy~output .open_drain_output = "false";
defparam \busy~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \done~output (
	.i(\FSM|done~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(done),
	.obar());
// synopsys translate_off
defparam \done~output .bus_hold = "false";
defparam \done~output .open_drain_output = "false";
defparam \done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \sizeY[3]~input (
	.i(sizeY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sizeY[3]~input_o ));
// synopsys translate_off
defparam \sizeY[3]~input .bus_hold = "false";
defparam \sizeY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \sizeY[2]~input (
	.i(sizeY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sizeY[2]~input_o ));
// synopsys translate_off
defparam \sizeY[2]~input .bus_hold = "false";
defparam \sizeY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \sizeY[4]~input (
	.i(sizeY[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sizeY[4]~input_o ));
// synopsys translate_off
defparam \sizeY[4]~input .bus_hold = "false";
defparam \sizeY[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N21
cyclonev_io_ibuf \rstn~input (
	.i(rstn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rstn~input_o ));
// synopsys translate_off
defparam \rstn~input .bus_hold = "false";
defparam \rstn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y4_N5
dffeas \j_reg|data_o[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\j_mux|re_out[0]~0_combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|j_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\j_reg|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \j_reg|data_o[0] .is_wysiwyg = "true";
defparam \j_reg|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N33
cyclonev_lcell_comb \j_mux|re_out[1]~1 (
// Equation(s):
// \j_mux|re_out[1]~1_combout  = ( \j_reg|data_o [0] & ( (!\FSM|cunrrentZ_clr~q  & !\j_reg|data_o [1]) ) ) # ( !\j_reg|data_o [0] & ( (!\FSM|cunrrentZ_clr~q  & \j_reg|data_o [1]) ) )

	.dataa(!\FSM|cunrrentZ_clr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\j_reg|data_o [1]),
	.datae(gnd),
	.dataf(!\j_reg|data_o [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j_mux|re_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j_mux|re_out[1]~1 .extended_lut = "off";
defparam \j_mux|re_out[1]~1 .lut_mask = 64'h00AA00AAAA00AA00;
defparam \j_mux|re_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N35
dffeas \j_reg|data_o[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\j_mux|re_out[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|j_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\j_reg|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \j_reg|data_o[1] .is_wysiwyg = "true";
defparam \j_reg|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N0
cyclonev_lcell_comb \j_mux|re_out[3]~3 (
// Equation(s):
// \j_mux|re_out[3]~3_combout  = ( \j_reg|data_o [0] & ( (!\FSM|cunrrentZ_clr~q  & (!\j_reg|data_o [3] $ (((!\j_reg|data_o [1]) # (!\j_reg|data_o [2]))))) ) ) # ( !\j_reg|data_o [0] & ( (\j_reg|data_o [3] & !\FSM|cunrrentZ_clr~q ) ) )

	.dataa(!\j_reg|data_o [1]),
	.datab(!\j_reg|data_o [3]),
	.datac(!\FSM|cunrrentZ_clr~q ),
	.datad(!\j_reg|data_o [2]),
	.datae(gnd),
	.dataf(!\j_reg|data_o [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j_mux|re_out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j_mux|re_out[3]~3 .extended_lut = "off";
defparam \j_mux|re_out[3]~3 .lut_mask = 64'h3030303030603060;
defparam \j_mux|re_out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N2
dffeas \j_reg|data_o[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\j_mux|re_out[3]~3_combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|j_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\j_reg|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \j_reg|data_o[3] .is_wysiwyg = "true";
defparam \j_reg|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N51
cyclonev_lcell_comb \j_adder|Add0~0 (
// Equation(s):
// \j_adder|Add0~0_combout  = ( \j_reg|data_o [1] & ( \j_reg|data_o [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\j_reg|data_o [0]),
	.datae(gnd),
	.dataf(!\j_reg|data_o [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j_adder|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j_adder|Add0~0 .extended_lut = "off";
defparam \j_adder|Add0~0 .lut_mask = 64'h0000000000FF00FF;
defparam \j_adder|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N21
cyclonev_lcell_comb \i_mux|re_out[0]~3 (
// Equation(s):
// \i_mux|re_out[0]~3_combout  = ( !\i_reg|data_o [0] & ( !\FSM|sel_i~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|sel_i~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_reg|data_o [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_mux|re_out[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_mux|re_out[0]~3 .extended_lut = "off";
defparam \i_mux|re_out[0]~3 .lut_mask = 64'hF0F0F0F000000000;
defparam \i_mux|re_out[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N56
dffeas \i_reg|data_o[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mux|re_out[0]~3_combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_reg|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_reg|data_o[0] .is_wysiwyg = "true";
defparam \i_reg|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N30
cyclonev_lcell_comb \i_mux|re_out[3]~0 (
// Equation(s):
// \i_mux|re_out[3]~0_combout  = ( \i_reg|data_o [1] & ( (!\FSM|sel_i~q  & (!\i_reg|data_o [3] $ (((!\i_reg|data_o [0]) # (!\i_reg|data_o [2]))))) ) ) # ( !\i_reg|data_o [1] & ( (\i_reg|data_o [3] & !\FSM|sel_i~q ) ) )

	.dataa(!\i_reg|data_o [3]),
	.datab(!\FSM|sel_i~q ),
	.datac(!\i_reg|data_o [0]),
	.datad(!\i_reg|data_o [2]),
	.datae(gnd),
	.dataf(!\i_reg|data_o [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_mux|re_out[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_mux|re_out[3]~0 .extended_lut = "off";
defparam \i_mux|re_out[3]~0 .lut_mask = 64'h4444444444484448;
defparam \i_mux|re_out[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N26
dffeas \i_reg|data_o[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mux|re_out[3]~0_combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_reg|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_reg|data_o[3] .is_wysiwyg = "true";
defparam \i_reg|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N24
cyclonev_lcell_comb \i_minus_j|Add0~22 (
// Equation(s):
// \i_minus_j|Add0~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\i_minus_j|Add0~22_cout ),
	.shareout());
// synopsys translate_off
defparam \i_minus_j|Add0~22 .extended_lut = "off";
defparam \i_minus_j|Add0~22 .lut_mask = 64'h000000000000FFFF;
defparam \i_minus_j|Add0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N27
cyclonev_lcell_comb \i_minus_j|Add0~1 (
// Equation(s):
// \i_minus_j|Add0~1_sumout  = SUM(( (\j_reg|data_o [0]) # (\FSM|cunrrentZ_clr~q ) ) + ( \i_reg|data_o [0] ) + ( \i_minus_j|Add0~22_cout  ))
// \i_minus_j|Add0~2  = CARRY(( (\j_reg|data_o [0]) # (\FSM|cunrrentZ_clr~q ) ) + ( \i_reg|data_o [0] ) + ( \i_minus_j|Add0~22_cout  ))

	.dataa(!\i_reg|data_o [0]),
	.datab(gnd),
	.datac(!\FSM|cunrrentZ_clr~q ),
	.datad(!\j_reg|data_o [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i_minus_j|Add0~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\i_minus_j|Add0~1_sumout ),
	.cout(\i_minus_j|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \i_minus_j|Add0~1 .extended_lut = "off";
defparam \i_minus_j|Add0~1 .lut_mask = 64'h0000AAAA00000FFF;
defparam \i_minus_j|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N30
cyclonev_lcell_comb \i_minus_j|Add0~5 (
// Equation(s):
// \i_minus_j|Add0~5_sumout  = SUM(( \i_reg|data_o [1] ) + ( (!\j_reg|data_o [0] $ (\j_reg|data_o [1])) # (\FSM|cunrrentZ_clr~q ) ) + ( \i_minus_j|Add0~2  ))
// \i_minus_j|Add0~6  = CARRY(( \i_reg|data_o [1] ) + ( (!\j_reg|data_o [0] $ (\j_reg|data_o [1])) # (\FSM|cunrrentZ_clr~q ) ) + ( \i_minus_j|Add0~2  ))

	.dataa(!\j_reg|data_o [0]),
	.datab(!\FSM|cunrrentZ_clr~q ),
	.datac(!\j_reg|data_o [1]),
	.datad(!\i_reg|data_o [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i_minus_j|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i_minus_j|Add0~5_sumout ),
	.cout(\i_minus_j|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \i_minus_j|Add0~5 .extended_lut = "off";
defparam \i_minus_j|Add0~5 .lut_mask = 64'h00004848000000FF;
defparam \i_minus_j|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N33
cyclonev_lcell_comb \i_minus_j|Add0~9 (
// Equation(s):
// \i_minus_j|Add0~9_sumout  = SUM(( \i_reg|data_o [2] ) + ( (!\j_reg|data_o [2] $ (((\j_reg|data_o [0] & \j_reg|data_o [1])))) # (\FSM|cunrrentZ_clr~q ) ) + ( \i_minus_j|Add0~6  ))
// \i_minus_j|Add0~10  = CARRY(( \i_reg|data_o [2] ) + ( (!\j_reg|data_o [2] $ (((\j_reg|data_o [0] & \j_reg|data_o [1])))) # (\FSM|cunrrentZ_clr~q ) ) + ( \i_minus_j|Add0~6  ))

	.dataa(!\j_reg|data_o [0]),
	.datab(!\FSM|cunrrentZ_clr~q ),
	.datac(!\j_reg|data_o [1]),
	.datad(!\i_reg|data_o [2]),
	.datae(gnd),
	.dataf(!\j_reg|data_o [2]),
	.datag(gnd),
	.cin(\i_minus_j|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i_minus_j|Add0~9_sumout ),
	.cout(\i_minus_j|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \i_minus_j|Add0~9 .extended_lut = "off";
defparam \i_minus_j|Add0~9 .lut_mask = 64'h000004C8000000FF;
defparam \i_minus_j|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N36
cyclonev_lcell_comb \i_minus_j|Add0~13 (
// Equation(s):
// \i_minus_j|Add0~13_sumout  = SUM(( \i_reg|data_o [3] ) + ( (!\j_reg|data_o [3] $ (((\j_adder|Add0~0_combout  & \j_reg|data_o [2])))) # (\FSM|cunrrentZ_clr~q ) ) + ( \i_minus_j|Add0~10  ))
// \i_minus_j|Add0~14  = CARRY(( \i_reg|data_o [3] ) + ( (!\j_reg|data_o [3] $ (((\j_adder|Add0~0_combout  & \j_reg|data_o [2])))) # (\FSM|cunrrentZ_clr~q ) ) + ( \i_minus_j|Add0~10  ))

	.dataa(!\j_reg|data_o [3]),
	.datab(!\FSM|cunrrentZ_clr~q ),
	.datac(!\j_adder|Add0~0_combout ),
	.datad(!\i_reg|data_o [3]),
	.datae(gnd),
	.dataf(!\j_reg|data_o [2]),
	.datag(gnd),
	.cin(\i_minus_j|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i_minus_j|Add0~13_sumout ),
	.cout(\i_minus_j|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \i_minus_j|Add0~13 .extended_lut = "off";
defparam \i_minus_j|Add0~13 .lut_mask = 64'h00004448000000FF;
defparam \i_minus_j|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \sizeY[0]~input (
	.i(sizeY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sizeY[0]~input_o ));
// synopsys translate_off
defparam \sizeY[0]~input .bus_hold = "false";
defparam \sizeY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N21
cyclonev_io_ibuf \sizeY[1]~input (
	.i(sizeY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sizeY[1]~input_o ));
// synopsys translate_off
defparam \sizeY[1]~input .bus_hold = "false";
defparam \sizeY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N18
cyclonev_lcell_comb \indexH_less_than_sizeH|LessThan0~0 (
// Equation(s):
// \indexH_less_than_sizeH|LessThan0~0_combout  = ( \sizeY[4]~input_o  & ( !\sizeY[0]~input_o  ) ) # ( !\sizeY[4]~input_o  & ( (!\sizeY[0]~input_o  & (((\sizeY[1]~input_o  & \sizeY[2]~input_o )) # (\sizeY[3]~input_o ))) ) )

	.dataa(!\sizeY[0]~input_o ),
	.datab(!\sizeY[3]~input_o ),
	.datac(!\sizeY[1]~input_o ),
	.datad(!\sizeY[2]~input_o ),
	.datae(gnd),
	.dataf(!\sizeY[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\indexH_less_than_sizeH|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \indexH_less_than_sizeH|LessThan0~0 .extended_lut = "off";
defparam \indexH_less_than_sizeH|LessThan0~0 .lut_mask = 64'h222A222AAAAAAAAA;
defparam \indexH_less_than_sizeH|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N51
cyclonev_lcell_comb \index_comp_mux|re_out[2]~0 (
// Equation(s):
// \index_comp_mux|re_out[2]~0_combout  = ( !\sizeY[2]~input_o  & ( (\sizeY[3]~input_o ) # (\sizeY[4]~input_o ) ) )

	.dataa(!\sizeY[4]~input_o ),
	.datab(gnd),
	.datac(!\sizeY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sizeY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\index_comp_mux|re_out[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \index_comp_mux|re_out[2]~0 .extended_lut = "off";
defparam \index_comp_mux|re_out[2]~0 .lut_mask = 64'h5F5F5F5F00000000;
defparam \index_comp_mux|re_out[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N0
cyclonev_lcell_comb \index_comp_mux|re_out[1]~1 (
// Equation(s):
// \index_comp_mux|re_out[1]~1_combout  = ( \sizeY[4]~input_o  & ( \sizeY[1]~input_o  ) ) # ( !\sizeY[4]~input_o  & ( (\sizeY[1]~input_o  & ((\sizeY[3]~input_o ) # (\sizeY[2]~input_o ))) ) )

	.dataa(gnd),
	.datab(!\sizeY[2]~input_o ),
	.datac(!\sizeY[1]~input_o ),
	.datad(!\sizeY[3]~input_o ),
	.datae(gnd),
	.dataf(!\sizeY[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\index_comp_mux|re_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \index_comp_mux|re_out[1]~1 .extended_lut = "off";
defparam \index_comp_mux|re_out[1]~1 .lut_mask = 64'h030F030F0F0F0F0F;
defparam \index_comp_mux|re_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N0
cyclonev_lcell_comb \indexH_less_than_sizeH|LessThan0~1 (
// Equation(s):
// \indexH_less_than_sizeH|LessThan0~1_combout  = ( \i_minus_j|Add0~1_sumout  & ( \i_minus_j|Add0~9_sumout  & ( (!\i_minus_j|Add0~5_sumout  & (!\index_comp_mux|re_out[2]~0_combout  & \index_comp_mux|re_out[1]~1_combout )) ) ) ) # ( !\i_minus_j|Add0~1_sumout  
// & ( \i_minus_j|Add0~9_sumout  & ( (!\index_comp_mux|re_out[2]~0_combout  & ((!\indexH_less_than_sizeH|LessThan0~0_combout  & ((!\i_minus_j|Add0~5_sumout ) # (\index_comp_mux|re_out[1]~1_combout ))) # (\indexH_less_than_sizeH|LessThan0~0_combout  & 
// (!\i_minus_j|Add0~5_sumout  & \index_comp_mux|re_out[1]~1_combout )))) ) ) ) # ( \i_minus_j|Add0~1_sumout  & ( !\i_minus_j|Add0~9_sumout  & ( (!\i_minus_j|Add0~5_sumout  & (\index_comp_mux|re_out[2]~0_combout  & \index_comp_mux|re_out[1]~1_combout )) ) ) 
// ) # ( !\i_minus_j|Add0~1_sumout  & ( !\i_minus_j|Add0~9_sumout  & ( (\index_comp_mux|re_out[2]~0_combout  & ((!\indexH_less_than_sizeH|LessThan0~0_combout  & ((!\i_minus_j|Add0~5_sumout ) # (\index_comp_mux|re_out[1]~1_combout ))) # 
// (\indexH_less_than_sizeH|LessThan0~0_combout  & (!\i_minus_j|Add0~5_sumout  & \index_comp_mux|re_out[1]~1_combout )))) ) ) )

	.dataa(!\indexH_less_than_sizeH|LessThan0~0_combout ),
	.datab(!\i_minus_j|Add0~5_sumout ),
	.datac(!\index_comp_mux|re_out[2]~0_combout ),
	.datad(!\index_comp_mux|re_out[1]~1_combout ),
	.datae(!\i_minus_j|Add0~1_sumout ),
	.dataf(!\i_minus_j|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\indexH_less_than_sizeH|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \indexH_less_than_sizeH|LessThan0~1 .extended_lut = "off";
defparam \indexH_less_than_sizeH|LessThan0~1 .lut_mask = 64'h080E000C80E000C0;
defparam \indexH_less_than_sizeH|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N57
cyclonev_lcell_comb \j_adder|Add0~1 (
// Equation(s):
// \j_adder|Add0~1_combout  = (\j_reg|data_o [1] & (\j_reg|data_o [2] & \j_reg|data_o [0]))

	.dataa(!\j_reg|data_o [1]),
	.datab(gnd),
	.datac(!\j_reg|data_o [2]),
	.datad(!\j_reg|data_o [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j_adder|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j_adder|Add0~1 .extended_lut = "off";
defparam \j_adder|Add0~1 .lut_mask = 64'h0005000500050005;
defparam \j_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N15
cyclonev_lcell_comb \j_mux|re_out[4]~4 (
// Equation(s):
// \j_mux|re_out[4]~4_combout  = ( \j_reg|data_o [0] & ( \j_reg|data_o [3] & ( (!\FSM|cunrrentZ_clr~q  & (!\j_reg|data_o[4]~DUPLICATE_q  $ (((!\j_reg|data_o [2]) # (!\j_reg|data_o [1]))))) ) ) ) # ( !\j_reg|data_o [0] & ( \j_reg|data_o [3] & ( 
// (\j_reg|data_o[4]~DUPLICATE_q  & !\FSM|cunrrentZ_clr~q ) ) ) ) # ( \j_reg|data_o [0] & ( !\j_reg|data_o [3] & ( (\j_reg|data_o[4]~DUPLICATE_q  & !\FSM|cunrrentZ_clr~q ) ) ) ) # ( !\j_reg|data_o [0] & ( !\j_reg|data_o [3] & ( (\j_reg|data_o[4]~DUPLICATE_q  
// & !\FSM|cunrrentZ_clr~q ) ) ) )

	.dataa(!\j_reg|data_o[4]~DUPLICATE_q ),
	.datab(!\FSM|cunrrentZ_clr~q ),
	.datac(!\j_reg|data_o [2]),
	.datad(!\j_reg|data_o [1]),
	.datae(!\j_reg|data_o [0]),
	.dataf(!\j_reg|data_o [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j_mux|re_out[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j_mux|re_out[4]~4 .extended_lut = "off";
defparam \j_mux|re_out[4]~4 .lut_mask = 64'h4444444444444448;
defparam \j_mux|re_out[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N5
dffeas \j_reg|data_o[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\j_mux|re_out[4]~4_combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|j_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\j_reg|data_o[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \j_reg|data_o[4]~DUPLICATE .is_wysiwyg = "true";
defparam \j_reg|data_o[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N29
dffeas \i_reg|data_o[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mux|re_out[4]~4_combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_reg|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_reg|data_o[4] .is_wysiwyg = "true";
defparam \i_reg|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N39
cyclonev_lcell_comb \i_minus_j|Add0~17 (
// Equation(s):
// \i_minus_j|Add0~17_sumout  = SUM(( (!\j_reg|data_o[4]~DUPLICATE_q  $ (((\j_reg|data_o [3] & \j_adder|Add0~1_combout )))) # (\FSM|cunrrentZ_clr~q ) ) + ( \i_reg|data_o [4] ) + ( \i_minus_j|Add0~14  ))
// \i_minus_j|Add0~18  = CARRY(( (!\j_reg|data_o[4]~DUPLICATE_q  $ (((\j_reg|data_o [3] & \j_adder|Add0~1_combout )))) # (\FSM|cunrrentZ_clr~q ) ) + ( \i_reg|data_o [4] ) + ( \i_minus_j|Add0~14  ))

	.dataa(!\j_reg|data_o [3]),
	.datab(!\FSM|cunrrentZ_clr~q ),
	.datac(!\j_adder|Add0~1_combout ),
	.datad(!\j_reg|data_o[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i_reg|data_o [4]),
	.datag(gnd),
	.cin(\i_minus_j|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i_minus_j|Add0~17_sumout ),
	.cout(\i_minus_j|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \i_minus_j|Add0~17 .extended_lut = "off";
defparam \i_minus_j|Add0~17 .lut_mask = 64'h0000FF000000FB37;
defparam \i_minus_j|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N48
cyclonev_lcell_comb \indexH_less_than_sizeH|LessThan0~2 (
// Equation(s):
// \indexH_less_than_sizeH|LessThan0~2_combout  = ( \i_minus_j|Add0~17_sumout  & ( (\sizeY[4]~input_o  & (\indexH_less_than_sizeH|LessThan0~1_combout  & (!\sizeY[3]~input_o  $ (\i_minus_j|Add0~13_sumout )))) ) ) # ( !\i_minus_j|Add0~17_sumout  & ( 
// (!\sizeY[4]~input_o  & (\indexH_less_than_sizeH|LessThan0~1_combout  & (!\sizeY[3]~input_o  $ (\i_minus_j|Add0~13_sumout )))) ) )

	.dataa(!\sizeY[4]~input_o ),
	.datab(!\sizeY[3]~input_o ),
	.datac(!\i_minus_j|Add0~13_sumout ),
	.datad(!\indexH_less_than_sizeH|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\i_minus_j|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\indexH_less_than_sizeH|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \indexH_less_than_sizeH|LessThan0~2 .extended_lut = "off";
defparam \indexH_less_than_sizeH|LessThan0~2 .lut_mask = 64'h0082008200410041;
defparam \indexH_less_than_sizeH|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N18
cyclonev_lcell_comb \indexH_less_than_sizeH|LessThan0~3 (
// Equation(s):
// \indexH_less_than_sizeH|LessThan0~3_combout  = ( \i_minus_j|Add0~13_sumout  & ( \i_minus_j|Add0~17_sumout  & ( (!\index_comp_mux|re_out[2]~0_combout  & (\sizeY[3]~input_o  & (!\i_minus_j|Add0~9_sumout  & \sizeY[4]~input_o ))) ) ) ) # ( 
// !\i_minus_j|Add0~13_sumout  & ( \i_minus_j|Add0~17_sumout  & ( (\sizeY[4]~input_o  & (((!\index_comp_mux|re_out[2]~0_combout  & !\i_minus_j|Add0~9_sumout )) # (\sizeY[3]~input_o ))) ) ) ) # ( \i_minus_j|Add0~13_sumout  & ( !\i_minus_j|Add0~17_sumout  & ( 
// ((!\index_comp_mux|re_out[2]~0_combout  & (\sizeY[3]~input_o  & !\i_minus_j|Add0~9_sumout ))) # (\sizeY[4]~input_o ) ) ) ) # ( !\i_minus_j|Add0~13_sumout  & ( !\i_minus_j|Add0~17_sumout  & ( (((!\index_comp_mux|re_out[2]~0_combout  & 
// !\i_minus_j|Add0~9_sumout )) # (\sizeY[4]~input_o )) # (\sizeY[3]~input_o ) ) ) )

	.dataa(!\index_comp_mux|re_out[2]~0_combout ),
	.datab(!\sizeY[3]~input_o ),
	.datac(!\i_minus_j|Add0~9_sumout ),
	.datad(!\sizeY[4]~input_o ),
	.datae(!\i_minus_j|Add0~13_sumout ),
	.dataf(!\i_minus_j|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\indexH_less_than_sizeH|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \indexH_less_than_sizeH|LessThan0~3 .extended_lut = "off";
defparam \indexH_less_than_sizeH|LessThan0~3 .lut_mask = 64'hB3FF20FF00B30020;
defparam \indexH_less_than_sizeH|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N35
dffeas \i_reg|data_o[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_mux|re_out[5]~5_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_reg|data_o[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_reg|data_o[5]~DUPLICATE .is_wysiwyg = "true";
defparam \i_reg|data_o[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N27
cyclonev_lcell_comb \i_adder|Add0~0 (
// Equation(s):
// \i_adder|Add0~0_combout  = ( \i_reg|data_o [4] & ( \i_reg|data_o [2] & ( !\i_reg|data_o[5]~DUPLICATE_q  $ (((!\i_reg|data_o [0]) # ((!\i_reg|data_o [1]) # (!\i_reg|data_o [3])))) ) ) ) # ( !\i_reg|data_o [4] & ( \i_reg|data_o [2] & ( 
// \i_reg|data_o[5]~DUPLICATE_q  ) ) ) # ( \i_reg|data_o [4] & ( !\i_reg|data_o [2] & ( \i_reg|data_o[5]~DUPLICATE_q  ) ) ) # ( !\i_reg|data_o [4] & ( !\i_reg|data_o [2] & ( \i_reg|data_o[5]~DUPLICATE_q  ) ) )

	.dataa(!\i_reg|data_o[5]~DUPLICATE_q ),
	.datab(!\i_reg|data_o [0]),
	.datac(!\i_reg|data_o [1]),
	.datad(!\i_reg|data_o [3]),
	.datae(!\i_reg|data_o [4]),
	.dataf(!\i_reg|data_o [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_adder|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_adder|Add0~0 .extended_lut = "off";
defparam \i_adder|Add0~0 .lut_mask = 64'h5555555555555556;
defparam \i_adder|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N33
cyclonev_lcell_comb \i_mux|re_out[5]~5 (
// Equation(s):
// \i_mux|re_out[5]~5_combout  = ( \i_adder|Add0~0_combout  & ( !\FSM|sel_i~q  ) )

	.dataa(gnd),
	.datab(!\FSM|sel_i~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_adder|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_mux|re_out[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_mux|re_out[5]~5 .extended_lut = "off";
defparam \i_mux|re_out[5]~5 .lut_mask = 64'h00000000CCCCCCCC;
defparam \i_mux|re_out[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N34
dffeas \i_reg|data_o[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_mux|re_out[5]~5_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_reg|data_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_reg|data_o[5] .is_wysiwyg = "true";
defparam \i_reg|data_o[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N42
cyclonev_lcell_comb \i_minus_j|Add0~25 (
// Equation(s):
// \i_minus_j|Add0~25_sumout  = SUM(( \i_reg|data_o [5] ) + ( VCC ) + ( \i_minus_j|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i_reg|data_o [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i_minus_j|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i_minus_j|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_minus_j|Add0~25 .extended_lut = "off";
defparam \i_minus_j|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \i_minus_j|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N9
cyclonev_lcell_comb \indexH_less_than_sizeH|LessThan0~4 (
// Equation(s):
// \indexH_less_than_sizeH|LessThan0~4_combout  = ( \i_minus_j|Add0~17_sumout  & ( (\sizeY[4]~input_o  & (!\i_minus_j|Add0~13_sumout  $ (\sizeY[3]~input_o ))) ) ) # ( !\i_minus_j|Add0~17_sumout  & ( (!\sizeY[4]~input_o  & (!\i_minus_j|Add0~13_sumout  $ 
// (\sizeY[3]~input_o ))) ) )

	.dataa(!\i_minus_j|Add0~13_sumout ),
	.datab(gnd),
	.datac(!\sizeY[3]~input_o ),
	.datad(!\sizeY[4]~input_o ),
	.datae(gnd),
	.dataf(!\i_minus_j|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\indexH_less_than_sizeH|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \indexH_less_than_sizeH|LessThan0~4 .extended_lut = "off";
defparam \indexH_less_than_sizeH|LessThan0~4 .lut_mask = 64'hA500A50000A500A5;
defparam \indexH_less_than_sizeH|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N4
dffeas \j_reg|data_o[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\j_mux|re_out[4]~4_combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|j_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\j_reg|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \j_reg|data_o[4] .is_wysiwyg = "true";
defparam \j_reg|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N45
cyclonev_lcell_comb \j_comp|LessThan0~3 (
// Equation(s):
// \j_comp|LessThan0~3_combout  = ( !\FSM|cunrrentZ_clr~q  & ( \j_reg|data_o [3] & ( (!\j_reg|data_o [2]) # ((!\j_reg|data_o [4]) # ((!\j_reg|data_o [0]) # (!\j_reg|data_o [1]))) ) ) ) # ( !\FSM|cunrrentZ_clr~q  & ( !\j_reg|data_o [3] & ( ((\j_reg|data_o [2] 
// & (\j_reg|data_o [0] & \j_reg|data_o [1]))) # (\j_reg|data_o [4]) ) ) )

	.dataa(!\j_reg|data_o [2]),
	.datab(!\j_reg|data_o [4]),
	.datac(!\j_reg|data_o [0]),
	.datad(!\j_reg|data_o [1]),
	.datae(!\FSM|cunrrentZ_clr~q ),
	.dataf(!\j_reg|data_o [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j_comp|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j_comp|LessThan0~3 .extended_lut = "off";
defparam \j_comp|LessThan0~3 .lut_mask = 64'h33370000FFFE0000;
defparam \j_comp|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N51
cyclonev_lcell_comb \j_comp|LessThan0~4 (
// Equation(s):
// \j_comp|LessThan0~4_combout  = ( \j_reg|data_o [1] & ( (\sizeY[1]~input_o  & ((\j_reg|data_o [0]) # (\FSM|cunrrentZ_clr~q ))) ) ) # ( !\j_reg|data_o [1] & ( (\sizeY[1]~input_o  & (((!\j_reg|data_o [0]) # (\sizeY[0]~input_o )) # (\FSM|cunrrentZ_clr~q ))) ) 
// )

	.dataa(!\FSM|cunrrentZ_clr~q ),
	.datab(!\j_reg|data_o [0]),
	.datac(!\sizeY[1]~input_o ),
	.datad(!\sizeY[0]~input_o ),
	.datae(gnd),
	.dataf(!\j_reg|data_o [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j_comp|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j_comp|LessThan0~4 .extended_lut = "off";
defparam \j_comp|LessThan0~4 .lut_mask = 64'h0D0F0D0F07070707;
defparam \j_comp|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N30
cyclonev_lcell_comb \j_comp|LessThan0~0 (
// Equation(s):
// \j_comp|LessThan0~0_combout  = ( !\sizeY[2]~input_o  & ( (!\sizeY[4]~input_o  & !\sizeY[3]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sizeY[4]~input_o ),
	.datad(!\sizeY[3]~input_o ),
	.datae(gnd),
	.dataf(!\sizeY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j_comp|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j_comp|LessThan0~0 .extended_lut = "off";
defparam \j_comp|LessThan0~0 .lut_mask = 64'hF000F00000000000;
defparam \j_comp|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N36
cyclonev_lcell_comb \j_comp|LessThan0~5 (
// Equation(s):
// \j_comp|LessThan0~5_combout  = ( \sizeY[1]~input_o  & ( !\sizeY[4]~input_o  & ( (!\sizeY[2]~input_o  & (!\sizeY[3]~input_o  & ((!\sizeY[0]~input_o ) # (\j_mux|re_out[2]~2_combout )))) ) ) ) # ( !\sizeY[1]~input_o  & ( !\sizeY[4]~input_o  & ( 
// (!\sizeY[3]~input_o  & ((!\sizeY[0]~input_o ) # ((!\sizeY[2]~input_o  & \j_mux|re_out[2]~2_combout )))) ) ) )

	.dataa(!\sizeY[2]~input_o ),
	.datab(!\j_mux|re_out[2]~2_combout ),
	.datac(!\sizeY[3]~input_o ),
	.datad(!\sizeY[0]~input_o ),
	.datae(!\sizeY[1]~input_o ),
	.dataf(!\sizeY[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j_comp|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j_comp|LessThan0~5 .extended_lut = "off";
defparam \j_comp|LessThan0~5 .lut_mask = 64'hF020A02000000000;
defparam \j_comp|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N3
cyclonev_lcell_comb \j_comp|LessThan0~6 (
// Equation(s):
// \j_comp|LessThan0~6_combout  = ( !\FSM|cunrrentZ_clr~q  & ( (!\j_reg|data_o [1]) # (!\j_reg|data_o [0]) ) )

	.dataa(!\j_reg|data_o [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\j_reg|data_o [0]),
	.datae(gnd),
	.dataf(!\FSM|cunrrentZ_clr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j_comp|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j_comp|LessThan0~6 .extended_lut = "off";
defparam \j_comp|LessThan0~6 .lut_mask = 64'hFFAAFFAA00000000;
defparam \j_comp|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N18
cyclonev_lcell_comb \j_comp|LessThan0~7 (
// Equation(s):
// \j_comp|LessThan0~7_combout  = ( \j_comp|LessThan0~5_combout  & ( \j_comp|LessThan0~6_combout  & ( (!\j_mux|re_out[2]~2_combout  & (!\j_comp|LessThan0~3_combout  & ((!\j_comp|LessThan0~0_combout ) # (\j_comp|LessThan0~4_combout )))) ) ) ) # ( 
// !\j_comp|LessThan0~5_combout  & ( \j_comp|LessThan0~6_combout  & ( (!\j_mux|re_out[2]~2_combout  & (!\j_comp|LessThan0~3_combout  & ((!\j_comp|LessThan0~0_combout ) # (\j_comp|LessThan0~4_combout )))) ) ) ) # ( \j_comp|LessThan0~5_combout  & ( 
// !\j_comp|LessThan0~6_combout  & ( (!\j_mux|re_out[2]~2_combout  & (!\j_comp|LessThan0~3_combout  & ((!\j_comp|LessThan0~0_combout ) # (\j_comp|LessThan0~4_combout )))) ) ) ) # ( !\j_comp|LessThan0~5_combout  & ( !\j_comp|LessThan0~6_combout  & ( 
// !\j_comp|LessThan0~3_combout  ) ) )

	.dataa(!\j_mux|re_out[2]~2_combout ),
	.datab(!\j_comp|LessThan0~3_combout ),
	.datac(!\j_comp|LessThan0~4_combout ),
	.datad(!\j_comp|LessThan0~0_combout ),
	.datae(!\j_comp|LessThan0~5_combout ),
	.dataf(!\j_comp|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j_comp|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j_comp|LessThan0~7 .extended_lut = "off";
defparam \j_comp|LessThan0~7 .lut_mask = 64'hCCCC880888088808;
defparam \j_comp|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N12
cyclonev_lcell_comb \FSM|Selector2~1 (
// Equation(s):
// \FSM|Selector2~1_combout  = ( !\i_minus_j|Add0~25_sumout  & ( \j_comp|LessThan0~7_combout  & ( (!\FSM|Selector4~0_combout  & (((\indexH_less_than_sizeH|LessThan0~4_combout  & \indexH_less_than_sizeH|LessThan0~1_combout )) # 
// (\indexH_less_than_sizeH|LessThan0~3_combout ))) ) ) )

	.dataa(!\FSM|Selector4~0_combout ),
	.datab(!\indexH_less_than_sizeH|LessThan0~3_combout ),
	.datac(!\indexH_less_than_sizeH|LessThan0~4_combout ),
	.datad(!\indexH_less_than_sizeH|LessThan0~1_combout ),
	.datae(!\i_minus_j|Add0~25_sumout ),
	.dataf(!\j_comp|LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector2~1 .extended_lut = "off";
defparam \FSM|Selector2~1 .lut_mask = 64'h00000000222A0000;
defparam \FSM|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N14
dffeas \FSM|currentZ_en (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|currentZ_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|currentZ_en .is_wysiwyg = "true";
defparam \FSM|currentZ_en .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N6
cyclonev_lcell_comb \FSM|j_enable~0 (
// Equation(s):
// \FSM|j_enable~0_combout  = ( \i_minus_j|Add0~25_sumout  & ( \FSM|currentZ_en~q  ) ) # ( !\i_minus_j|Add0~25_sumout  & ( \FSM|currentZ_en~q  ) ) # ( \i_minus_j|Add0~25_sumout  & ( !\FSM|currentZ_en~q  & ( (\FSM|Selector2~0_combout ) # 
// (\FSM|Selector1~1_combout ) ) ) ) # ( !\i_minus_j|Add0~25_sumout  & ( !\FSM|currentZ_en~q  & ( ((!\indexH_less_than_sizeH|LessThan0~2_combout  & (\FSM|Selector2~0_combout  & !\indexH_less_than_sizeH|LessThan0~3_combout ))) # (\FSM|Selector1~1_combout ) ) 
// ) )

	.dataa(!\FSM|Selector1~1_combout ),
	.datab(!\indexH_less_than_sizeH|LessThan0~2_combout ),
	.datac(!\FSM|Selector2~0_combout ),
	.datad(!\indexH_less_than_sizeH|LessThan0~3_combout ),
	.datae(!\i_minus_j|Add0~25_sumout ),
	.dataf(!\FSM|currentZ_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|j_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|j_enable~0 .extended_lut = "off";
defparam \FSM|j_enable~0 .lut_mask = 64'h5D555F5FFFFFFFFF;
defparam \FSM|j_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N8
dffeas \FSM|j_enable (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|j_enable~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|j_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|j_enable .is_wysiwyg = "true";
defparam \FSM|j_enable .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y4_N8
dffeas \j_reg|data_o[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\j_mux|re_out[2]~2_combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|j_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\j_reg|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \j_reg|data_o[2] .is_wysiwyg = "true";
defparam \j_reg|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N48
cyclonev_lcell_comb \j_mux|re_out[2]~2 (
// Equation(s):
// \j_mux|re_out[2]~2_combout  = ( \j_reg|data_o [1] & ( (!\FSM|cunrrentZ_clr~q  & (!\j_reg|data_o [2] $ (!\j_reg|data_o [0]))) ) ) # ( !\j_reg|data_o [1] & ( (!\FSM|cunrrentZ_clr~q  & \j_reg|data_o [2]) ) )

	.dataa(!\FSM|cunrrentZ_clr~q ),
	.datab(gnd),
	.datac(!\j_reg|data_o [2]),
	.datad(!\j_reg|data_o [0]),
	.datae(gnd),
	.dataf(!\j_reg|data_o [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j_mux|re_out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j_mux|re_out[2]~2 .extended_lut = "off";
defparam \j_mux|re_out[2]~2 .lut_mask = 64'h0A0A0A0A0AA00AA0;
defparam \j_mux|re_out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N24
cyclonev_lcell_comb \j_comp|LessThan0~1 (
// Equation(s):
// \j_comp|LessThan0~1_combout  = ( \sizeY[1]~input_o  & ( \j_reg|data_o [0] & ( (!\j_reg|data_o [1] & (\j_comp|LessThan0~0_combout  & (!\FSM|cunrrentZ_clr~q  & !\sizeY[0]~input_o ))) ) ) ) # ( !\sizeY[1]~input_o  & ( \j_reg|data_o [0] & ( 
// \j_comp|LessThan0~0_combout  ) ) ) # ( \sizeY[1]~input_o  & ( !\j_reg|data_o [0] & ( (\j_reg|data_o [1] & (\j_comp|LessThan0~0_combout  & !\FSM|cunrrentZ_clr~q )) ) ) ) # ( !\sizeY[1]~input_o  & ( !\j_reg|data_o [0] & ( \j_comp|LessThan0~0_combout  ) ) )

	.dataa(!\j_reg|data_o [1]),
	.datab(!\j_comp|LessThan0~0_combout ),
	.datac(!\FSM|cunrrentZ_clr~q ),
	.datad(!\sizeY[0]~input_o ),
	.datae(!\sizeY[1]~input_o ),
	.dataf(!\j_reg|data_o [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j_comp|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j_comp|LessThan0~1 .extended_lut = "off";
defparam \j_comp|LessThan0~1 .lut_mask = 64'h3333101033332000;
defparam \j_comp|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N3
cyclonev_lcell_comb \size_comp|LessThan0~0 (
// Equation(s):
// \size_comp|LessThan0~0_combout  = ( !\sizeY[4]~input_o  & ( (!\sizeY[3]~input_o  & ((!\sizeY[2]~input_o ) # ((!\sizeY[1]~input_o  & !\sizeY[0]~input_o )))) ) )

	.dataa(!\sizeY[1]~input_o ),
	.datab(!\sizeY[2]~input_o ),
	.datac(!\sizeY[3]~input_o ),
	.datad(!\sizeY[0]~input_o ),
	.datae(gnd),
	.dataf(!\sizeY[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\size_comp|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \size_comp|LessThan0~0 .extended_lut = "off";
defparam \size_comp|LessThan0~0 .lut_mask = 64'hE0C0E0C000000000;
defparam \size_comp|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N54
cyclonev_lcell_comb \j_comp|LessThan0~2 (
// Equation(s):
// \j_comp|LessThan0~2_combout  = ( \FSM|cunrrentZ_clr~q  & ( \j_reg|data_o [2] & ( (!\size_comp|LessThan0~0_combout ) # (\sizeY[0]~input_o ) ) ) ) # ( !\FSM|cunrrentZ_clr~q  & ( \j_reg|data_o [2] & ( (\j_reg|data_o [0] & (\j_reg|data_o [1] & 
// ((!\size_comp|LessThan0~0_combout ) # (\sizeY[0]~input_o )))) ) ) ) # ( \FSM|cunrrentZ_clr~q  & ( !\j_reg|data_o [2] & ( (!\size_comp|LessThan0~0_combout ) # (\sizeY[0]~input_o ) ) ) ) # ( !\FSM|cunrrentZ_clr~q  & ( !\j_reg|data_o [2] & ( (\j_reg|data_o 
// [0] & (!\size_comp|LessThan0~0_combout  & \j_reg|data_o [1])) ) ) )

	.dataa(!\j_reg|data_o [0]),
	.datab(!\size_comp|LessThan0~0_combout ),
	.datac(!\sizeY[0]~input_o ),
	.datad(!\j_reg|data_o [1]),
	.datae(!\FSM|cunrrentZ_clr~q ),
	.dataf(!\j_reg|data_o [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j_comp|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j_comp|LessThan0~2 .extended_lut = "off";
defparam \j_comp|LessThan0~2 .lut_mask = 64'h0044CFCF0045CFCF;
defparam \j_comp|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N33
cyclonev_lcell_comb \FSM|Selector2~0 (
// Equation(s):
// \FSM|Selector2~0_combout  = ( !\j_comp|LessThan0~3_combout  & ( \j_comp|LessThan0~2_combout  & ( !\FSM|Selector4~0_combout  ) ) ) # ( !\j_comp|LessThan0~3_combout  & ( !\j_comp|LessThan0~2_combout  & ( (!\j_mux|re_out[2]~2_combout  & 
// (!\j_comp|LessThan0~1_combout  & !\FSM|Selector4~0_combout )) ) ) )

	.dataa(!\j_mux|re_out[2]~2_combout ),
	.datab(gnd),
	.datac(!\j_comp|LessThan0~1_combout ),
	.datad(!\FSM|Selector4~0_combout ),
	.datae(!\j_comp|LessThan0~3_combout ),
	.dataf(!\j_comp|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector2~0 .extended_lut = "off";
defparam \FSM|Selector2~0 .lut_mask = 64'hA0000000FF000000;
defparam \FSM|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N54
cyclonev_lcell_comb \FSM|Selector3~0 (
// Equation(s):
// \FSM|Selector3~0_combout  = ( \i_minus_j|Add0~25_sumout  & ( \FSM|currentZ_en~q  ) ) # ( !\i_minus_j|Add0~25_sumout  & ( \FSM|currentZ_en~q  ) ) # ( \i_minus_j|Add0~25_sumout  & ( !\FSM|currentZ_en~q  & ( \FSM|Selector2~0_combout  ) ) ) # ( 
// !\i_minus_j|Add0~25_sumout  & ( !\FSM|currentZ_en~q  & ( (\FSM|Selector2~0_combout  & (!\indexH_less_than_sizeH|LessThan0~3_combout  & ((!\indexH_less_than_sizeH|LessThan0~4_combout ) # (!\indexH_less_than_sizeH|LessThan0~1_combout )))) ) ) )

	.dataa(!\FSM|Selector2~0_combout ),
	.datab(!\indexH_less_than_sizeH|LessThan0~3_combout ),
	.datac(!\indexH_less_than_sizeH|LessThan0~4_combout ),
	.datad(!\indexH_less_than_sizeH|LessThan0~1_combout ),
	.datae(!\i_minus_j|Add0~25_sumout ),
	.dataf(!\FSM|currentZ_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector3~0 .extended_lut = "off";
defparam \FSM|Selector3~0 .lut_mask = 64'h44405555FFFFFFFF;
defparam \FSM|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N55
dffeas \FSM|state.S7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|state.S7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|state.S7 .is_wysiwyg = "true";
defparam \FSM|state.S7 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N36
cyclonev_lcell_comb \FSM|Selector4~0 (
// Equation(s):
// \FSM|Selector4~0_combout  = ( !\FSM|state.S7~q  & ( !\FSM|cunrrentZ_clr~q  ) )

	.dataa(gnd),
	.datab(!\FSM|cunrrentZ_clr~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\FSM|state.S7~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector4~0 .extended_lut = "off";
defparam \FSM|Selector4~0 .lut_mask = 64'hCCCC0000CCCC0000;
defparam \FSM|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N18
cyclonev_lcell_comb \FSM|Selector4~1 (
// Equation(s):
// \FSM|Selector4~1_combout  = ( \j_comp|LessThan0~2_combout  & ( (!\FSM|Selector4~0_combout  & \j_comp|LessThan0~3_combout ) ) ) # ( !\j_comp|LessThan0~2_combout  & ( (!\FSM|Selector4~0_combout  & (((\j_comp|LessThan0~3_combout ) # 
// (\j_mux|re_out[2]~2_combout )) # (\j_comp|LessThan0~1_combout ))) ) )

	.dataa(!\FSM|Selector4~0_combout ),
	.datab(!\j_comp|LessThan0~1_combout ),
	.datac(!\j_mux|re_out[2]~2_combout ),
	.datad(!\j_comp|LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\j_comp|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector4~1 .extended_lut = "off";
defparam \FSM|Selector4~1 .lut_mask = 64'h2AAA2AAA00AA00AA;
defparam \FSM|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N20
dffeas \FSM|state.S8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|state.S8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|state.S8 .is_wysiwyg = "true";
defparam \FSM|state.S8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N12
cyclonev_lcell_comb \FSM|i_enable~0 (
// Equation(s):
// \FSM|i_enable~0_combout  = ( \FSM|next.S2~0_combout  ) # ( !\FSM|next.S2~0_combout  & ( \FSM|state.S8~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|state.S8~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|next.S2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|i_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|i_enable~0 .extended_lut = "off";
defparam \FSM|i_enable~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \FSM|i_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N41
dffeas \FSM|i_enable (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|i_enable~0_combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|i_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|i_enable .is_wysiwyg = "true";
defparam \FSM|i_enable .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N11
dffeas \i_reg|data_o[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mux|re_out[2]~1_combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_reg|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_reg|data_o[2] .is_wysiwyg = "true";
defparam \i_reg|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N54
cyclonev_lcell_comb \i_mux|re_out[4]~4 (
// Equation(s):
// \i_mux|re_out[4]~4_combout  = ( \i_reg|data_o [0] & ( \i_reg|data_o [3] & ( (!\FSM|sel_i~q  & (!\i_reg|data_o [4] $ (((!\i_reg|data_o [2]) # (!\i_reg|data_o [1]))))) ) ) ) # ( !\i_reg|data_o [0] & ( \i_reg|data_o [3] & ( (\i_reg|data_o [4] & !\FSM|sel_i~q 
// ) ) ) ) # ( \i_reg|data_o [0] & ( !\i_reg|data_o [3] & ( (\i_reg|data_o [4] & !\FSM|sel_i~q ) ) ) ) # ( !\i_reg|data_o [0] & ( !\i_reg|data_o [3] & ( (\i_reg|data_o [4] & !\FSM|sel_i~q ) ) ) )

	.dataa(!\i_reg|data_o [2]),
	.datab(!\i_reg|data_o [1]),
	.datac(!\i_reg|data_o [4]),
	.datad(!\FSM|sel_i~q ),
	.datae(!\i_reg|data_o [0]),
	.dataf(!\i_reg|data_o [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_mux|re_out[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_mux|re_out[4]~4 .extended_lut = "off";
defparam \i_mux|re_out[4]~4 .lut_mask = 64'h0F000F000F001E00;
defparam \i_mux|re_out[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N12
cyclonev_lcell_comb \i_comp|LessThan0~3 (
// Equation(s):
// \i_comp|LessThan0~3_combout  = ( \sizeY[3]~input_o  & ( \i_adder|Add0~0_combout  & ( (!\FSM|sel_i~q  & (\sizeY[2]~input_o  & (\sizeY[4]~input_o  & !\i_mux|re_out[4]~4_combout ))) # (\FSM|sel_i~q  & ((!\sizeY[2]~input_o  & (!\sizeY[4]~input_o  $ 
// (\i_mux|re_out[4]~4_combout ))) # (\sizeY[2]~input_o  & (!\sizeY[4]~input_o  & \i_mux|re_out[4]~4_combout )))) ) ) ) # ( !\sizeY[3]~input_o  & ( \i_adder|Add0~0_combout  & ( (\FSM|sel_i~q  & (!\sizeY[4]~input_o  $ (\i_mux|re_out[4]~4_combout ))) ) ) ) # ( 
// \sizeY[3]~input_o  & ( !\i_adder|Add0~0_combout  & ( (!\sizeY[2]~input_o  & (!\sizeY[4]~input_o  $ (\i_mux|re_out[4]~4_combout ))) # (\sizeY[2]~input_o  & (!\sizeY[4]~input_o  & \i_mux|re_out[4]~4_combout )) ) ) ) # ( !\sizeY[3]~input_o  & ( 
// !\i_adder|Add0~0_combout  & ( !\sizeY[4]~input_o  $ (\i_mux|re_out[4]~4_combout ) ) ) )

	.dataa(!\FSM|sel_i~q ),
	.datab(!\sizeY[2]~input_o ),
	.datac(!\sizeY[4]~input_o ),
	.datad(!\i_mux|re_out[4]~4_combout ),
	.datae(!\sizeY[3]~input_o ),
	.dataf(!\i_adder|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_comp|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_comp|LessThan0~3 .extended_lut = "off";
defparam \i_comp|LessThan0~3 .lut_mask = 64'hF00FC03C50054214;
defparam \i_comp|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N36
cyclonev_lcell_comb \i_comp|LessThan0~1 (
// Equation(s):
// \i_comp|LessThan0~1_combout  = ( \i_mux|re_out[2]~1_combout  & ( \i_mux|re_out[1]~2_combout  & ( (!\i_mux|re_out[0]~3_combout  & (\sizeY[0]~input_o  & (\sizeY[1]~input_o  & !\sizeY[2]~input_o ))) ) ) ) # ( !\i_mux|re_out[2]~1_combout  & ( 
// \i_mux|re_out[1]~2_combout  & ( (!\i_mux|re_out[0]~3_combout  & (\sizeY[0]~input_o  & (\sizeY[1]~input_o  & \sizeY[2]~input_o ))) ) ) ) # ( \i_mux|re_out[2]~1_combout  & ( !\i_mux|re_out[1]~2_combout  & ( (!\sizeY[2]~input_o  & 
// (((!\i_mux|re_out[0]~3_combout  & \sizeY[0]~input_o )) # (\sizeY[1]~input_o ))) ) ) ) # ( !\i_mux|re_out[2]~1_combout  & ( !\i_mux|re_out[1]~2_combout  & ( (\sizeY[2]~input_o  & (((!\i_mux|re_out[0]~3_combout  & \sizeY[0]~input_o )) # (\sizeY[1]~input_o 
// ))) ) ) )

	.dataa(!\i_mux|re_out[0]~3_combout ),
	.datab(!\sizeY[0]~input_o ),
	.datac(!\sizeY[1]~input_o ),
	.datad(!\sizeY[2]~input_o ),
	.datae(!\i_mux|re_out[2]~1_combout ),
	.dataf(!\i_mux|re_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_comp|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_comp|LessThan0~1 .extended_lut = "off";
defparam \i_comp|LessThan0~1 .lut_mask = 64'h002F2F0000020200;
defparam \i_comp|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N42
cyclonev_lcell_comb \i_comp|LessThan0~4 (
// Equation(s):
// \i_comp|LessThan0~4_combout  = ( \sizeY[3]~input_o  & ( \FSM|sel_i~q  & ( (!\sizeY[2]~input_o  & (!\i_mux|re_out[4]~4_combout  & \sizeY[4]~input_o )) # (\sizeY[2]~input_o  & ((!\i_mux|re_out[4]~4_combout ) # (\sizeY[4]~input_o ))) ) ) ) # ( 
// !\sizeY[3]~input_o  & ( \FSM|sel_i~q  & ( (!\i_mux|re_out[4]~4_combout  & \sizeY[4]~input_o ) ) ) ) # ( \sizeY[3]~input_o  & ( !\FSM|sel_i~q  & ( (!\i_adder|Add0~0_combout  & ((!\sizeY[2]~input_o  & (!\i_mux|re_out[4]~4_combout  & \sizeY[4]~input_o )) # 
// (\sizeY[2]~input_o  & ((!\i_mux|re_out[4]~4_combout ) # (\sizeY[4]~input_o ))))) ) ) ) # ( !\sizeY[3]~input_o  & ( !\FSM|sel_i~q  & ( (!\i_mux|re_out[4]~4_combout  & (\sizeY[4]~input_o  & !\i_adder|Add0~0_combout )) ) ) )

	.dataa(!\sizeY[2]~input_o ),
	.datab(!\i_mux|re_out[4]~4_combout ),
	.datac(!\sizeY[4]~input_o ),
	.datad(!\i_adder|Add0~0_combout ),
	.datae(!\sizeY[3]~input_o ),
	.dataf(!\FSM|sel_i~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_comp|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_comp|LessThan0~4 .extended_lut = "off";
defparam \i_comp|LessThan0~4 .lut_mask = 64'h0C004D000C0C4D4D;
defparam \i_comp|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N21
cyclonev_lcell_comb \i_comp|LessThan0~0 (
// Equation(s):
// \i_comp|LessThan0~0_combout  = ( \i_mux|re_out[3]~0_combout  & ( !\sizeY[3]~input_o  $ (\sizeY[2]~input_o ) ) ) # ( !\i_mux|re_out[3]~0_combout  & ( !\sizeY[3]~input_o  $ (!\sizeY[2]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sizeY[3]~input_o ),
	.datad(!\sizeY[2]~input_o ),
	.datae(gnd),
	.dataf(!\i_mux|re_out[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_comp|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_comp|LessThan0~0 .extended_lut = "off";
defparam \i_comp|LessThan0~0 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \i_comp|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N53
dffeas \FSM|state.S10 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|state.S8~q ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|state.S10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|state.S10 .is_wysiwyg = "true";
defparam \FSM|state.S10 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N51
cyclonev_lcell_comb \FSM|Selector1~0 (
// Equation(s):
// \FSM|Selector1~0_combout  = ( !\FSM|state.S10~q  & ( !\FSM|sel_i~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\FSM|state.S10~q ),
	.dataf(!\FSM|sel_i~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector1~0 .extended_lut = "off";
defparam \FSM|Selector1~0 .lut_mask = 64'hFFFF000000000000;
defparam \FSM|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N3
cyclonev_lcell_comb \FSM|Selector5~0 (
// Equation(s):
// \FSM|Selector5~0_combout  = ( \i_comp|LessThan0~0_combout  & ( !\FSM|Selector1~0_combout  & ( (!\i_comp|LessThan0~4_combout  & ((!\i_comp|LessThan0~2_combout ) # (!\i_comp|LessThan0~3_combout ))) ) ) ) # ( !\i_comp|LessThan0~0_combout  & ( 
// !\FSM|Selector1~0_combout  & ( (!\i_comp|LessThan0~4_combout  & ((!\i_comp|LessThan0~3_combout ) # ((!\i_comp|LessThan0~2_combout  & !\i_comp|LessThan0~1_combout )))) ) ) )

	.dataa(!\i_comp|LessThan0~2_combout ),
	.datab(!\i_comp|LessThan0~3_combout ),
	.datac(!\i_comp|LessThan0~1_combout ),
	.datad(!\i_comp|LessThan0~4_combout ),
	.datae(!\i_comp|LessThan0~0_combout ),
	.dataf(!\FSM|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector5~0 .extended_lut = "off";
defparam \FSM|Selector5~0 .lut_mask = 64'hEC00EE0000000000;
defparam \FSM|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N4
dffeas \FSM|state.S11 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|state.S11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|state.S11 .is_wysiwyg = "true";
defparam \FSM|state.S11 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N54
cyclonev_lcell_comb \FSM|Selector6~0 (
// Equation(s):
// \FSM|Selector6~0_combout  = ( \FSM|state.S11~q  ) # ( !\FSM|state.S11~q  & ( (\start~input_o  & \FSM|state.S13~q ) ) )

	.dataa(gnd),
	.datab(!\start~input_o ),
	.datac(gnd),
	.datad(!\FSM|state.S13~q ),
	.datae(gnd),
	.dataf(!\FSM|state.S11~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector6~0 .extended_lut = "off";
defparam \FSM|Selector6~0 .lut_mask = 64'h00330033FFFFFFFF;
defparam \FSM|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N56
dffeas \FSM|state.S13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|state.S13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|state.S13 .is_wysiwyg = "true";
defparam \FSM|state.S13 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N57
cyclonev_lcell_comb \FSM|Selector0~0 (
// Equation(s):
// \FSM|Selector0~0_combout  = ( \FSM|state.S13~q  & ( \start~input_o  ) ) # ( !\FSM|state.S13~q  & ( (\FSM|state.S1~q ) # (\start~input_o ) ) )

	.dataa(gnd),
	.datab(!\start~input_o ),
	.datac(gnd),
	.datad(!\FSM|state.S1~q ),
	.datae(gnd),
	.dataf(!\FSM|state.S13~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector0~0 .extended_lut = "off";
defparam \FSM|Selector0~0 .lut_mask = 64'h33FF33FF33333333;
defparam \FSM|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N58
dffeas \FSM|state.S1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|state.S1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|state.S1 .is_wysiwyg = "true";
defparam \FSM|state.S1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N15
cyclonev_lcell_comb \FSM|next.S2~0 (
// Equation(s):
// \FSM|next.S2~0_combout  = ( !\FSM|state.S1~q  & ( \start~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\start~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|state.S1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|next.S2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|next.S2~0 .extended_lut = "off";
defparam \FSM|next.S2~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \FSM|next.S2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N17
dffeas \FSM|sel_i (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|next.S2~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|sel_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|sel_i .is_wysiwyg = "true";
defparam \FSM|sel_i .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N6
cyclonev_lcell_comb \i_mux|re_out[1]~2 (
// Equation(s):
// \i_mux|re_out[1]~2_combout  = (!\FSM|sel_i~q  & (!\i_reg|data_o [0] $ (!\i_reg|data_o [1])))

	.dataa(gnd),
	.datab(!\FSM|sel_i~q ),
	.datac(!\i_reg|data_o [0]),
	.datad(!\i_reg|data_o [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_mux|re_out[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_mux|re_out[1]~2 .extended_lut = "off";
defparam \i_mux|re_out[1]~2 .lut_mask = 64'h0CC00CC00CC00CC0;
defparam \i_mux|re_out[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N8
dffeas \i_reg|data_o[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_mux|re_out[1]~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_reg|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_reg|data_o[1] .is_wysiwyg = "true";
defparam \i_reg|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N48
cyclonev_lcell_comb \i_mux|re_out[2]~1 (
// Equation(s):
// \i_mux|re_out[2]~1_combout  = ( \i_reg|data_o [2] & ( (!\FSM|sel_i~q  & ((!\i_reg|data_o [1]) # (!\i_reg|data_o [0]))) ) ) # ( !\i_reg|data_o [2] & ( (\i_reg|data_o [1] & (\i_reg|data_o [0] & !\FSM|sel_i~q )) ) )

	.dataa(gnd),
	.datab(!\i_reg|data_o [1]),
	.datac(!\i_reg|data_o [0]),
	.datad(!\FSM|sel_i~q ),
	.datae(gnd),
	.dataf(!\i_reg|data_o [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_mux|re_out[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_mux|re_out[2]~1 .extended_lut = "off";
defparam \i_mux|re_out[2]~1 .lut_mask = 64'h03000300FC00FC00;
defparam \i_mux|re_out[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N24
cyclonev_lcell_comb \i_comp|LessThan0~2 (
// Equation(s):
// \i_comp|LessThan0~2_combout  = ( \i_mux|re_out[3]~0_combout  & ( (\sizeY[3]~input_o  & (!\sizeY[2]~input_o  & !\i_mux|re_out[2]~1_combout )) ) ) # ( !\i_mux|re_out[3]~0_combout  & ( (!\sizeY[3]~input_o  & ((!\i_mux|re_out[2]~1_combout ) # 
// (\sizeY[2]~input_o ))) # (\sizeY[3]~input_o  & (!\sizeY[2]~input_o )) ) )

	.dataa(gnd),
	.datab(!\sizeY[3]~input_o ),
	.datac(!\sizeY[2]~input_o ),
	.datad(!\i_mux|re_out[2]~1_combout ),
	.datae(gnd),
	.dataf(!\i_mux|re_out[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_comp|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_comp|LessThan0~2 .extended_lut = "off";
defparam \i_comp|LessThan0~2 .lut_mask = 64'hFC3CFC3C30003000;
defparam \i_comp|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N42
cyclonev_lcell_comb \FSM|Selector1~1 (
// Equation(s):
// \FSM|Selector1~1_combout  = ( \i_comp|LessThan0~4_combout  & ( \i_comp|LessThan0~3_combout  & ( !\FSM|Selector1~0_combout  ) ) ) # ( !\i_comp|LessThan0~4_combout  & ( \i_comp|LessThan0~3_combout  & ( (!\FSM|Selector1~0_combout  & 
// (((!\i_comp|LessThan0~0_combout  & \i_comp|LessThan0~1_combout )) # (\i_comp|LessThan0~2_combout ))) ) ) ) # ( \i_comp|LessThan0~4_combout  & ( !\i_comp|LessThan0~3_combout  & ( !\FSM|Selector1~0_combout  ) ) )

	.dataa(!\i_comp|LessThan0~2_combout ),
	.datab(!\FSM|Selector1~0_combout ),
	.datac(!\i_comp|LessThan0~0_combout ),
	.datad(!\i_comp|LessThan0~1_combout ),
	.datae(!\i_comp|LessThan0~4_combout ),
	.dataf(!\i_comp|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector1~1 .extended_lut = "off";
defparam \FSM|Selector1~1 .lut_mask = 64'h0000CCCC44C4CCCC;
defparam \FSM|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N14
dffeas \FSM|cunrrentZ_clr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|Selector1~1_combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|cunrrentZ_clr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|cunrrentZ_clr .is_wysiwyg = "true";
defparam \FSM|cunrrentZ_clr .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N15
cyclonev_lcell_comb \j_mux|re_out[0]~0 (
// Equation(s):
// \j_mux|re_out[0]~0_combout  = (!\FSM|cunrrentZ_clr~q  & !\j_reg|data_o [0])

	.dataa(!\FSM|cunrrentZ_clr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\j_reg|data_o [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j_mux|re_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j_mux|re_out[0]~0 .extended_lut = "off";
defparam \j_mux|re_out[0]~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \j_mux|re_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N39
cyclonev_lcell_comb \memY_addr_mux|re_out[0]~0 (
// Equation(s):
// \memY_addr_mux|re_out[0]~0_combout  = ( \i_minus_j|Add0~1_sumout  & ( \size_comp|LessThan0~0_combout  & ( \j_mux|re_out[0]~0_combout  ) ) ) # ( !\i_minus_j|Add0~1_sumout  & ( \size_comp|LessThan0~0_combout  & ( \j_mux|re_out[0]~0_combout  ) ) ) # ( 
// \i_minus_j|Add0~1_sumout  & ( !\size_comp|LessThan0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\j_mux|re_out[0]~0_combout ),
	.datad(gnd),
	.datae(!\i_minus_j|Add0~1_sumout ),
	.dataf(!\size_comp|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memY_addr_mux|re_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memY_addr_mux|re_out[0]~0 .extended_lut = "off";
defparam \memY_addr_mux|re_out[0]~0 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \memY_addr_mux|re_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N33
cyclonev_lcell_comb \memY_addr_mux|re_out[1]~1 (
// Equation(s):
// \memY_addr_mux|re_out[1]~1_combout  = ( \j_mux|re_out[1]~1_combout  & ( (\size_comp|LessThan0~0_combout ) # (\i_minus_j|Add0~5_sumout ) ) ) # ( !\j_mux|re_out[1]~1_combout  & ( (\i_minus_j|Add0~5_sumout  & !\size_comp|LessThan0~0_combout ) ) )

	.dataa(!\i_minus_j|Add0~5_sumout ),
	.datab(gnd),
	.datac(!\size_comp|LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\j_mux|re_out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memY_addr_mux|re_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memY_addr_mux|re_out[1]~1 .extended_lut = "off";
defparam \memY_addr_mux|re_out[1]~1 .lut_mask = 64'h505050505F5F5F5F;
defparam \memY_addr_mux|re_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N6
cyclonev_lcell_comb \memY_addr_mux|re_out[2]~2 (
// Equation(s):
// \memY_addr_mux|re_out[2]~2_combout  = ( \j_mux|re_out[2]~2_combout  & ( (\size_comp|LessThan0~0_combout ) # (\i_minus_j|Add0~9_sumout ) ) ) # ( !\j_mux|re_out[2]~2_combout  & ( (\i_minus_j|Add0~9_sumout  & !\size_comp|LessThan0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i_minus_j|Add0~9_sumout ),
	.datad(!\size_comp|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\j_mux|re_out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memY_addr_mux|re_out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memY_addr_mux|re_out[2]~2 .extended_lut = "off";
defparam \memY_addr_mux|re_out[2]~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \memY_addr_mux|re_out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N54
cyclonev_lcell_comb \memY_addr_mux|re_out[3]~3 (
// Equation(s):
// \memY_addr_mux|re_out[3]~3_combout  = ( \j_mux|re_out[3]~3_combout  & ( (\i_minus_j|Add0~13_sumout ) # (\size_comp|LessThan0~0_combout ) ) ) # ( !\j_mux|re_out[3]~3_combout  & ( (!\size_comp|LessThan0~0_combout  & \i_minus_j|Add0~13_sumout ) ) )

	.dataa(gnd),
	.datab(!\size_comp|LessThan0~0_combout ),
	.datac(!\i_minus_j|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\j_mux|re_out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memY_addr_mux|re_out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memY_addr_mux|re_out[3]~3 .extended_lut = "off";
defparam \memY_addr_mux|re_out[3]~3 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \memY_addr_mux|re_out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N27
cyclonev_lcell_comb \memY_addr_mux|re_out[4]~4 (
// Equation(s):
// \memY_addr_mux|re_out[4]~4_combout  = (!\size_comp|LessThan0~0_combout  & ((\i_minus_j|Add0~17_sumout ))) # (\size_comp|LessThan0~0_combout  & (\j_mux|re_out[4]~4_combout ))

	.dataa(!\size_comp|LessThan0~0_combout ),
	.datab(!\j_mux|re_out[4]~4_combout ),
	.datac(!\i_minus_j|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memY_addr_mux|re_out[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memY_addr_mux|re_out[4]~4 .extended_lut = "off";
defparam \memY_addr_mux|re_out[4]~4 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memY_addr_mux|re_out[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N6
cyclonev_lcell_comb \memH_addr_mux|re_out[3]~3 (
// Equation(s):
// \memH_addr_mux|re_out[3]~3_combout  = ( \j_mux|re_out[3]~3_combout  & ( (!\size_comp|LessThan0~0_combout ) # (\i_minus_j|Add0~13_sumout ) ) ) # ( !\j_mux|re_out[3]~3_combout  & ( (\i_minus_j|Add0~13_sumout  & \size_comp|LessThan0~0_combout ) ) )

	.dataa(!\i_minus_j|Add0~13_sumout ),
	.datab(!\size_comp|LessThan0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\j_mux|re_out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memH_addr_mux|re_out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memH_addr_mux|re_out[3]~3 .extended_lut = "off";
defparam \memH_addr_mux|re_out[3]~3 .lut_mask = 64'h11111111DDDDDDDD;
defparam \memH_addr_mux|re_out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N36
cyclonev_lcell_comb \memH_addr_mux|re_out[0]~0 (
// Equation(s):
// \memH_addr_mux|re_out[0]~0_combout  = (!\size_comp|LessThan0~0_combout  & (\j_mux|re_out[0]~0_combout )) # (\size_comp|LessThan0~0_combout  & ((\i_minus_j|Add0~1_sumout )))

	.dataa(gnd),
	.datab(!\j_mux|re_out[0]~0_combout ),
	.datac(!\size_comp|LessThan0~0_combout ),
	.datad(!\i_minus_j|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memH_addr_mux|re_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memH_addr_mux|re_out[0]~0 .extended_lut = "off";
defparam \memH_addr_mux|re_out[0]~0 .lut_mask = 64'h303F303F303F303F;
defparam \memH_addr_mux|re_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N0
cyclonev_lcell_comb \memH_addr_mux|re_out[2]~2 (
// Equation(s):
// \memH_addr_mux|re_out[2]~2_combout  = ( \i_minus_j|Add0~9_sumout  & ( (\j_mux|re_out[2]~2_combout ) # (\size_comp|LessThan0~0_combout ) ) ) # ( !\i_minus_j|Add0~9_sumout  & ( (!\size_comp|LessThan0~0_combout  & \j_mux|re_out[2]~2_combout ) ) )

	.dataa(!\size_comp|LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\j_mux|re_out[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_minus_j|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memH_addr_mux|re_out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memH_addr_mux|re_out[2]~2 .extended_lut = "off";
defparam \memH_addr_mux|re_out[2]~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \memH_addr_mux|re_out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N18
cyclonev_lcell_comb \memH_addr_mux|re_out[1]~1 (
// Equation(s):
// \memH_addr_mux|re_out[1]~1_combout  = ( \j_mux|re_out[1]~1_combout  & ( (!\size_comp|LessThan0~0_combout ) # (\i_minus_j|Add0~5_sumout ) ) ) # ( !\j_mux|re_out[1]~1_combout  & ( (\size_comp|LessThan0~0_combout  & \i_minus_j|Add0~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\size_comp|LessThan0~0_combout ),
	.datad(!\i_minus_j|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\j_mux|re_out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memH_addr_mux|re_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memH_addr_mux|re_out[1]~1 .extended_lut = "off";
defparam \memH_addr_mux|re_out[1]~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \memH_addr_mux|re_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N33
cyclonev_lcell_comb \memoryH|ROM_structure~0 (
// Equation(s):
// \memoryH|ROM_structure~0_combout  = ( \memH_addr_mux|re_out[1]~1_combout  & ( (!\memH_addr_mux|re_out[3]~3_combout  & (!\memH_addr_mux|re_out[0]~0_combout  $ (\memH_addr_mux|re_out[2]~2_combout ))) ) ) # ( !\memH_addr_mux|re_out[1]~1_combout  & ( 
// (!\memH_addr_mux|re_out[2]~2_combout ) # ((!\memH_addr_mux|re_out[3]~3_combout  & \memH_addr_mux|re_out[0]~0_combout )) ) )

	.dataa(!\memH_addr_mux|re_out[3]~3_combout ),
	.datab(gnd),
	.datac(!\memH_addr_mux|re_out[0]~0_combout ),
	.datad(!\memH_addr_mux|re_out[2]~2_combout ),
	.datae(gnd),
	.dataf(!\memH_addr_mux|re_out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memoryH|ROM_structure~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memoryH|ROM_structure~0 .extended_lut = "off";
defparam \memoryH|ROM_structure~0 .lut_mask = 64'hFF0AFF0AA00AA00A;
defparam \memoryH|ROM_structure~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N30
cyclonev_lcell_comb \memoryH|ROM_structure~1 (
// Equation(s):
// \memoryH|ROM_structure~1_combout  = ( \memoryH|ROM_structure~0_combout  & ( (!\size_comp|LessThan0~0_combout  & (!\j_mux|re_out[4]~4_combout )) # (\size_comp|LessThan0~0_combout  & ((!\i_minus_j|Add0~17_sumout ))) ) )

	.dataa(gnd),
	.datab(!\j_mux|re_out[4]~4_combout ),
	.datac(!\size_comp|LessThan0~0_combout ),
	.datad(!\i_minus_j|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\memoryH|ROM_structure~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memoryH|ROM_structure~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memoryH|ROM_structure~1 .extended_lut = "off";
defparam \memoryH|ROM_structure~1 .lut_mask = 64'h00000000CFC0CFC0;
defparam \memoryH|ROM_structure~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N39
cyclonev_lcell_comb \memoryH|ROM_structure~2 (
// Equation(s):
// \memoryH|ROM_structure~2_combout  = ( \memH_addr_mux|re_out[1]~1_combout  & ( (!\memH_addr_mux|re_out[3]~3_combout  & (\memH_addr_mux|re_out[0]~0_combout  & \memH_addr_mux|re_out[2]~2_combout )) ) ) # ( !\memH_addr_mux|re_out[1]~1_combout  & ( 
// !\memH_addr_mux|re_out[3]~3_combout  ) )

	.dataa(!\memH_addr_mux|re_out[3]~3_combout ),
	.datab(gnd),
	.datac(!\memH_addr_mux|re_out[0]~0_combout ),
	.datad(!\memH_addr_mux|re_out[2]~2_combout ),
	.datae(gnd),
	.dataf(!\memH_addr_mux|re_out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memoryH|ROM_structure~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memoryH|ROM_structure~2 .extended_lut = "off";
defparam \memoryH|ROM_structure~2 .lut_mask = 64'hAAAAAAAA000A000A;
defparam \memoryH|ROM_structure~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N24
cyclonev_lcell_comb \memoryH|ROM_structure~3 (
// Equation(s):
// \memoryH|ROM_structure~3_combout  = ( \memoryH|ROM_structure~2_combout  & ( (!\size_comp|LessThan0~0_combout  & (!\j_mux|re_out[4]~4_combout )) # (\size_comp|LessThan0~0_combout  & ((!\i_minus_j|Add0~17_sumout ))) ) )

	.dataa(!\size_comp|LessThan0~0_combout ),
	.datab(!\j_mux|re_out[4]~4_combout ),
	.datac(gnd),
	.datad(!\i_minus_j|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\memoryH|ROM_structure~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memoryH|ROM_structure~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memoryH|ROM_structure~3 .extended_lut = "off";
defparam \memoryH|ROM_structure~3 .lut_mask = 64'h00000000DD88DD88;
defparam \memoryH|ROM_structure~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N21
cyclonev_lcell_comb \memoryH|ROM_structure~4 (
// Equation(s):
// \memoryH|ROM_structure~4_combout  = ( \memH_addr_mux|re_out[1]~1_combout  & ( (!\memH_addr_mux|re_out[3]~3_combout  & \memH_addr_mux|re_out[2]~2_combout ) ) ) # ( !\memH_addr_mux|re_out[1]~1_combout  & ( (!\memH_addr_mux|re_out[3]~3_combout  & 
// (!\memH_addr_mux|re_out[0]~0_combout  $ (\memH_addr_mux|re_out[2]~2_combout ))) ) )

	.dataa(!\memH_addr_mux|re_out[3]~3_combout ),
	.datab(gnd),
	.datac(!\memH_addr_mux|re_out[0]~0_combout ),
	.datad(!\memH_addr_mux|re_out[2]~2_combout ),
	.datae(gnd),
	.dataf(!\memH_addr_mux|re_out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memoryH|ROM_structure~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memoryH|ROM_structure~4 .extended_lut = "off";
defparam \memoryH|ROM_structure~4 .lut_mask = 64'hA00AA00A00AA00AA;
defparam \memoryH|ROM_structure~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N12
cyclonev_lcell_comb \memoryH|ROM_structure~5 (
// Equation(s):
// \memoryH|ROM_structure~5_combout  = ( \memoryH|ROM_structure~4_combout  & ( (!\size_comp|LessThan0~0_combout  & (!\j_mux|re_out[4]~4_combout )) # (\size_comp|LessThan0~0_combout  & ((!\i_minus_j|Add0~17_sumout ))) ) )

	.dataa(gnd),
	.datab(!\j_mux|re_out[4]~4_combout ),
	.datac(!\size_comp|LessThan0~0_combout ),
	.datad(!\i_minus_j|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\memoryH|ROM_structure~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memoryH|ROM_structure~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memoryH|ROM_structure~5 .extended_lut = "off";
defparam \memoryH|ROM_structure~5 .lut_mask = 64'h00000000CFC0CFC0;
defparam \memoryH|ROM_structure~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N48
cyclonev_lcell_comb \memoryH|ROM_structure~6 (
// Equation(s):
// \memoryH|ROM_structure~6_combout  = ( \memH_addr_mux|re_out[1]~1_combout  & ( (!\memH_addr_mux|re_out[3]~3_combout  & \memH_addr_mux|re_out[0]~0_combout ) ) ) # ( !\memH_addr_mux|re_out[1]~1_combout  & ( (!\memH_addr_mux|re_out[2]~2_combout  & 
// ((!\memH_addr_mux|re_out[0]~0_combout ) # (\memH_addr_mux|re_out[3]~3_combout ))) ) )

	.dataa(!\memH_addr_mux|re_out[2]~2_combout ),
	.datab(gnd),
	.datac(!\memH_addr_mux|re_out[3]~3_combout ),
	.datad(!\memH_addr_mux|re_out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\memH_addr_mux|re_out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memoryH|ROM_structure~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memoryH|ROM_structure~6 .extended_lut = "off";
defparam \memoryH|ROM_structure~6 .lut_mask = 64'hAA0AAA0A00F000F0;
defparam \memoryH|ROM_structure~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N3
cyclonev_lcell_comb \memoryH|ROM_structure~7 (
// Equation(s):
// \memoryH|ROM_structure~7_combout  = ( \memoryH|ROM_structure~6_combout  & ( (!\size_comp|LessThan0~0_combout  & (!\j_mux|re_out[4]~4_combout )) # (\size_comp|LessThan0~0_combout  & ((!\i_minus_j|Add0~17_sumout ))) ) )

	.dataa(!\size_comp|LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\j_mux|re_out[4]~4_combout ),
	.datad(!\i_minus_j|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\memoryH|ROM_structure~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memoryH|ROM_structure~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memoryH|ROM_structure~7 .extended_lut = "off";
defparam \memoryH|ROM_structure~7 .lut_mask = 64'h00000000F5A0F5A0;
defparam \memoryH|ROM_structure~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N12
cyclonev_lcell_comb \memoryH|ROM_structure~8 (
// Equation(s):
// \memoryH|ROM_structure~8_combout  = ( !\i_minus_j|Add0~1_sumout  & ( \j_mux|re_out[1]~1_combout  & ( (!\i_minus_j|Add0~5_sumout  & \size_comp|LessThan0~0_combout ) ) ) ) # ( \i_minus_j|Add0~1_sumout  & ( !\j_mux|re_out[1]~1_combout  & ( 
// (!\size_comp|LessThan0~0_combout  & !\j_mux|re_out[0]~0_combout ) ) ) ) # ( !\i_minus_j|Add0~1_sumout  & ( !\j_mux|re_out[1]~1_combout  & ( (!\size_comp|LessThan0~0_combout  & ((!\j_mux|re_out[0]~0_combout ))) # (\size_comp|LessThan0~0_combout  & 
// (!\i_minus_j|Add0~5_sumout )) ) ) )

	.dataa(!\i_minus_j|Add0~5_sumout ),
	.datab(!\size_comp|LessThan0~0_combout ),
	.datac(gnd),
	.datad(!\j_mux|re_out[0]~0_combout ),
	.datae(!\i_minus_j|Add0~1_sumout ),
	.dataf(!\j_mux|re_out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memoryH|ROM_structure~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memoryH|ROM_structure~8 .extended_lut = "off";
defparam \memoryH|ROM_structure~8 .lut_mask = 64'hEE22CC0022220000;
defparam \memoryH|ROM_structure~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N42
cyclonev_lcell_comb \memoryH|ROM_structure~9 (
// Equation(s):
// \memoryH|ROM_structure~9_combout  = ( \size_comp|LessThan0~0_combout  & ( \memoryH|ROM_structure~8_combout  & ( (!\memH_addr_mux|re_out[3]~3_combout  & (!\i_minus_j|Add0~17_sumout  & \memH_addr_mux|re_out[2]~2_combout )) ) ) ) # ( 
// !\size_comp|LessThan0~0_combout  & ( \memoryH|ROM_structure~8_combout  & ( (!\memH_addr_mux|re_out[3]~3_combout  & (\memH_addr_mux|re_out[2]~2_combout  & !\j_mux|re_out[4]~4_combout )) ) ) )

	.dataa(!\memH_addr_mux|re_out[3]~3_combout ),
	.datab(!\i_minus_j|Add0~17_sumout ),
	.datac(!\memH_addr_mux|re_out[2]~2_combout ),
	.datad(!\j_mux|re_out[4]~4_combout ),
	.datae(!\size_comp|LessThan0~0_combout ),
	.dataf(!\memoryH|ROM_structure~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memoryH|ROM_structure~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memoryH|ROM_structure~9 .extended_lut = "off";
defparam \memoryH|ROM_structure~9 .lut_mask = 64'h000000000A000808;
defparam \memoryH|ROM_structure~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N9
cyclonev_lcell_comb \memoryH|ROM_structure~10 (
// Equation(s):
// \memoryH|ROM_structure~10_combout  = ( \memH_addr_mux|re_out[1]~1_combout  & ( !\memH_addr_mux|re_out[3]~3_combout  ) ) # ( !\memH_addr_mux|re_out[1]~1_combout  & ( (!\memH_addr_mux|re_out[3]~3_combout  & (!\memH_addr_mux|re_out[0]~0_combout  $ 
// (\memH_addr_mux|re_out[2]~2_combout ))) # (\memH_addr_mux|re_out[3]~3_combout  & (\memH_addr_mux|re_out[0]~0_combout  & !\memH_addr_mux|re_out[2]~2_combout )) ) )

	.dataa(!\memH_addr_mux|re_out[3]~3_combout ),
	.datab(gnd),
	.datac(!\memH_addr_mux|re_out[0]~0_combout ),
	.datad(!\memH_addr_mux|re_out[2]~2_combout ),
	.datae(gnd),
	.dataf(!\memH_addr_mux|re_out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memoryH|ROM_structure~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memoryH|ROM_structure~10 .extended_lut = "off";
defparam \memoryH|ROM_structure~10 .lut_mask = 64'hA50AA50AAAAAAAAA;
defparam \memoryH|ROM_structure~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N51
cyclonev_lcell_comb \memoryH|ROM_structure~11 (
// Equation(s):
// \memoryH|ROM_structure~11_combout  = ( \memoryH|ROM_structure~10_combout  & ( (!\size_comp|LessThan0~0_combout  & (!\j_mux|re_out[4]~4_combout )) # (\size_comp|LessThan0~0_combout  & ((!\i_minus_j|Add0~17_sumout ))) ) )

	.dataa(gnd),
	.datab(!\size_comp|LessThan0~0_combout ),
	.datac(!\j_mux|re_out[4]~4_combout ),
	.datad(!\i_minus_j|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\memoryH|ROM_structure~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memoryH|ROM_structure~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memoryH|ROM_structure~11 .extended_lut = "off";
defparam \memoryH|ROM_structure~11 .lut_mask = 64'h00000000F3C0F3C0;
defparam \memoryH|ROM_structure~11 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \dataY[0]~input (
	.i(dataY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataY[0]~input_o ));
// synopsys translate_off
defparam \dataY[0]~input .bus_hold = "false";
defparam \dataY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \dataY[1]~input (
	.i(dataY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataY[1]~input_o ));
// synopsys translate_off
defparam \dataY[1]~input .bus_hold = "false";
defparam \dataY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \dataY[2]~input (
	.i(dataY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataY[2]~input_o ));
// synopsys translate_off
defparam \dataY[2]~input .bus_hold = "false";
defparam \dataY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \dataY[3]~input (
	.i(dataY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataY[3]~input_o ));
// synopsys translate_off
defparam \dataY[3]~input .bus_hold = "false";
defparam \dataY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \dataY[4]~input (
	.i(dataY[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataY[4]~input_o ));
// synopsys translate_off
defparam \dataY[4]~input .bus_hold = "false";
defparam \dataY[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \dataY[5]~input (
	.i(dataY[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataY[5]~input_o ));
// synopsys translate_off
defparam \dataY[5]~input .bus_hold = "false";
defparam \dataY[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \dataY[6]~input (
	.i(dataY[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataY[6]~input_o ));
// synopsys translate_off
defparam \dataY[6]~input .bus_hold = "false";
defparam \dataY[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \dataY[7]~input (
	.i(dataY[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataY[7]~input_o ));
// synopsys translate_off
defparam \dataY[7]~input .bus_hold = "false";
defparam \dataY[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSP_X86_Y2_N0
cyclonev_mac \currentZ_mult|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,\memoryH|ROM_structure~11_combout ,\memoryH|ROM_structure~9_combout ,\memoryH|ROM_structure~7_combout ,\memoryH|ROM_structure~5_combout ,\memoryH|ROM_structure~3_combout ,\memoryH|ROM_structure~1_combout }),
	.ay({\dataY[7]~input_o ,\dataY[7]~input_o ,\dataY[6]~input_o ,\dataY[5]~input_o ,\dataY[4]~input_o ,\dataY[3]~input_o ,\dataY[2]~input_o ,\dataY[1]~input_o ,\dataY[0]~input_o }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.by({\dataY[7]~input_o ,\dataY[7]~input_o ,\dataY[7]~input_o ,\dataY[7]~input_o ,\dataY[7]~input_o ,\dataY[7]~input_o ,\dataY[7]~input_o ,\dataY[7]~input_o ,\dataY[7]~input_o }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\currentZ_mult|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \currentZ_mult|Mult0~mac .accumulate_clock = "none";
defparam \currentZ_mult|Mult0~mac .ax_clock = "0";
defparam \currentZ_mult|Mult0~mac .ax_width = 9;
defparam \currentZ_mult|Mult0~mac .ay_scan_in_clock = "none";
defparam \currentZ_mult|Mult0~mac .ay_scan_in_width = 9;
defparam \currentZ_mult|Mult0~mac .ay_use_scan_in = "false";
defparam \currentZ_mult|Mult0~mac .az_clock = "none";
defparam \currentZ_mult|Mult0~mac .bx_clock = "0";
defparam \currentZ_mult|Mult0~mac .bx_width = 9;
defparam \currentZ_mult|Mult0~mac .by_clock = "none";
defparam \currentZ_mult|Mult0~mac .by_use_scan_in = "false";
defparam \currentZ_mult|Mult0~mac .by_width = 9;
defparam \currentZ_mult|Mult0~mac .bz_clock = "none";
defparam \currentZ_mult|Mult0~mac .coef_a_0 = 0;
defparam \currentZ_mult|Mult0~mac .coef_a_1 = 0;
defparam \currentZ_mult|Mult0~mac .coef_a_2 = 0;
defparam \currentZ_mult|Mult0~mac .coef_a_3 = 0;
defparam \currentZ_mult|Mult0~mac .coef_a_4 = 0;
defparam \currentZ_mult|Mult0~mac .coef_a_5 = 0;
defparam \currentZ_mult|Mult0~mac .coef_a_6 = 0;
defparam \currentZ_mult|Mult0~mac .coef_a_7 = 0;
defparam \currentZ_mult|Mult0~mac .coef_b_0 = 0;
defparam \currentZ_mult|Mult0~mac .coef_b_1 = 0;
defparam \currentZ_mult|Mult0~mac .coef_b_2 = 0;
defparam \currentZ_mult|Mult0~mac .coef_b_3 = 0;
defparam \currentZ_mult|Mult0~mac .coef_b_4 = 0;
defparam \currentZ_mult|Mult0~mac .coef_b_5 = 0;
defparam \currentZ_mult|Mult0~mac .coef_b_6 = 0;
defparam \currentZ_mult|Mult0~mac .coef_b_7 = 0;
defparam \currentZ_mult|Mult0~mac .coef_sel_a_clock = "none";
defparam \currentZ_mult|Mult0~mac .coef_sel_b_clock = "none";
defparam \currentZ_mult|Mult0~mac .delay_scan_out_ay = "false";
defparam \currentZ_mult|Mult0~mac .delay_scan_out_by = "false";
defparam \currentZ_mult|Mult0~mac .enable_double_accum = "false";
defparam \currentZ_mult|Mult0~mac .load_const_clock = "none";
defparam \currentZ_mult|Mult0~mac .load_const_value = 0;
defparam \currentZ_mult|Mult0~mac .mode_sub_location = 0;
defparam \currentZ_mult|Mult0~mac .negate_clock = "none";
defparam \currentZ_mult|Mult0~mac .operand_source_max = "input";
defparam \currentZ_mult|Mult0~mac .operand_source_may = "input";
defparam \currentZ_mult|Mult0~mac .operand_source_mbx = "input";
defparam \currentZ_mult|Mult0~mac .operand_source_mby = "input";
defparam \currentZ_mult|Mult0~mac .operation_mode = "m9x9";
defparam \currentZ_mult|Mult0~mac .output_clock = "none";
defparam \currentZ_mult|Mult0~mac .preadder_subtract_a = "false";
defparam \currentZ_mult|Mult0~mac .preadder_subtract_b = "false";
defparam \currentZ_mult|Mult0~mac .result_a_width = 64;
defparam \currentZ_mult|Mult0~mac .signed_max = "true";
defparam \currentZ_mult|Mult0~mac .signed_may = "true";
defparam \currentZ_mult|Mult0~mac .signed_mbx = "false";
defparam \currentZ_mult|Mult0~mac .signed_mby = "false";
defparam \currentZ_mult|Mult0~mac .sub_clock = "none";
defparam \currentZ_mult|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N0
cyclonev_lcell_comb \currentZ_sum|Add0~1 (
// Equation(s):
// \currentZ_sum|Add0~1_sumout  = SUM(( \currentZ_mult|re_out [0] ) + ( \currentZ_reg|data_o [0] ) + ( !VCC ))
// \currentZ_sum|Add0~2  = CARRY(( \currentZ_mult|re_out [0] ) + ( \currentZ_reg|data_o [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\currentZ_reg|data_o [0]),
	.datad(!\currentZ_mult|re_out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\currentZ_sum|Add0~1_sumout ),
	.cout(\currentZ_sum|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \currentZ_sum|Add0~1 .extended_lut = "off";
defparam \currentZ_sum|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \currentZ_sum|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N48
cyclonev_lcell_comb \currentZ_reg|data_o[6]~0 (
// Equation(s):
// \currentZ_reg|data_o[6]~0_combout  = ( \FSM|cunrrentZ_clr~q  ) # ( !\FSM|cunrrentZ_clr~q  & ( \FSM|currentZ_en~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|currentZ_en~q ),
	.datad(gnd),
	.datae(!\FSM|cunrrentZ_clr~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\currentZ_reg|data_o[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \currentZ_reg|data_o[6]~0 .extended_lut = "off";
defparam \currentZ_reg|data_o[6]~0 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \currentZ_reg|data_o[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N2
dffeas \currentZ_reg|data_o[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\currentZ_sum|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\currentZ_reg|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentZ_reg|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \currentZ_reg|data_o[0] .is_wysiwyg = "true";
defparam \currentZ_reg|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N3
cyclonev_lcell_comb \currentZ_sum|Add0~5 (
// Equation(s):
// \currentZ_sum|Add0~5_sumout  = SUM(( \currentZ_reg|data_o [1] ) + ( \currentZ_mult|re_out [1] ) + ( \currentZ_sum|Add0~2  ))
// \currentZ_sum|Add0~6  = CARRY(( \currentZ_reg|data_o [1] ) + ( \currentZ_mult|re_out [1] ) + ( \currentZ_sum|Add0~2  ))

	.dataa(!\currentZ_reg|data_o [1]),
	.datab(gnd),
	.datac(!\currentZ_mult|re_out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\currentZ_sum|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\currentZ_sum|Add0~5_sumout ),
	.cout(\currentZ_sum|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \currentZ_sum|Add0~5 .extended_lut = "off";
defparam \currentZ_sum|Add0~5 .lut_mask = 64'h0000F0F000005555;
defparam \currentZ_sum|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N5
dffeas \currentZ_reg|data_o[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\currentZ_sum|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\currentZ_reg|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentZ_reg|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \currentZ_reg|data_o[1] .is_wysiwyg = "true";
defparam \currentZ_reg|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N6
cyclonev_lcell_comb \currentZ_sum|Add0~9 (
// Equation(s):
// \currentZ_sum|Add0~9_sumout  = SUM(( \currentZ_reg|data_o [2] ) + ( \currentZ_mult|re_out [2] ) + ( \currentZ_sum|Add0~6  ))
// \currentZ_sum|Add0~10  = CARRY(( \currentZ_reg|data_o [2] ) + ( \currentZ_mult|re_out [2] ) + ( \currentZ_sum|Add0~6  ))

	.dataa(gnd),
	.datab(!\currentZ_reg|data_o [2]),
	.datac(!\currentZ_mult|re_out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\currentZ_sum|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\currentZ_sum|Add0~9_sumout ),
	.cout(\currentZ_sum|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \currentZ_sum|Add0~9 .extended_lut = "off";
defparam \currentZ_sum|Add0~9 .lut_mask = 64'h0000F0F000003333;
defparam \currentZ_sum|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N8
dffeas \currentZ_reg|data_o[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\currentZ_sum|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\currentZ_reg|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentZ_reg|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \currentZ_reg|data_o[2] .is_wysiwyg = "true";
defparam \currentZ_reg|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N9
cyclonev_lcell_comb \currentZ_sum|Add0~13 (
// Equation(s):
// \currentZ_sum|Add0~13_sumout  = SUM(( \currentZ_mult|re_out [3] ) + ( \currentZ_reg|data_o [3] ) + ( \currentZ_sum|Add0~10  ))
// \currentZ_sum|Add0~14  = CARRY(( \currentZ_mult|re_out [3] ) + ( \currentZ_reg|data_o [3] ) + ( \currentZ_sum|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\currentZ_reg|data_o [3]),
	.datad(!\currentZ_mult|re_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\currentZ_sum|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\currentZ_sum|Add0~13_sumout ),
	.cout(\currentZ_sum|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \currentZ_sum|Add0~13 .extended_lut = "off";
defparam \currentZ_sum|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \currentZ_sum|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N11
dffeas \currentZ_reg|data_o[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\currentZ_sum|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\currentZ_reg|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentZ_reg|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \currentZ_reg|data_o[3] .is_wysiwyg = "true";
defparam \currentZ_reg|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N12
cyclonev_lcell_comb \currentZ_sum|Add0~17 (
// Equation(s):
// \currentZ_sum|Add0~17_sumout  = SUM(( \currentZ_mult|re_out [4] ) + ( \currentZ_reg|data_o [4] ) + ( \currentZ_sum|Add0~14  ))
// \currentZ_sum|Add0~18  = CARRY(( \currentZ_mult|re_out [4] ) + ( \currentZ_reg|data_o [4] ) + ( \currentZ_sum|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\currentZ_mult|re_out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\currentZ_reg|data_o [4]),
	.datag(gnd),
	.cin(\currentZ_sum|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\currentZ_sum|Add0~17_sumout ),
	.cout(\currentZ_sum|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \currentZ_sum|Add0~17 .extended_lut = "off";
defparam \currentZ_sum|Add0~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \currentZ_sum|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N14
dffeas \currentZ_reg|data_o[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\currentZ_sum|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\currentZ_reg|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentZ_reg|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \currentZ_reg|data_o[4] .is_wysiwyg = "true";
defparam \currentZ_reg|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N15
cyclonev_lcell_comb \currentZ_sum|Add0~21 (
// Equation(s):
// \currentZ_sum|Add0~21_sumout  = SUM(( \currentZ_reg|data_o [5] ) + ( \currentZ_mult|re_out [5] ) + ( \currentZ_sum|Add0~18  ))
// \currentZ_sum|Add0~22  = CARRY(( \currentZ_reg|data_o [5] ) + ( \currentZ_mult|re_out [5] ) + ( \currentZ_sum|Add0~18  ))

	.dataa(gnd),
	.datab(!\currentZ_reg|data_o [5]),
	.datac(!\currentZ_mult|re_out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\currentZ_sum|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\currentZ_sum|Add0~21_sumout ),
	.cout(\currentZ_sum|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \currentZ_sum|Add0~21 .extended_lut = "off";
defparam \currentZ_sum|Add0~21 .lut_mask = 64'h0000F0F000003333;
defparam \currentZ_sum|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N17
dffeas \currentZ_reg|data_o[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\currentZ_sum|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\currentZ_reg|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentZ_reg|data_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \currentZ_reg|data_o[5] .is_wysiwyg = "true";
defparam \currentZ_reg|data_o[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N18
cyclonev_lcell_comb \currentZ_sum|Add0~25 (
// Equation(s):
// \currentZ_sum|Add0~25_sumout  = SUM(( \currentZ_reg|data_o [6] ) + ( \currentZ_mult|re_out [6] ) + ( \currentZ_sum|Add0~22  ))
// \currentZ_sum|Add0~26  = CARRY(( \currentZ_reg|data_o [6] ) + ( \currentZ_mult|re_out [6] ) + ( \currentZ_sum|Add0~22  ))

	.dataa(!\currentZ_reg|data_o [6]),
	.datab(gnd),
	.datac(!\currentZ_mult|re_out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\currentZ_sum|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\currentZ_sum|Add0~25_sumout ),
	.cout(\currentZ_sum|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \currentZ_sum|Add0~25 .extended_lut = "off";
defparam \currentZ_sum|Add0~25 .lut_mask = 64'h0000F0F000005555;
defparam \currentZ_sum|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N20
dffeas \currentZ_reg|data_o[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\currentZ_sum|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\currentZ_reg|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentZ_reg|data_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \currentZ_reg|data_o[6] .is_wysiwyg = "true";
defparam \currentZ_reg|data_o[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N21
cyclonev_lcell_comb \currentZ_sum|Add0~29 (
// Equation(s):
// \currentZ_sum|Add0~29_sumout  = SUM(( \currentZ_mult|re_out [7] ) + ( \currentZ_reg|data_o [7] ) + ( \currentZ_sum|Add0~26  ))
// \currentZ_sum|Add0~30  = CARRY(( \currentZ_mult|re_out [7] ) + ( \currentZ_reg|data_o [7] ) + ( \currentZ_sum|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\currentZ_reg|data_o [7]),
	.datad(!\currentZ_mult|re_out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\currentZ_sum|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\currentZ_sum|Add0~29_sumout ),
	.cout(\currentZ_sum|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \currentZ_sum|Add0~29 .extended_lut = "off";
defparam \currentZ_sum|Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \currentZ_sum|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N23
dffeas \currentZ_reg|data_o[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\currentZ_sum|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\currentZ_reg|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentZ_reg|data_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \currentZ_reg|data_o[7] .is_wysiwyg = "true";
defparam \currentZ_reg|data_o[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N24
cyclonev_lcell_comb \currentZ_sum|Add0~33 (
// Equation(s):
// \currentZ_sum|Add0~33_sumout  = SUM(( \currentZ_mult|re_out [8] ) + ( \currentZ_reg|data_o [8] ) + ( \currentZ_sum|Add0~30  ))
// \currentZ_sum|Add0~34  = CARRY(( \currentZ_mult|re_out [8] ) + ( \currentZ_reg|data_o [8] ) + ( \currentZ_sum|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\currentZ_reg|data_o [8]),
	.datad(!\currentZ_mult|re_out [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\currentZ_sum|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\currentZ_sum|Add0~33_sumout ),
	.cout(\currentZ_sum|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \currentZ_sum|Add0~33 .extended_lut = "off";
defparam \currentZ_sum|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \currentZ_sum|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N26
dffeas \currentZ_reg|data_o[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\currentZ_sum|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\currentZ_reg|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentZ_reg|data_o [8]),
	.prn(vcc));
// synopsys translate_off
defparam \currentZ_reg|data_o[8] .is_wysiwyg = "true";
defparam \currentZ_reg|data_o[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N27
cyclonev_lcell_comb \currentZ_sum|Add0~37 (
// Equation(s):
// \currentZ_sum|Add0~37_sumout  = SUM(( \currentZ_reg|data_o [9] ) + ( \currentZ_mult|re_out [9] ) + ( \currentZ_sum|Add0~34  ))
// \currentZ_sum|Add0~38  = CARRY(( \currentZ_reg|data_o [9] ) + ( \currentZ_mult|re_out [9] ) + ( \currentZ_sum|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\currentZ_mult|re_out [9]),
	.datad(!\currentZ_reg|data_o [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\currentZ_sum|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\currentZ_sum|Add0~37_sumout ),
	.cout(\currentZ_sum|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \currentZ_sum|Add0~37 .extended_lut = "off";
defparam \currentZ_sum|Add0~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \currentZ_sum|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N29
dffeas \currentZ_reg|data_o[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\currentZ_sum|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\currentZ_reg|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentZ_reg|data_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \currentZ_reg|data_o[9] .is_wysiwyg = "true";
defparam \currentZ_reg|data_o[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N30
cyclonev_lcell_comb \currentZ_sum|Add0~41 (
// Equation(s):
// \currentZ_sum|Add0~41_sumout  = SUM(( \currentZ_reg|data_o [10] ) + ( \currentZ_mult|re_out [10] ) + ( \currentZ_sum|Add0~38  ))
// \currentZ_sum|Add0~42  = CARRY(( \currentZ_reg|data_o [10] ) + ( \currentZ_mult|re_out [10] ) + ( \currentZ_sum|Add0~38  ))

	.dataa(gnd),
	.datab(!\currentZ_reg|data_o [10]),
	.datac(!\currentZ_mult|re_out [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\currentZ_sum|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\currentZ_sum|Add0~41_sumout ),
	.cout(\currentZ_sum|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \currentZ_sum|Add0~41 .extended_lut = "off";
defparam \currentZ_sum|Add0~41 .lut_mask = 64'h0000F0F000003333;
defparam \currentZ_sum|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N32
dffeas \currentZ_reg|data_o[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\currentZ_sum|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\currentZ_reg|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentZ_reg|data_o [10]),
	.prn(vcc));
// synopsys translate_off
defparam \currentZ_reg|data_o[10] .is_wysiwyg = "true";
defparam \currentZ_reg|data_o[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N33
cyclonev_lcell_comb \currentZ_sum|Add0~45 (
// Equation(s):
// \currentZ_sum|Add0~45_sumout  = SUM(( \currentZ_mult|re_out [11] ) + ( \currentZ_reg|data_o [11] ) + ( \currentZ_sum|Add0~42  ))
// \currentZ_sum|Add0~46  = CARRY(( \currentZ_mult|re_out [11] ) + ( \currentZ_reg|data_o [11] ) + ( \currentZ_sum|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\currentZ_mult|re_out [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\currentZ_reg|data_o [11]),
	.datag(gnd),
	.cin(\currentZ_sum|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\currentZ_sum|Add0~45_sumout ),
	.cout(\currentZ_sum|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \currentZ_sum|Add0~45 .extended_lut = "off";
defparam \currentZ_sum|Add0~45 .lut_mask = 64'h0000FF0000000F0F;
defparam \currentZ_sum|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N35
dffeas \currentZ_reg|data_o[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\currentZ_sum|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\currentZ_reg|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentZ_reg|data_o [11]),
	.prn(vcc));
// synopsys translate_off
defparam \currentZ_reg|data_o[11] .is_wysiwyg = "true";
defparam \currentZ_reg|data_o[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N36
cyclonev_lcell_comb \currentZ_sum|Add0~49 (
// Equation(s):
// \currentZ_sum|Add0~49_sumout  = SUM(( \currentZ_reg|data_o [12] ) + ( \currentZ_mult|re_out [12] ) + ( \currentZ_sum|Add0~46  ))
// \currentZ_sum|Add0~50  = CARRY(( \currentZ_reg|data_o [12] ) + ( \currentZ_mult|re_out [12] ) + ( \currentZ_sum|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\currentZ_mult|re_out [12]),
	.datad(!\currentZ_reg|data_o [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\currentZ_sum|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\currentZ_sum|Add0~49_sumout ),
	.cout(\currentZ_sum|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \currentZ_sum|Add0~49 .extended_lut = "off";
defparam \currentZ_sum|Add0~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \currentZ_sum|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N38
dffeas \currentZ_reg|data_o[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\currentZ_sum|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\currentZ_reg|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentZ_reg|data_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \currentZ_reg|data_o[12] .is_wysiwyg = "true";
defparam \currentZ_reg|data_o[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N39
cyclonev_lcell_comb \currentZ_sum|Add0~53 (
// Equation(s):
// \currentZ_sum|Add0~53_sumout  = SUM(( \currentZ_mult|re_out [13] ) + ( \currentZ_reg|data_o [13] ) + ( \currentZ_sum|Add0~50  ))
// \currentZ_sum|Add0~54  = CARRY(( \currentZ_mult|re_out [13] ) + ( \currentZ_reg|data_o [13] ) + ( \currentZ_sum|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\currentZ_reg|data_o [13]),
	.datad(!\currentZ_mult|re_out [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\currentZ_sum|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\currentZ_sum|Add0~53_sumout ),
	.cout(\currentZ_sum|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \currentZ_sum|Add0~53 .extended_lut = "off";
defparam \currentZ_sum|Add0~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \currentZ_sum|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N41
dffeas \currentZ_reg|data_o[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\currentZ_sum|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\currentZ_reg|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentZ_reg|data_o [13]),
	.prn(vcc));
// synopsys translate_off
defparam \currentZ_reg|data_o[13] .is_wysiwyg = "true";
defparam \currentZ_reg|data_o[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N42
cyclonev_lcell_comb \currentZ_sum|Add0~57 (
// Equation(s):
// \currentZ_sum|Add0~57_sumout  = SUM(( \currentZ_mult|re_out [14] ) + ( \currentZ_reg|data_o [14] ) + ( \currentZ_sum|Add0~54  ))
// \currentZ_sum|Add0~58  = CARRY(( \currentZ_mult|re_out [14] ) + ( \currentZ_reg|data_o [14] ) + ( \currentZ_sum|Add0~54  ))

	.dataa(gnd),
	.datab(!\currentZ_mult|re_out [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\currentZ_reg|data_o [14]),
	.datag(gnd),
	.cin(\currentZ_sum|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\currentZ_sum|Add0~57_sumout ),
	.cout(\currentZ_sum|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \currentZ_sum|Add0~57 .extended_lut = "off";
defparam \currentZ_sum|Add0~57 .lut_mask = 64'h0000FF0000003333;
defparam \currentZ_sum|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N44
dffeas \currentZ_reg|data_o[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\currentZ_sum|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\currentZ_reg|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentZ_reg|data_o [14]),
	.prn(vcc));
// synopsys translate_off
defparam \currentZ_reg|data_o[14] .is_wysiwyg = "true";
defparam \currentZ_reg|data_o[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N45
cyclonev_lcell_comb \currentZ_sum|Add0~61 (
// Equation(s):
// \currentZ_sum|Add0~61_sumout  = SUM(( \currentZ_reg|data_o [15] ) + ( \currentZ_mult|re_out [15] ) + ( \currentZ_sum|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\currentZ_mult|re_out [15]),
	.datad(!\currentZ_reg|data_o [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\currentZ_sum|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\currentZ_sum|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \currentZ_sum|Add0~61 .extended_lut = "off";
defparam \currentZ_sum|Add0~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \currentZ_sum|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N47
dffeas \currentZ_reg|data_o[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\currentZ_sum|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\currentZ_reg|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentZ_reg|data_o [15]),
	.prn(vcc));
// synopsys translate_off
defparam \currentZ_reg|data_o[15] .is_wysiwyg = "true";
defparam \currentZ_reg|data_o[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N49
dffeas \FSM|writeZ (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|Selector4~1_combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|writeZ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|writeZ .is_wysiwyg = "true";
defparam \FSM|writeZ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N9
cyclonev_lcell_comb \i_comp|LessThan0~5 (
// Equation(s):
// \i_comp|LessThan0~5_combout  = ( \sizeY[1]~input_o  & ( (!\FSM|sel_i~q  & ((!\i_reg|data_o [0] & (\i_reg|data_o [1])) # (\i_reg|data_o [0] & (!\i_reg|data_o [1] & !\sizeY[0]~input_o )))) ) ) # ( !\sizeY[1]~input_o  & ( (!\sizeY[0]~input_o ) # 
// ((!\FSM|sel_i~q  & ((!\i_reg|data_o [0]) # (!\i_reg|data_o [1])))) ) )

	.dataa(!\i_reg|data_o [0]),
	.datab(!\FSM|sel_i~q ),
	.datac(!\i_reg|data_o [1]),
	.datad(!\sizeY[0]~input_o ),
	.datae(gnd),
	.dataf(!\sizeY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_comp|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_comp|LessThan0~5 .extended_lut = "off";
defparam \i_comp|LessThan0~5 .lut_mask = 64'hFFC8FFC848084808;
defparam \i_comp|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N27
cyclonev_lcell_comb \i_comp|LessThan0~6 (
// Equation(s):
// \i_comp|LessThan0~6_combout  = ( \i_comp|LessThan0~5_combout  & ( (!\sizeY[3]~input_o  & (!\i_mux|re_out[3]~0_combout  & ((!\i_mux|re_out[2]~1_combout ) # (\sizeY[2]~input_o )))) # (\sizeY[3]~input_o  & (!\sizeY[2]~input_o  & ((!\i_mux|re_out[3]~0_combout 
// ) # (!\i_mux|re_out[2]~1_combout )))) ) ) # ( !\i_comp|LessThan0~5_combout  & ( (!\sizeY[3]~input_o  & ((!\i_mux|re_out[3]~0_combout ) # ((\sizeY[2]~input_o  & !\i_mux|re_out[2]~1_combout )))) # (\sizeY[3]~input_o  & ((!\sizeY[2]~input_o ) # 
// ((!\i_mux|re_out[3]~0_combout  & !\i_mux|re_out[2]~1_combout )))) ) )

	.dataa(!\i_mux|re_out[3]~0_combout ),
	.datab(!\sizeY[3]~input_o ),
	.datac(!\sizeY[2]~input_o ),
	.datad(!\i_mux|re_out[2]~1_combout ),
	.datae(gnd),
	.dataf(!\i_comp|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_comp|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_comp|LessThan0~6 .extended_lut = "off";
defparam \i_comp|LessThan0~6 .lut_mask = 64'hBEB8BEB8B828B828;
defparam \i_comp|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N6
cyclonev_lcell_comb \FSM|WideOr5 (
// Equation(s):
// \FSM|WideOr5~combout  = ( \i_comp|LessThan0~6_combout  & ( \FSM|Selector1~0_combout  & ( (!\FSM|Selector6~0_combout  & \FSM|Selector0~0_combout ) ) ) ) # ( !\i_comp|LessThan0~6_combout  & ( \FSM|Selector1~0_combout  & ( (!\FSM|Selector6~0_combout  & 
// \FSM|Selector0~0_combout ) ) ) ) # ( \i_comp|LessThan0~6_combout  & ( !\FSM|Selector1~0_combout  & ( (!\FSM|Selector6~0_combout  & (\FSM|Selector0~0_combout  & ((\i_comp|LessThan0~4_combout ) # (\i_comp|LessThan0~3_combout )))) ) ) ) # ( 
// !\i_comp|LessThan0~6_combout  & ( !\FSM|Selector1~0_combout  & ( (!\FSM|Selector6~0_combout  & (\i_comp|LessThan0~4_combout  & \FSM|Selector0~0_combout )) ) ) )

	.dataa(!\FSM|Selector6~0_combout ),
	.datab(!\i_comp|LessThan0~3_combout ),
	.datac(!\i_comp|LessThan0~4_combout ),
	.datad(!\FSM|Selector0~0_combout ),
	.datae(!\i_comp|LessThan0~6_combout ),
	.dataf(!\FSM|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|WideOr5 .extended_lut = "off";
defparam \FSM|WideOr5 .lut_mask = 64'h000A002A00AA00AA;
defparam \FSM|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N7
dffeas \FSM|busy (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|WideOr5~combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|busy .is_wysiwyg = "true";
defparam \FSM|busy .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N14
dffeas \FSM|done (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|Selector5~0_combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|done .is_wysiwyg = "true";
defparam \FSM|done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
