# 4-stage-Pipelined-Data-Path
Pipelined Data Path with Register Bank, ALU, and Memory Integration
