Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov 11 11:41:15 2022
| Host         : Richi-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_RECIEVE_timing_summary_routed.rpt -pb TOP_RECIEVE_timing_summary_routed.pb -rpx TOP_RECIEVE_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_RECIEVE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line69/clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.859        0.000                      0                   89        0.203        0.000                      0                   89        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.859        0.000                      0                   89        0.203        0.000                      0                   89        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 nolabel_line69/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line69/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 2.013ns (48.685%)  route 2.122ns (51.315%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.726     5.329    nolabel_line69/CLK
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  nolabel_line69/counter_reg[0]/Q
                         net (fo=3, routed)           0.994     6.779    nolabel_line69/counter_reg_n_0_[0]
    SLICE_X0Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.359 r  nolabel_line69/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.359    nolabel_line69/counter_reg[4]_i_2_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  nolabel_line69/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.473    nolabel_line69/counter_reg[8]_i_2_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  nolabel_line69/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    nolabel_line69/counter_reg[12]_i_2_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  nolabel_line69/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    nolabel_line69/counter_reg[16]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.815 r  nolabel_line69/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.815    nolabel_line69/counter_reg[20]_i_2_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.037 r  nolabel_line69/counter_reg[24]_i_2/O[0]
                         net (fo=1, routed)           1.128     9.164    nolabel_line69/counter_reg[24]_i_2_n_7
    SLICE_X1Y97          LUT4 (Prop_lut4_I3_O)        0.299     9.463 r  nolabel_line69/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.463    nolabel_line69/counter[21]
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.606    15.029    nolabel_line69/CLK
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[21]/C
                         clock pessimism              0.300    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)        0.029    15.322    nolabel_line69/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             6.049ns  (required time - arrival time)
  Source:                 nolabel_line69/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line69/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.828ns (21.131%)  route 3.090ns (78.869%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.726     5.329    nolabel_line69/CLK
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  nolabel_line69/counter_reg[21]/Q
                         net (fo=2, routed)           0.965     6.750    nolabel_line69/counter_reg_n_0_[21]
    SLICE_X2Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.874 r  nolabel_line69/counter[26]_i_6/O
                         net (fo=1, routed)           0.805     7.679    nolabel_line69/counter[26]_i_6_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I3_O)        0.124     7.803 r  nolabel_line69/counter[26]_i_2/O
                         net (fo=27, routed)          1.320     9.123    nolabel_line69/counter[26]_i_2_n_0
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.124     9.247 r  nolabel_line69/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.247    nolabel_line69/counter[5]
    SLICE_X1Y93          FDRE                                         r  nolabel_line69/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.605    15.028    nolabel_line69/CLK
    SLICE_X1Y93          FDRE                                         r  nolabel_line69/counter_reg[5]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.029    15.296    nolabel_line69/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  6.049    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 nolabel_line69/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line69/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.828ns (21.131%)  route 3.090ns (78.869%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.726     5.329    nolabel_line69/CLK
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  nolabel_line69/counter_reg[21]/Q
                         net (fo=2, routed)           0.965     6.750    nolabel_line69/counter_reg_n_0_[21]
    SLICE_X2Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.874 r  nolabel_line69/counter[26]_i_6/O
                         net (fo=1, routed)           0.805     7.679    nolabel_line69/counter[26]_i_6_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I3_O)        0.124     7.803 r  nolabel_line69/counter[26]_i_2/O
                         net (fo=27, routed)          1.320     9.123    nolabel_line69/counter[26]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     9.247 r  nolabel_line69/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.247    nolabel_line69/counter[2]
    SLICE_X1Y92          FDRE                                         r  nolabel_line69/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.604    15.027    nolabel_line69/CLK
    SLICE_X1Y92          FDRE                                         r  nolabel_line69/counter_reg[2]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.031    15.297    nolabel_line69/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.066ns  (required time - arrival time)
  Source:                 nolabel_line69/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line69/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.856ns (21.691%)  route 3.090ns (78.309%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.726     5.329    nolabel_line69/CLK
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  nolabel_line69/counter_reg[21]/Q
                         net (fo=2, routed)           0.965     6.750    nolabel_line69/counter_reg_n_0_[21]
    SLICE_X2Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.874 r  nolabel_line69/counter[26]_i_6/O
                         net (fo=1, routed)           0.805     7.679    nolabel_line69/counter[26]_i_6_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I3_O)        0.124     7.803 r  nolabel_line69/counter[26]_i_2/O
                         net (fo=27, routed)          1.320     9.123    nolabel_line69/counter[26]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.152     9.275 r  nolabel_line69/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.275    nolabel_line69/counter[4]
    SLICE_X1Y92          FDRE                                         r  nolabel_line69/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.604    15.027    nolabel_line69/CLK
    SLICE_X1Y92          FDRE                                         r  nolabel_line69/counter_reg[4]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.075    15.341    nolabel_line69/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  6.066    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 nolabel_line69/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line69/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.856ns (21.690%)  route 3.090ns (78.310%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.726     5.329    nolabel_line69/CLK
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  nolabel_line69/counter_reg[21]/Q
                         net (fo=2, routed)           0.965     6.750    nolabel_line69/counter_reg_n_0_[21]
    SLICE_X2Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.874 r  nolabel_line69/counter[26]_i_6/O
                         net (fo=1, routed)           0.805     7.679    nolabel_line69/counter[26]_i_6_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I3_O)        0.124     7.803 r  nolabel_line69/counter[26]_i_2/O
                         net (fo=27, routed)          1.320     9.123    nolabel_line69/counter[26]_i_2_n_0
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.152     9.275 r  nolabel_line69/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.275    nolabel_line69/counter[7]
    SLICE_X1Y93          FDRE                                         r  nolabel_line69/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.605    15.028    nolabel_line69/CLK
    SLICE_X1Y93          FDRE                                         r  nolabel_line69/counter_reg[7]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.075    15.342    nolabel_line69/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 nolabel_line69/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line69/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 1.787ns (46.051%)  route 2.094ns (53.949%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.726     5.329    nolabel_line69/CLK
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  nolabel_line69/counter_reg[0]/Q
                         net (fo=3, routed)           0.994     6.779    nolabel_line69/counter_reg_n_0_[0]
    SLICE_X0Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.359 r  nolabel_line69/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.359    nolabel_line69/counter_reg[4]_i_2_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  nolabel_line69/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.473    nolabel_line69/counter_reg[8]_i_2_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.807 r  nolabel_line69/counter_reg[12]_i_2/O[1]
                         net (fo=1, routed)           1.100     8.906    nolabel_line69/counter_reg[12]_i_2_n_6
    SLICE_X1Y94          LUT4 (Prop_lut4_I3_O)        0.303     9.209 r  nolabel_line69/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.209    nolabel_line69/counter[10]
    SLICE_X1Y94          FDRE                                         r  nolabel_line69/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.605    15.028    nolabel_line69/CLK
    SLICE_X1Y94          FDRE                                         r  nolabel_line69/counter_reg[10]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y94          FDRE (Setup_fdre_C_D)        0.031    15.298    nolabel_line69/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 nolabel_line69/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line69/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 2.272ns (58.026%)  route 1.643ns (41.974%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.726     5.329    nolabel_line69/CLK
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  nolabel_line69/counter_reg[0]/Q
                         net (fo=3, routed)           0.994     6.779    nolabel_line69/counter_reg_n_0_[0]
    SLICE_X0Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.359 r  nolabel_line69/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.359    nolabel_line69/counter_reg[4]_i_2_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  nolabel_line69/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.473    nolabel_line69/counter_reg[8]_i_2_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  nolabel_line69/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    nolabel_line69/counter_reg[12]_i_2_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  nolabel_line69/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    nolabel_line69/counter_reg[16]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.815 r  nolabel_line69/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.815    nolabel_line69/counter_reg[20]_i_2_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.929 r  nolabel_line69/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.929    nolabel_line69/counter_reg[24]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.263 r  nolabel_line69/counter_reg[26]_i_5/O[1]
                         net (fo=1, routed)           0.649     8.912    nolabel_line69/counter_reg[26]_i_5_n_6
    SLICE_X1Y97          LUT4 (Prop_lut4_I3_O)        0.332     9.244 r  nolabel_line69/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.244    nolabel_line69/counter[26]
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.606    15.029    nolabel_line69/CLK
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[26]/C
                         clock pessimism              0.300    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)        0.075    15.368    nolabel_line69/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 nolabel_line69/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line69/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 2.022ns (52.087%)  route 1.860ns (47.913%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.726     5.329    nolabel_line69/CLK
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  nolabel_line69/counter_reg[0]/Q
                         net (fo=3, routed)           0.994     6.779    nolabel_line69/counter_reg_n_0_[0]
    SLICE_X0Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.359 r  nolabel_line69/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.359    nolabel_line69/counter_reg[4]_i_2_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  nolabel_line69/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.473    nolabel_line69/counter_reg[8]_i_2_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  nolabel_line69/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    nolabel_line69/counter_reg[12]_i_2_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  nolabel_line69/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    nolabel_line69/counter_reg[16]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.014 r  nolabel_line69/counter_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.866     8.880    nolabel_line69/counter_reg[20]_i_2_n_4
    SLICE_X1Y96          LUT4 (Prop_lut4_I3_O)        0.331     9.211 r  nolabel_line69/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.211    nolabel_line69/counter[20]
    SLICE_X1Y96          FDRE                                         r  nolabel_line69/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.605    15.028    nolabel_line69/CLK
    SLICE_X1Y96          FDRE                                         r  nolabel_line69/counter_reg[20]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)        0.075    15.342    nolabel_line69/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 nolabel_line69/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line69/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.828ns (21.967%)  route 2.941ns (78.033%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.726     5.329    nolabel_line69/CLK
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  nolabel_line69/counter_reg[21]/Q
                         net (fo=2, routed)           0.965     6.750    nolabel_line69/counter_reg_n_0_[21]
    SLICE_X2Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.874 r  nolabel_line69/counter[26]_i_6/O
                         net (fo=1, routed)           0.805     7.679    nolabel_line69/counter[26]_i_6_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I3_O)        0.124     7.803 r  nolabel_line69/counter[26]_i_2/O
                         net (fo=27, routed)          1.171     8.974    nolabel_line69/counter[26]_i_2_n_0
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.124     9.098 r  nolabel_line69/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.098    nolabel_line69/counter[6]
    SLICE_X1Y93          FDRE                                         r  nolabel_line69/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.605    15.028    nolabel_line69/CLK
    SLICE_X1Y93          FDRE                                         r  nolabel_line69/counter_reg[6]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.031    15.298    nolabel_line69/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 nolabel_line69/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line69/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.856ns (22.542%)  route 2.941ns (77.458%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.726     5.329    nolabel_line69/CLK
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  nolabel_line69/counter_reg[21]/Q
                         net (fo=2, routed)           0.965     6.750    nolabel_line69/counter_reg_n_0_[21]
    SLICE_X2Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.874 r  nolabel_line69/counter[26]_i_6/O
                         net (fo=1, routed)           0.805     7.679    nolabel_line69/counter[26]_i_6_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I3_O)        0.124     7.803 r  nolabel_line69/counter[26]_i_2/O
                         net (fo=27, routed)          1.171     8.974    nolabel_line69/counter[26]_i_2_n_0
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.152     9.126 r  nolabel_line69/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.126    nolabel_line69/counter[8]
    SLICE_X1Y93          FDRE                                         r  nolabel_line69/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.605    15.028    nolabel_line69/CLK
    SLICE_X1Y93          FDRE                                         r  nolabel_line69/counter_reg[8]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.075    15.342    nolabel_line69/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  6.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.604     1.523    uart_basic_inst/uart_rx_blk/rx_sync_inst/CLK
    SLICE_X7Y98          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.128     1.651 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.068     1.719    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.099     1.818 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X7Y98          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.875     2.040    uart_basic_inst/uart_rx_blk/rx_sync_inst/CLK
    SLICE_X7Y98          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X7Y98          FDRE (Hold_fdre_C_D)         0.092     1.615    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uart_basic_inst/baud8_tick_blk/acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/baud8_tick_blk/acc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_basic_inst/baud8_tick_blk/CLK
    SLICE_X4Y94          FDRE                                         r  uart_basic_inst/baud8_tick_blk/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_basic_inst/baud8_tick_blk/acc_reg[5]/Q
                         net (fo=2, routed)           0.070     1.733    uart_basic_inst/baud8_tick_blk/acc[5]
    SLICE_X4Y94          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.860 r  uart_basic_inst/baud8_tick_blk/acc_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    uart_basic_inst/baud8_tick_blk/p_1_in[6]
    SLICE_X4Y94          FDRE                                         r  uart_basic_inst/baud8_tick_blk/acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.874     2.039    uart_basic_inst/baud8_tick_blk/CLK
    SLICE_X4Y94          FDRE                                         r  uart_basic_inst/baud8_tick_blk/acc_reg[6]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y94          FDRE (Hold_fdre_C_D)         0.105     1.627    uart_basic_inst/baud8_tick_blk/acc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart_basic_inst/baud8_tick_blk/acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/baud8_tick_blk/acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_basic_inst/baud8_tick_blk/CLK
    SLICE_X4Y96          FDRE                                         r  uart_basic_inst/baud8_tick_blk/acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_basic_inst/baud8_tick_blk/acc_reg[11]/Q
                         net (fo=2, routed)           0.076     1.740    uart_basic_inst/baud8_tick_blk/acc[11]
    SLICE_X4Y96          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.864 r  uart_basic_inst/baud8_tick_blk/acc_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.864    uart_basic_inst/baud8_tick_blk/p_1_in[12]
    SLICE_X4Y96          FDRE                                         r  uart_basic_inst/baud8_tick_blk/acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.874     2.039    uart_basic_inst/baud8_tick_blk/CLK
    SLICE_X4Y96          FDRE                                         r  uart_basic_inst/baud8_tick_blk/acc_reg[12]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.105     1.627    uart_basic_inst/baud8_tick_blk/acc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.155%)  route 0.163ns (43.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.604     1.523    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X6Y97          FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.163     1.851    uart_basic_inst/uart_rx_blk/rx_sync_inst/state__0[0]
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.045     1.896 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.896    uart_basic_inst/uart_rx_blk/rx_sync_inst_n_2
    SLICE_X6Y96          FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.874     2.039    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X6Y96          FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.120     1.658    uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 uart_basic_inst/baud8_tick_blk/acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/baud8_tick_blk/acc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.287ns (80.657%)  route 0.069ns (19.343%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_basic_inst/baud8_tick_blk/CLK
    SLICE_X4Y94          FDRE                                         r  uart_basic_inst/baud8_tick_blk/acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_basic_inst/baud8_tick_blk/acc_reg[4]/Q
                         net (fo=2, routed)           0.069     1.732    uart_basic_inst/baud8_tick_blk/acc[4]
    SLICE_X4Y94          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.878 r  uart_basic_inst/baud8_tick_blk/acc_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    uart_basic_inst/baud8_tick_blk/p_1_in[5]
    SLICE_X4Y94          FDRE                                         r  uart_basic_inst/baud8_tick_blk/acc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.874     2.039    uart_basic_inst/baud8_tick_blk/CLK
    SLICE_X4Y94          FDRE                                         r  uart_basic_inst/baud8_tick_blk/acc_reg[5]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y94          FDRE (Hold_fdre_C_D)         0.105     1.627    uart_basic_inst/baud8_tick_blk/acc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 uart_basic_inst/baud8_tick_blk/acc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/baud8_tick_blk/acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.287ns (80.657%)  route 0.069ns (19.343%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_basic_inst/baud8_tick_blk/CLK
    SLICE_X4Y95          FDRE                                         r  uart_basic_inst/baud8_tick_blk/acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_basic_inst/baud8_tick_blk/acc_reg[8]/Q
                         net (fo=2, routed)           0.069     1.732    uart_basic_inst/baud8_tick_blk/acc[8]
    SLICE_X4Y95          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.878 r  uart_basic_inst/baud8_tick_blk/acc_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    uart_basic_inst/baud8_tick_blk/p_1_in[9]
    SLICE_X4Y95          FDRE                                         r  uart_basic_inst/baud8_tick_blk/acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.874     2.039    uart_basic_inst/baud8_tick_blk/CLK
    SLICE_X4Y95          FDRE                                         r  uart_basic_inst/baud8_tick_blk/acc_reg[9]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.105     1.627    uart_basic_inst/baud8_tick_blk/acc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 nolabel_line69/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line69/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.183ns (51.481%)  route 0.172ns (48.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.605     1.524    nolabel_line69/CLK
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  nolabel_line69/counter_reg[0]/Q
                         net (fo=3, routed)           0.172     1.838    nolabel_line69/counter_reg_n_0_[0]
    SLICE_X1Y97          LUT1 (Prop_lut1_I0_O)        0.042     1.880 r  nolabel_line69/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    nolabel_line69/counter[0]
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.878     2.043    nolabel_line69/CLK
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[0]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.104     1.628    nolabel_line69/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 uart_basic_inst/baud8_tick_blk/acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/baud8_tick_blk/acc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.308ns (80.889%)  route 0.073ns (19.111%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_basic_inst/baud8_tick_blk/CLK
    SLICE_X4Y94          FDRE                                         r  uart_basic_inst/baud8_tick_blk/acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_basic_inst/baud8_tick_blk/acc_reg[6]/Q
                         net (fo=2, routed)           0.073     1.736    uart_basic_inst/baud8_tick_blk/acc[6]
    SLICE_X4Y94          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.849 r  uart_basic_inst/baud8_tick_blk/acc_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.849    uart_basic_inst/baud8_tick_blk/acc_reg[6]_i_1_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.903 r  uart_basic_inst/baud8_tick_blk/acc_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.903    uart_basic_inst/baud8_tick_blk/p_1_in[7]
    SLICE_X4Y95          FDRE                                         r  uart_basic_inst/baud8_tick_blk/acc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.874     2.039    uart_basic_inst/baud8_tick_blk/CLK
    SLICE_X4Y95          FDRE                                         r  uart_basic_inst/baud8_tick_blk/acc_reg[7]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.105     1.643    uart_basic_inst/baud8_tick_blk/acc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/stable_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/stable_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.604     1.523    uart_basic_inst/uart_rx_blk/rx_sync_inst/CLK
    SLICE_X7Y98          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/stable_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/stable_out_reg/Q
                         net (fo=5, routed)           0.168     1.833    uart_basic_inst/uart_rx_blk/rx_sync_inst/rx_bit
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.045     1.878 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/stable_out_i_1/O
                         net (fo=1, routed)           0.000     1.878    uart_basic_inst/uart_rx_blk/rx_sync_inst/stable_out_i_1_n_0
    SLICE_X7Y98          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/stable_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.875     2.040    uart_basic_inst/uart_rx_blk/rx_sync_inst/CLK
    SLICE_X7Y98          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/stable_out_reg/C
                         clock pessimism             -0.516     1.523    
    SLICE_X7Y98          FDRE (Hold_fdre_C_D)         0.091     1.614    uart_basic_inst/uart_rx_blk/rx_sync_inst/stable_out_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line69/clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line69/clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.604     1.523    nolabel_line69/CLK
    SLICE_X1Y94          FDRE                                         r  nolabel_line69/clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  nolabel_line69/clock_reg/Q
                         net (fo=4, routed)           0.168     1.833    nolabel_line69/clock
    SLICE_X1Y94          LUT4 (Prop_lut4_I3_O)        0.045     1.878 r  nolabel_line69/clock_i_1/O
                         net (fo=1, routed)           0.000     1.878    nolabel_line69/clock_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  nolabel_line69/clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.877     2.042    nolabel_line69/CLK
    SLICE_X1Y94          FDRE                                         r  nolabel_line69/clock_reg/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.091     1.614    nolabel_line69/clock_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     nolabel_line69/clock_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y97     nolabel_line69/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     nolabel_line69/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     nolabel_line69/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     nolabel_line69/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     nolabel_line69/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     nolabel_line69/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     nolabel_line69/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     nolabel_line69/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     nolabel_line69/clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     nolabel_line69/clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     nolabel_line69/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     nolabel_line69/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     nolabel_line69/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     nolabel_line69/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     nolabel_line69/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     nolabel_line69/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     nolabel_line69/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     nolabel_line69/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     nolabel_line69/clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     nolabel_line69/clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     nolabel_line69/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     nolabel_line69/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     nolabel_line69/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     nolabel_line69/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     nolabel_line69/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     nolabel_line69/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     nolabel_line69/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     nolabel_line69/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line69/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.744ns  (logic 4.751ns (48.761%)  route 4.993ns (51.239%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  nolabel_line69/p_reg[0]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line69/p_reg[0]/Q
                         net (fo=15, routed)          1.046     1.502    nolabel_line69/p[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I3_O)        0.153     1.655 r  nolabel_line69/sevenSeg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.966     2.621    nolabel_line69/sel0[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.357     2.978 r  nolabel_line69/sevenSeg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.980     5.959    sevenSeg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785     9.744 r  sevenSeg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.744    sevenSeg[6]
    T10                                                               r  sevenSeg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line69/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.499ns  (logic 4.501ns (47.380%)  route 4.998ns (52.620%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  nolabel_line69/p_reg[0]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line69/p_reg[0]/Q
                         net (fo=15, routed)          1.046     1.502    nolabel_line69/p[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I3_O)        0.153     1.655 r  nolabel_line69/sevenSeg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.218     2.873    nolabel_line69/sel0[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.331     3.204 r  nolabel_line69/sevenSeg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.735     5.938    sevenSeg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.499 r  sevenSeg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.499    sevenSeg[1]
    T11                                                               r  sevenSeg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line69/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.479ns  (logic 4.495ns (47.424%)  route 4.984ns (52.576%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  nolabel_line69/p_reg[0]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line69/p_reg[0]/Q
                         net (fo=15, routed)          1.046     1.502    nolabel_line69/p[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I3_O)        0.153     1.655 r  nolabel_line69/sevenSeg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.966     2.621    nolabel_line69/sel0[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.331     2.952 r  nolabel_line69/sevenSeg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.972     5.924    sevenSeg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.479 r  sevenSeg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.479    sevenSeg[5]
    R10                                                               r  sevenSeg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line69/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.250ns  (logic 4.098ns (44.298%)  route 5.152ns (55.702%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  nolabel_line69/p_reg[0]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  nolabel_line69/p_reg[0]/Q
                         net (fo=15, routed)          0.777     1.233    nolabel_line69/p[0]
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.124     1.357 r  nolabel_line69/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.375     5.732    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.250 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.250    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line69/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.736ns  (logic 4.474ns (51.209%)  route 4.262ns (48.791%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  nolabel_line69/p_reg[0]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line69/p_reg[0]/Q
                         net (fo=15, routed)          1.046     1.502    nolabel_line69/p[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I3_O)        0.153     1.655 r  nolabel_line69/sevenSeg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.679     2.333    nolabel_line69/sel0[0]
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.331     2.664 r  nolabel_line69/sevenSeg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.538     5.202    sevenSeg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.736 r  sevenSeg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.736    sevenSeg[2]
    P15                                                               r  sevenSeg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line69/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.726ns  (logic 4.490ns (51.457%)  route 4.236ns (48.543%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  nolabel_line69/p_reg[0]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line69/p_reg[0]/Q
                         net (fo=15, routed)          1.046     1.502    nolabel_line69/p[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I3_O)        0.153     1.655 r  nolabel_line69/sevenSeg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.726     2.381    nolabel_line69/sel0[0]
    SLICE_X2Y95          LUT4 (Prop_lut4_I2_O)        0.331     2.712 r  nolabel_line69/sevenSeg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.464     5.176    sevenSeg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     8.726 r  sevenSeg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.726    sevenSeg[3]
    K13                                                               r  sevenSeg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line69/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.669ns  (logic 4.705ns (54.279%)  route 3.963ns (45.721%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  nolabel_line69/p_reg[0]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line69/p_reg[0]/Q
                         net (fo=15, routed)          1.046     1.502    nolabel_line69/p[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I3_O)        0.153     1.655 r  nolabel_line69/sevenSeg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.218     2.873    nolabel_line69/sel0[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.357     3.230 r  nolabel_line69/sevenSeg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.700     4.929    sevenSeg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739     8.669 r  sevenSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.669    sevenSeg[0]
    L18                                                               r  sevenSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line69/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.119ns  (logic 4.666ns (57.469%)  route 3.453ns (42.531%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  nolabel_line69/p_reg[0]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line69/p_reg[0]/Q
                         net (fo=15, routed)          1.046     1.502    nolabel_line69/p[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I3_O)        0.153     1.655 f  nolabel_line69/sevenSeg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.679     2.333    nolabel_line69/sel0[0]
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.356     2.689 r  nolabel_line69/sevenSeg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.729     4.418    sevenSeg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.701     8.119 r  sevenSeg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.119    sevenSeg[4]
    K16                                                               r  sevenSeg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line69/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.099ns  (logic 4.154ns (51.295%)  route 3.945ns (48.705%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  nolabel_line69/p_reg[0]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  nolabel_line69/p_reg[0]/Q
                         net (fo=15, routed)          0.828     1.284    nolabel_line69/p[0]
    SLICE_X2Y95          LUT3 (Prop_lut3_I0_O)        0.124     1.408 r  nolabel_line69/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.117     4.525    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.099 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.099    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line69/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.014ns  (logic 4.133ns (51.576%)  route 3.881ns (48.424%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  nolabel_line69/p_reg[0]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line69/p_reg[0]/Q
                         net (fo=15, routed)          0.889     1.345    nolabel_line69/p[0]
    SLICE_X1Y95          LUT3 (Prop_lut3_I1_O)        0.124     1.469 r  nolabel_line69/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.992     4.461    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     8.014 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.014    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line69/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line69/p_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.186ns (43.343%)  route 0.243ns (56.657%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  nolabel_line69/p_reg[0]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line69/p_reg[0]/Q
                         net (fo=15, routed)          0.243     0.384    nolabel_line69/p[0]
    SLICE_X1Y95          LUT1 (Prop_lut1_I0_O)        0.045     0.429 r  nolabel_line69/p[0]_i_1/O
                         net (fo=1, routed)           0.000     0.429    nolabel_line69/p[0]_i_1_n_0
    SLICE_X1Y95          FDCE                                         r  nolabel_line69/p_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line69/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line69/p_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.183ns (37.048%)  route 0.311ns (62.952%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  nolabel_line69/p_reg[1]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line69/p_reg[1]/Q
                         net (fo=14, routed)          0.192     0.333    nolabel_line69/p[1]
    SLICE_X1Y95          LUT3 (Prop_lut3_I0_O)        0.042     0.375 r  nolabel_line69/p[2]_i_1/O
                         net (fo=1, routed)           0.119     0.494    nolabel_line69/p[2]_i_1_n_0
    SLICE_X1Y95          FDCE                                         r  nolabel_line69/p_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line69/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line69/p_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.186ns (37.536%)  route 0.310ns (62.464%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  nolabel_line69/p_reg[1]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line69/p_reg[1]/Q
                         net (fo=14, routed)          0.194     0.335    nolabel_line69/p[1]
    SLICE_X1Y95          LUT2 (Prop_lut2_I1_O)        0.045     0.380 r  nolabel_line69/p[1]_i_1/O
                         net (fo=1, routed)           0.116     0.496    nolabel_line69/p[1]_i_1_n_0
    SLICE_X1Y95          FDCE                                         r  nolabel_line69/p_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line69/p_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 0.320ns (16.410%)  route 1.628ns (83.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.089     1.363    nolabel_line69/CPU_RESETN_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.408 f  nolabel_line69/FSM_sequential_state[2]_i_1/O
                         net (fo=53, routed)          0.539     1.947    nolabel_line69/AR[0]
    SLICE_X1Y95          FDCE                                         f  nolabel_line69/p_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line69/p_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 0.320ns (16.410%)  route 1.628ns (83.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.089     1.363    nolabel_line69/CPU_RESETN_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.408 f  nolabel_line69/FSM_sequential_state[2]_i_1/O
                         net (fo=53, routed)          0.539     1.947    nolabel_line69/AR[0]
    SLICE_X1Y95          FDCE                                         f  nolabel_line69/p_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line69/p_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 0.320ns (16.410%)  route 1.628ns (83.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.089     1.363    nolabel_line69/CPU_RESETN_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.408 f  nolabel_line69/FSM_sequential_state[2]_i_1/O
                         net (fo=53, routed)          0.539     1.947    nolabel_line69/AR[0]
    SLICE_X1Y95          FDCE                                         f  nolabel_line69/p_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line69/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.422ns (67.699%)  route 0.679ns (32.301%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  nolabel_line69/p_reg[1]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line69/p_reg[1]/Q
                         net (fo=14, routed)          0.238     0.379    nolabel_line69/p[1]
    SLICE_X2Y95          LUT3 (Prop_lut3_I0_O)        0.045     0.424 r  nolabel_line69/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.440     0.865    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     2.101 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.101    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line69/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.502ns (68.040%)  route 0.705ns (31.960%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  nolabel_line69/p_reg[1]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line69/p_reg[1]/Q
                         net (fo=14, routed)          0.194     0.335    nolabel_line69/p[1]
    SLICE_X1Y95          LUT3 (Prop_lut3_I2_O)        0.043     0.378 r  nolabel_line69/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.512     0.889    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.318     2.207 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.207    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line69/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.493ns (66.898%)  route 0.739ns (33.102%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  nolabel_line69/p_reg[1]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line69/p_reg[1]/Q
                         net (fo=14, routed)          0.250     0.391    nolabel_line69/p[1]
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.043     0.434 r  nolabel_line69/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.489     0.923    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.309     2.232 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.232    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line69/p_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.439ns (62.554%)  route 0.861ns (37.446%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  nolabel_line69/p_reg[2]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line69/p_reg[2]/Q
                         net (fo=13, routed)          0.294     0.435    nolabel_line69/p[2]
    SLICE_X2Y95          LUT3 (Prop_lut3_I2_O)        0.045     0.480 r  nolabel_line69/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.568     1.047    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     2.300 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.300    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.975ns  (logic 4.747ns (47.589%)  route 5.228ns (52.411%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.725     5.328    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X0Y95          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/Q
                         net (fo=3, routed)           0.980     6.763    nolabel_line69/Q[3]
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.150     6.913 r  nolabel_line69/sevenSeg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.268     8.181    nolabel_line69/sel0[3]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.356     8.537 r  nolabel_line69/sevenSeg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.980    11.518    sevenSeg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785    15.303 r  sevenSeg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.303    sevenSeg[6]
    T10                                                               r  sevenSeg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.709ns  (logic 4.489ns (46.241%)  route 5.219ns (53.759%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.725     5.328    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X0Y95          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/Q
                         net (fo=3, routed)           0.980     6.763    nolabel_line69/Q[3]
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.150     6.913 r  nolabel_line69/sevenSeg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.268     8.181    nolabel_line69/sel0[3]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.328     8.509 r  nolabel_line69/sevenSeg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.972    11.481    sevenSeg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.036 r  sevenSeg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.036    sevenSeg[5]
    R10                                                               r  sevenSeg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.475ns  (logic 4.495ns (47.437%)  route 4.980ns (52.563%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.725     5.328    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X0Y95          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/Q
                         net (fo=3, routed)           0.980     6.763    nolabel_line69/Q[3]
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.150     6.913 r  nolabel_line69/sevenSeg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.266     8.179    nolabel_line69/sel0[3]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.328     8.507 r  nolabel_line69/sevenSeg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.735    11.242    sevenSeg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.803 r  sevenSeg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.803    sevenSeg[1]
    T11                                                               r  sevenSeg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.652ns  (logic 4.488ns (51.865%)  route 4.165ns (48.135%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.726     5.329    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X0Y97          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  uart_basic_inst/uart_rx_blk/rx_data_reg[1]/Q
                         net (fo=3, routed)           1.022     6.807    nolabel_line69/Q[1]
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.150     6.957 f  nolabel_line69/sevenSeg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.605     7.562    nolabel_line69/sel0[1]
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.348     7.910 r  nolabel_line69/sevenSeg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.538    10.447    sevenSeg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.981 r  sevenSeg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.981    sevenSeg[2]
    P15                                                               r  sevenSeg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.647ns  (logic 4.701ns (54.371%)  route 3.945ns (45.629%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.725     5.328    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X0Y95          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/Q
                         net (fo=3, routed)           0.980     6.763    nolabel_line69/Q[3]
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.150     6.913 r  nolabel_line69/sevenSeg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.266     8.179    nolabel_line69/sel0[3]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.356     8.535 r  nolabel_line69/sevenSeg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.700    10.235    sevenSeg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    13.974 r  sevenSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.974    sevenSeg[0]
    L18                                                               r  sevenSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.538ns  (logic 4.552ns (53.315%)  route 3.986ns (46.685%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.725     5.328    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X2Y95          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.796     6.642    nolabel_line69/Q[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.153     6.795 r  nolabel_line69/sevenSeg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.726     7.521    nolabel_line69/sel0[0]
    SLICE_X2Y95          LUT4 (Prop_lut4_I2_O)        0.331     7.852 r  nolabel_line69/sevenSeg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.464    10.316    sevenSeg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.866 r  sevenSeg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.866    sevenSeg[3]
    K13                                                               r  sevenSeg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.036ns  (logic 4.680ns (58.241%)  route 3.356ns (41.759%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.726     5.329    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X0Y97          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  uart_basic_inst/uart_rx_blk/rx_data_reg[1]/Q
                         net (fo=3, routed)           1.022     6.807    nolabel_line69/Q[1]
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.150     6.957 r  nolabel_line69/sevenSeg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.605     7.562    nolabel_line69/sel0[1]
    SLICE_X1Y95          LUT4 (Prop_lut4_I2_O)        0.373     7.935 r  nolabel_line69/sevenSeg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.729     9.663    sevenSeg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.701    13.364 r  sevenSeg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.364    sevenSeg[4]
    K16                                                               r  sevenSeg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.768ns  (logic 4.011ns (59.267%)  route 2.757ns (40.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.724     5.327    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X5Y95          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  uart_basic_inst/uart_rx_blk/rx_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.757     8.540    lopt_7
    U16                  OBUF (Prop_obuf_I_O)         3.555    12.095 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.095    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.751ns  (logic 4.008ns (59.364%)  route 2.743ns (40.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.725     5.328    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X0Y94          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  uart_basic_inst/uart_rx_blk/rx_data_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.743     8.527    lopt_5
    V17                  OBUF (Prop_obuf_I_O)         3.552    12.079 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.079    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.580ns  (logic 4.011ns (60.958%)  route 2.569ns (39.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.725     5.328    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X0Y94          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  uart_basic_inst/uart_rx_blk/rx_data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.569     8.353    lopt_6
    U17                  OBUF (Prop_obuf_I_O)         3.555    11.908 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.908    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.377ns (79.159%)  route 0.363ns (20.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.605     1.524    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X0Y97          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  uart_basic_inst/uart_rx_blk/rx_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.363     2.028    lopt_1
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.264 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.264    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.393ns (76.352%)  route 0.432ns (23.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.604     1.523    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X0Y94          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  uart_basic_inst/uart_rx_blk/rx_data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.432     2.096    lopt_4
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.348 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.348    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.392ns (75.762%)  route 0.445ns (24.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.604     1.523    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X0Y95          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.445     2.110    lopt_3
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.361 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.361    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.362ns (70.145%)  route 0.580ns (29.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.605     1.524    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X0Y97          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.580     2.245    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.467 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.467    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.394ns (70.866%)  route 0.573ns (29.134%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.604     1.523    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X0Y96          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  uart_basic_inst/uart_rx_blk/rx_data_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.573     2.238    lopt_2
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.491 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.491    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.397ns (65.367%)  route 0.740ns (34.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.604     1.523    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X0Y94          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  uart_basic_inst/uart_rx_blk/rx_data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.740     2.404    lopt_6
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.660 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.660    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.393ns (63.456%)  route 0.802ns (36.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.604     1.523    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X0Y94          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  uart_basic_inst/uart_rx_blk/rx_data_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.802     2.467    lopt_5
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.719 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.719    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.397ns (63.217%)  route 0.813ns (36.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X5Y95          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_basic_inst/uart_rx_blk/rx_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.813     2.476    lopt_7
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.732 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.732    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.561ns (67.699%)  route 0.745ns (32.301%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.604     1.523    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X0Y95          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  uart_basic_inst/uart_rx_blk/rx_data_reg[4]/Q
                         net (fo=3, routed)           0.152     1.816    nolabel_line69/Q[4]
    SLICE_X2Y95          LUT5 (Prop_lut5_I2_O)        0.049     1.865 f  nolabel_line69/sevenSeg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.238     2.102    nolabel_line69/sel0[0]
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.110     2.212 r  nolabel_line69/sevenSeg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.356     2.568    sevenSeg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.261     3.830 r  sevenSeg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.830    sevenSeg[4]
    K16                                                               r  sevenSeg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.554ns (60.008%)  route 1.036ns (39.992%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.604     1.523    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X0Y95          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  uart_basic_inst/uart_rx_blk/rx_data_reg[4]/Q
                         net (fo=3, routed)           0.152     1.816    nolabel_line69/Q[4]
    SLICE_X2Y95          LUT5 (Prop_lut5_I2_O)        0.049     1.865 r  nolabel_line69/sevenSeg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.231     2.096    nolabel_line69/sel0[0]
    SLICE_X2Y95          LUT4 (Prop_lut4_I2_O)        0.113     2.209 r  nolabel_line69/sevenSeg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.653     2.862    sevenSeg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.113 r  sevenSeg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.113    sevenSeg[3]
    K13                                                               r  sevenSeg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.980ns  (logic 1.631ns (27.273%)  route 4.349ns (72.727%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           2.673     4.180    nolabel_line69/CPU_RESETN_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  nolabel_line69/FSM_sequential_state[2]_i_1/O
                         net (fo=53, routed)          1.677     5.980    uart_basic_inst/uart_rx_blk/AR[0]
    SLICE_X6Y97          FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.604     5.027    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X6Y97          FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.980ns  (logic 1.631ns (27.273%)  route 4.349ns (72.727%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           2.673     4.180    nolabel_line69/CPU_RESETN_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  nolabel_line69/FSM_sequential_state[2]_i_1/O
                         net (fo=53, routed)          1.677     5.980    uart_basic_inst/uart_rx_blk/AR[0]
    SLICE_X6Y97          FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.604     5.027    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X6Y97          FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.866ns  (logic 1.631ns (27.803%)  route 4.235ns (72.197%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           2.673     4.180    nolabel_line69/CPU_RESETN_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  nolabel_line69/FSM_sequential_state[2]_i_1/O
                         net (fo=53, routed)          1.563     5.866    uart_basic_inst/uart_rx_blk/AR[0]
    SLICE_X5Y95          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.603     5.026    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X5Y95          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[7]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.866ns  (logic 1.631ns (27.803%)  route 4.235ns (72.197%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           2.673     4.180    nolabel_line69/CPU_RESETN_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  nolabel_line69/FSM_sequential_state[2]_i_1/O
                         net (fo=53, routed)          1.563     5.866    uart_basic_inst/uart_rx_blk/AR[0]
    SLICE_X5Y95          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[7]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.603     5.026    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X5Y95          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line69/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.851ns  (logic 1.631ns (27.877%)  route 4.220ns (72.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           2.673     4.180    nolabel_line69/CPU_RESETN_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  nolabel_line69/FSM_sequential_state[2]_i_1/O
                         net (fo=53, routed)          1.547     5.851    nolabel_line69/AR[0]
    SLICE_X1Y92          FDRE                                         r  nolabel_line69/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.604     5.027    nolabel_line69/CLK
    SLICE_X1Y92          FDRE                                         r  nolabel_line69/counter_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line69/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.851ns  (logic 1.631ns (27.877%)  route 4.220ns (72.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           2.673     4.180    nolabel_line69/CPU_RESETN_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  nolabel_line69/FSM_sequential_state[2]_i_1/O
                         net (fo=53, routed)          1.547     5.851    nolabel_line69/AR[0]
    SLICE_X1Y92          FDRE                                         r  nolabel_line69/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.604     5.027    nolabel_line69/CLK
    SLICE_X1Y92          FDRE                                         r  nolabel_line69/counter_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line69/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.851ns  (logic 1.631ns (27.877%)  route 4.220ns (72.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           2.673     4.180    nolabel_line69/CPU_RESETN_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  nolabel_line69/FSM_sequential_state[2]_i_1/O
                         net (fo=53, routed)          1.547     5.851    nolabel_line69/AR[0]
    SLICE_X1Y92          FDRE                                         r  nolabel_line69/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.604     5.027    nolabel_line69/CLK
    SLICE_X1Y92          FDRE                                         r  nolabel_line69/counter_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line69/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.851ns  (logic 1.631ns (27.877%)  route 4.220ns (72.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           2.673     4.180    nolabel_line69/CPU_RESETN_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  nolabel_line69/FSM_sequential_state[2]_i_1/O
                         net (fo=53, routed)          1.547     5.851    nolabel_line69/AR[0]
    SLICE_X1Y92          FDRE                                         r  nolabel_line69/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.604     5.027    nolabel_line69/CLK
    SLICE_X1Y92          FDRE                                         r  nolabel_line69/counter_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.842ns  (logic 1.631ns (27.919%)  route 4.211ns (72.081%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           2.673     4.180    nolabel_line69/CPU_RESETN_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  nolabel_line69/FSM_sequential_state[2]_i_1/O
                         net (fo=53, routed)          1.538     5.842    uart_basic_inst/uart_rx_blk/AR[0]
    SLICE_X6Y96          FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.603     5.026    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X6Y96          FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.836ns  (logic 1.490ns (25.528%)  route 4.346ns (74.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           4.346     5.836    uart_basic_inst/uart_rx_blk/rx_sync_inst/D[0]
    SLICE_X4Y101         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.588     5.010    uart_basic_inst/uart_rx_blk/rx_sync_inst/CLK
    SLICE_X4Y101         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.320ns (22.831%)  route 1.080ns (77.169%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.080     1.355    uart_basic_inst/uart_rx_blk/CPU_RESETN_IBUF
    SLICE_X6Y98          LUT5 (Prop_lut5_I4_O)        0.045     1.400 r  uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.400    uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.875     2.040    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X6Y98          FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.320ns (21.524%)  route 1.165ns (78.476%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.165     1.440    uart_basic_inst/uart_rx_blk/CPU_RESETN_IBUF
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.045     1.485 r  uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.485    uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.875     2.040    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X6Y98          FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.486ns  (logic 0.320ns (21.509%)  route 1.166ns (78.491%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.166     1.441    uart_basic_inst/uart_rx_blk/CPU_RESETN_IBUF
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.045     1.486 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.486    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.875     2.040    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X6Y98          FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line69/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.320ns (17.656%)  route 1.490ns (82.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.089     1.363    nolabel_line69/CPU_RESETN_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.408 r  nolabel_line69/FSM_sequential_state[2]_i_1/O
                         net (fo=53, routed)          0.402     1.810    nolabel_line69/AR[0]
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.878     2.043    nolabel_line69/CLK
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line69/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.320ns (17.656%)  route 1.490ns (82.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.089     1.363    nolabel_line69/CPU_RESETN_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.408 r  nolabel_line69/FSM_sequential_state[2]_i_1/O
                         net (fo=53, routed)          0.402     1.810    nolabel_line69/AR[0]
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.878     2.043    nolabel_line69/CLK
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[21]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line69/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.320ns (17.656%)  route 1.490ns (82.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.089     1.363    nolabel_line69/CPU_RESETN_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.408 r  nolabel_line69/FSM_sequential_state[2]_i_1/O
                         net (fo=53, routed)          0.402     1.810    nolabel_line69/AR[0]
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.878     2.043    nolabel_line69/CLK
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[22]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line69/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.320ns (17.656%)  route 1.490ns (82.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.089     1.363    nolabel_line69/CPU_RESETN_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.408 r  nolabel_line69/FSM_sequential_state[2]_i_1/O
                         net (fo=53, routed)          0.402     1.810    nolabel_line69/AR[0]
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.878     2.043    nolabel_line69/CLK
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[23]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line69/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.320ns (17.656%)  route 1.490ns (82.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.089     1.363    nolabel_line69/CPU_RESETN_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.408 r  nolabel_line69/FSM_sequential_state[2]_i_1/O
                         net (fo=53, routed)          0.402     1.810    nolabel_line69/AR[0]
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.878     2.043    nolabel_line69/CLK
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[24]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line69/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.320ns (17.656%)  route 1.490ns (82.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.089     1.363    nolabel_line69/CPU_RESETN_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.408 r  nolabel_line69/FSM_sequential_state[2]_i_1/O
                         net (fo=53, routed)          0.402     1.810    nolabel_line69/AR[0]
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.878     2.043    nolabel_line69/CLK
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[25]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line69/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.320ns (17.656%)  route 1.490ns (82.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.089     1.363    nolabel_line69/CPU_RESETN_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.408 r  nolabel_line69/FSM_sequential_state[2]_i_1/O
                         net (fo=53, routed)          0.402     1.810    nolabel_line69/AR[0]
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.878     2.043    nolabel_line69/CLK
    SLICE_X1Y97          FDRE                                         r  nolabel_line69/counter_reg[26]/C





