{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 13:18:14 2024 " "Info: Processing started: Thu May 30 13:18:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SEGMENT7 -c SEGMENT7 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SEGMENT7 -c SEGMENT7 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "i\[0\] seg\[1\] 10.955 ns Longest " "Info: Longest tpd from source pin \"i\[0\]\" to destination pin \"seg\[1\]\" is 10.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns i\[0\] 1 PIN PIN_1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 7; PIN Node = 'i\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[0] } "NODE_NAME" } } { "SEGMENT7.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/SELASA/Praktikum 3 VHDL 7 Segment/SEGMENT7.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.228 ns) + CELL(0.590 ns) 7.287 ns seg~118 2 COMB LC_X1_Y24_N5 1 " "Info: 2: + IC(5.228 ns) + CELL(0.590 ns) = 7.287 ns; Loc. = LC_X1_Y24_N5; Fanout = 1; COMB Node = 'seg~118'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.818 ns" { i[0] seg~118 } "NODE_NAME" } } { "SEGMENT7.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/SELASA/Praktikum 3 VHDL 7 Segment/SEGMENT7.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(2.124 ns) 10.955 ns seg\[1\] 3 PIN PIN_16 0 " "Info: 3: + IC(1.544 ns) + CELL(2.124 ns) = 10.955 ns; Loc. = PIN_16; Fanout = 0; PIN Node = 'seg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.668 ns" { seg~118 seg[1] } "NODE_NAME" } } { "SEGMENT7.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/SELASA/Praktikum 3 VHDL 7 Segment/SEGMENT7.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.183 ns ( 38.18 % ) " "Info: Total cell delay = 4.183 ns ( 38.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.772 ns ( 61.82 % ) " "Info: Total interconnect delay = 6.772 ns ( 61.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.955 ns" { i[0] seg~118 seg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.955 ns" { i[0] {} i[0]~out0 {} seg~118 {} seg[1] {} } { 0.000ns 0.000ns 5.228ns 1.544ns } { 0.000ns 1.469ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "i\[1\] seg\[6\] 10.110 ns Shortest " "Info: Shortest tpd from source pin \"i\[1\]\" to destination pin \"seg\[6\]\" is 10.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns i\[1\] 1 PIN PIN_2 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 7; PIN Node = 'i\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[1] } "NODE_NAME" } } { "SEGMENT7.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/SELASA/Praktikum 3 VHDL 7 Segment/SEGMENT7.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.311 ns) + CELL(0.114 ns) 6.894 ns seg~119 2 COMB LC_X1_Y24_N8 1 " "Info: 2: + IC(5.311 ns) + CELL(0.114 ns) = 6.894 ns; Loc. = LC_X1_Y24_N8; Fanout = 1; COMB Node = 'seg~119'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { i[1] seg~119 } "NODE_NAME" } } { "SEGMENT7.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/SELASA/Praktikum 3 VHDL 7 Segment/SEGMENT7.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(2.124 ns) 10.110 ns seg\[6\] 3 PIN PIN_7 0 " "Info: 3: + IC(1.092 ns) + CELL(2.124 ns) = 10.110 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'seg\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { seg~119 seg[6] } "NODE_NAME" } } { "SEGMENT7.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/SELASA/Praktikum 3 VHDL 7 Segment/SEGMENT7.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.707 ns ( 36.67 % ) " "Info: Total cell delay = 3.707 ns ( 36.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.403 ns ( 63.33 % ) " "Info: Total interconnect delay = 6.403 ns ( 63.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.110 ns" { i[1] seg~119 seg[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.110 ns" { i[1] {} i[1]~out0 {} seg~119 {} seg[6] {} } { 0.000ns 0.000ns 5.311ns 1.092ns } { 0.000ns 1.469ns 0.114ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 13:18:15 2024 " "Info: Processing ended: Thu May 30 13:18:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
