# Copyright (c) 2024, Advanced Micro Devices, Inc.
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are met:
#
# * Redistributions of source code must retain the above copyright notice, this
#   list of conditions and the following disclaimer.
#
# * Redistributions in binary form must reproduce the above copyright notice,
#   this list of conditions and the following disclaimer in the documentation
#   and/or other materials provided with the distribution.
#
# * Neither the name of FINN nor the names of its
#   contributors may be used to endorse or promote products derived from
#   this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
# DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
# FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
# DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
# SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
# CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
# OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

import pytest
import numpy as np
import onnx.parser as oprs
from qonnx.core.datatype import DataType
from qonnx.core.modelwrapper import ModelWrapper
from qonnx.custom_op.registry import getCustomOp
from qonnx.transformation.general import GiveUniqueNodeNames
from qonnx.transformation.infer_datatypes import InferDataTypes
from qonnx.transformation.infer_shapes import InferShapes
from qonnx.util.basic import gen_finn_dt_tensor

import finn.transformation.fpgadataflow.convert_to_hw_layers as to_hw
from finn.core.onnx_exec import execute_onnx
from finn.transformation.fpgadataflow.create_stitched_ip import CreateStitchedIP
from finn.transformation.fpgadataflow.hlssynth_ip import HLSSynthIP
from finn.transformation.fpgadataflow.minimize_accumulator_width import (
    MinimizeAccumulatorWidth,
)
from finn.transformation.fpgadataflow.minimize_weight_bit_width import (
    MinimizeWeightBitWidth,
)
from finn.transformation.fpgadataflow.prepare_ip import PrepareIP
from finn.transformation.fpgadataflow.prepare_rtlsim import PrepareRTLSim
from finn.transformation.fpgadataflow.set_exec_mode import SetExecMode
from finn.transformation.fpgadataflow.set_fifo_depths import InsertAndSetFIFODepths
from finn.transformation.fpgadataflow.specialize_layers import SpecializeLayers
from finn.util.fpgadataflow import is_fpgadataflow_node


def create_matmul_mul_add_subgraph(use_fp16):
    fp_dtype = DataType["FLOAT16"] if use_fp16 else DataType["FLOAT32"]
    tensors = {
        # tensor_name : [shape, dtype, needs_init]
        "in0": [(1, 4), DataType["UINT4"], False],
        "param_mm": [(4, 8), DataType["INT4"], True],
        "param_mul": [(1, 8), fp_dtype, True],
        "param_add": [(1, 8), fp_dtype, True],
        "param_qscale": [
            (1, 1),
            DataType["FLOAT32"],
            True,
        ],
        "param_qzeropt": [(1, 1), DataType["FLOAT32"], True],
        "param_qbitwidth": [(1, 1), DataType["FLOAT32"], True],
        "matmul0_out0": [(1, 8), DataType["FLOAT32"], False],
        "cast0_out0": [(1, 8), fp_dtype, False],
        "mul0_out0": [(1, 8), fp_dtype, False],
        "add0_out0": [(1, 8), fp_dtype, False],
        "relu0_out0": [(1, 8), fp_dtype, False],
        "out0": [(1, 8), DataType["UINT4"], False],
    }
    t_decl_list = [
        f"float{str(list(spec[0]))} {tname}" for tname, spec in tensors.items() if spec[-1] is True
    ]
    ishp_str = str(list(tensors["in0"][0]))
    oshp_str = str(list(tensors["out0"][0]))
    if use_fp16:
        cast_and_mul = """
        cast0_out0 = Cast<to=10>(matmul0_out0)
        mul0_out0 = Mul(cast0_out0, param_mul)"""
    else:
        cast_and_mul = "mul0_out0 = Mul(matmul0_out0, param_mul)"

    input_str = f"""
    <
        ir_version: 7,
        opset_import: ["" : 9]
    >
    agraph (float{ishp_str} in0) => (float{oshp_str} out0)
    <
        {", ".join(t_decl_list)}
    >
    {{
        matmul0_out0 = MatMul(in0, param_mm)
        {cast_and_mul}
        add0_out0 = Add(mul0_out0, param_add)
        relu0_out0 = Relu(add0_out0)
        out0 = qonnx.custom_op.general.Quant<signed=0, narrow=0>(
            relu0_out0, param_qscale, param_qzeropt, param_qbitwidth
        )
    }}
    """
    model = oprs.parse_model(input_str)
    model = ModelWrapper(model)
    model = model.transform(InferShapes())
    for tname, spec in tensors.items():
        model.set_tensor_datatype(tname, spec[1])
        if spec[-1]:
            model.set_initializer(tname, gen_finn_dt_tensor(spec[1], spec[0]))
    # override initializers for quantizer parameters
    model.set_initializer("param_qscale", np.asarray([1.0], dtype=np.float32))
    model.set_initializer("param_qzeropt", np.asarray([0.0], dtype=np.float32))
    model.set_initializer("param_qbitwidth", np.asarray([4.0], dtype=np.float32))
    model = model.transform(InferDataTypes())
    return model, tensors


# Specializes all nodes to be implemented as HLS backend
def specialize_hls(model: ModelWrapper):
    # Mark all nodes to be specialized as HLS backend implementations
    for node in model.graph.node:  # noqa: Duplicate test setup code
        # Skip non-fpgadataflow backend operators as these do not have the
        # preferred_impl_style attribute
        if is_fpgadataflow_node(node):
            # Get the CustomOp instance of the node to get access to the node
            # attributes
            inst = getCustomOp(node)
            # Note: only HLS-based layers execute C++ Simulation
            inst.set_nodeattr("preferred_impl_style", "hls")
    # Turn all HWCustomOp layers into HLS specializations
    return model.transform(SpecializeLayers("xczu7ev-ffvc1156-2-e"))


def float_to_fixed_fxn(in_dtype):
    if in_dtype in [DataType["FLOAT32"]]:
        return DataType["FIXED<16,8>"]
    else:
        return in_dtype


@pytest.mark.parametrize("use_fp16", [True, False])
@pytest.mark.parametrize("float_override", ["float", "fixed"])
def test_float_subgraph(use_fp16, float_override):
    if use_fp16 and float_override == "fixed":
        pytest.skip("FP16 and fixed-point combination not yet supported")
    float_to_fixed = float_to_fixed_fxn if float_override == "fixed" else None
    model, tensors = create_matmul_mul_add_subgraph(use_fp16)
    fpga_part = "xczu7ev-ffvc1156-2-e"
    target_clk_ns = 10
    inp = gen_finn_dt_tensor(tensors["in0"][1], tensors["in0"][0])
    idict = {"in0": inp}
    golden = execute_onnx(model, idict)["out0"]
    model = model.transform(to_hw.InferQuantizedMatrixVectorActivation())
    model = model.transform(
        to_hw.InferElementwiseBinaryOperation(dtype_override_fxn=float_to_fixed)
    )
    model = model.transform(to_hw.InferReLUAsElementwiseMax(dtype_override_fxn=float_to_fixed))
    model = model.transform(to_hw.InferQuantAsFloat2Int(dtype_override_fxn=float_to_fixed))
    if use_fp16:
        model = model.transform(to_hw.InferFP32ToFP16Cast())
    posthwconv_optypes = [x.op_type for x in model.graph.node]
    exp_posthwconv_optypes = [
        "MVAU",
        "ElementwiseMul",
        "ElementwiseAdd",
        "ElementwiseMaximum",
        "ElementwiseFloat2Int",
    ]
    if use_fp16:
        exp_posthwconv_optypes.insert(1, "ElementwiseFloatCast")
    assert posthwconv_optypes == exp_posthwconv_optypes
    model = specialize_hls(model)
    posthlsconv_optypes = [x.op_type for x in model.graph.node]
    assert posthlsconv_optypes == [x + "_hls" for x in exp_posthwconv_optypes]
    model = model.transform(MinimizeWeightBitWidth())
    model = model.transform(MinimizeAccumulatorWidth())
    model = model.transform(SetExecMode("rtlsim"))
    model = model.transform(GiveUniqueNodeNames())
    model = model.transform(PrepareIP(fpga_part, target_clk_ns))  # noqa
    model = model.transform(HLSSynthIP())
    # run node-by-node rtlsim and compare outputs
    model = model.transform(PrepareRTLSim())
    produced_nodebynode_rtlsim = execute_onnx(model, idict)["out0"]
    assert (golden == produced_nodebynode_rtlsim).all()
    # skip ahead to FIFO sizing, no DWCs etc needed since all PE=1
    model = model.transform(InsertAndSetFIFODepths(fpga_part, target_clk_ns))
    postfifo_optypes = [x.op_type for x in model.graph.node]
    exp_postfifo_optypes = [
        "StreamingFIFO_rtl",
        "MVAU_hls",
        "StreamingFIFO_rtl",
        "ElementwiseMul_hls",
        "StreamingFIFO_rtl",
        "ElementwiseAdd_hls",
        "StreamingFIFO_rtl",
        "ElementwiseMaximum_hls",
        "StreamingFIFO_rtl",
        "ElementwiseFloat2Int_hls",
        "StreamingFIFO_rtl",
    ]
    if use_fp16:
        exp_postfifo_optypes.insert(3, "ElementwiseFloatCast_hls")
        exp_postfifo_optypes.insert(4, "StreamingFIFO_rtl")
    assert postfifo_optypes == exp_postfifo_optypes
    # after FIFOs are ready to go, call PrepareIP and HLSSynthIP again
    # this will only run for the new nodes (e.g. FIFOs and DWCs)
    model = model.transform(PrepareIP(fpga_part, target_clk_ns))
    model = model.transform(HLSSynthIP())
    # run stitched-IP rtlsim and compare outputs
    model = model.transform(CreateStitchedIP(fpga_part, target_clk_ns, vitis=True))
    model.set_metadata_prop("exec_mode", "rtlsim")
    idict_rtl = {"global_in": inp}
    model.set_metadata_prop("rtlsim_trace", "stitchedip_rtlsim_trace.wdb")
    produced_stichedip_rtlsim = execute_onnx(model, idict_rtl)["global_out"]
    assert (golden == produced_stichedip_rtlsim).all()
