Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Dec  4 10:38:18 2018
| Host         : lais-Inspiron-3421 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file hw_one_ip_wrapper_control_sets_placed.rpt
| Design       : hw_one_ip_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   321 |
| Unused register locations in slices containing registers |   748 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           10 |
|      4 |            3 |
|      6 |            9 |
|      8 |           23 |
|     10 |           11 |
|     12 |           16 |
|     14 |           16 |
|    16+ |          233 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1296 |          233 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1730 |          342 |
| Yes          | No                    | No                     |            4600 |          560 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            6226 |          864 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                                                                                                                                Enable Signal                                                                                                                                |                                                                                                                                     Set/Reset Signal                                                                                                                                     | Slice Load Count | Bel Load Count |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                                                        |                1 |              2 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                                                                                        |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                   | hw_one_ip_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                                                      |                1 |              2 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                                                                        |                1 |              2 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                           | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                              |                1 |              2 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                                |                1 |              2 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                                                 |                1 |              2 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                            |                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                2 |              6 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |              6 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                         |                1 |              6 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                              |                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                2 |              6 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                3 |              6 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                3 |              6 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              6 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                 |                1 |              6 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                       | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |                2 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                           | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |                2 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                             | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                                                              |                1 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                            |                3 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                               | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                |                1 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                            |                3 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/outStream_V_keep_V_1_load_B                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                          | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                               |                2 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/outStream_V_keep_V_1_load_A                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                             | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                  |                1 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                        | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/SR[0]                                                                                    |                1 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                                                             | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                         |                2 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/inStream_V_keep_V_0_load_B                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/inStream_V_keep_V_0_load_A                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/quickSortIterative_CTRL_BUS_s_axi_U/waddr                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                                                                                                     | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]                                                                                                                                 |                1 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                                                                                     | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                      |                2 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                                                                                                       |                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                            | hw_one_ip_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                            |                2 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                          | hw_one_ip_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                1 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                                                                                     |                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                             |                1 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |              8 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                     | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |                1 |             10 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/quickSortIterative_CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                          |                1 |             10 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                5 |             10 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                2 |             10 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                          | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                             |                2 |             10 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                                                                                                |                                                                                                                                                                                                                                                                                          |                2 |             10 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                                                                                                  |                                                                                                                                                                                                                                                                                          |                1 |             10 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                            |                4 |             10 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                           | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |                1 |             10 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |             10 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                       | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |                2 |             10 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                                |                2 |             12 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                                                |                2 |             12 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                 | hw_one_ip_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                       |                1 |             12 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                       | hw_one_ip_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                          |                3 |             12 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |             12 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | hw_one_ip_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                2 |             12 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | hw_one_ip_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                2 |             12 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                        | hw_one_ip_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                          |                2 |             12 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                        | hw_one_ip_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                          |                3 |             12 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                                                                          |                2 |             12 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_m_valid_dup_reg                                                                                                                                                   |                3 |             12 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |             12 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                1 |             12 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                                       |                2 |             12 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                | hw_one_ip_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                      |                1 |             12 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                               | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                                         |                2 |             12 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                4 |             14 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |                2 |             14 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                        | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_byte_cntr_reg[6]_0[0]                                                                |                3 |             14 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |             14 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                                                                                                  | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                          |                3 |             14 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                                                                                                 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                          |                2 |             14 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                2 |             14 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                               | hw_one_ip_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                       |                2 |             14 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                4 |             14 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                4 |             14 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[21][0]                                                                                                                                         |                2 |             14 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                                                                          |                2 |             14 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                5 |             14 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | hw_one_ip_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                            |                2 |             14 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_11_out                                                                                                                                    | hw_one_ip_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                       |                1 |             14 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                4 |             14 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                                                                          |                1 |             16 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                      | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |                3 |             16 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg[0]                                                | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                                  |                3 |             16 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                | hw_one_ip_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                          |                2 |             16 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[7][0]                                                                                            |                2 |             16 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                     | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                              |                3 |             16 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                      | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                               |                4 |             16 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |             16 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                          |                1 |             16 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24][0]                                                                                                                                                                              | hw_one_ip_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[16][0]                                                                                                                                                                                                      |                3 |             16 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24]_0[0]                                                                                                                                                                            | hw_one_ip_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                                   |                3 |             16 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                          |                1 |             16 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                                                                          |                1 |             16 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                          |                1 |             16 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                          | hw_one_ip_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                            |                4 |             16 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                      |                                                                                                                                                                                                                                                                                          |                2 |             18 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                   | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                     |                3 |             18 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                4 |             18 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                                         |                5 |             18 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                              |                                                                                                                                                                                                                                                                                          |                3 |             18 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                   | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                     |                2 |             18 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                               | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                              |                2 |             18 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0_n_0                                                                 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8][0]                                       |                6 |             18 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                               | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                              |                2 |             18 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                          |                                                                                                                                                                                                                                                                                          |                2 |             18 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                               | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                              |                3 |             18 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                   | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                2 |             18 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                           | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                3 |             18 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                   | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                     |                3 |             18 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                          | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                3 |             18 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                6 |             18 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                5 |             18 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                   | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                     |                3 |             18 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                          | hw_one_ip_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                            |                4 |             18 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                                |                4 |             18 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/arr_addr_3_reg_6160                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |                3 |             20 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                 |                3 |             20 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0] | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1[0]                                                               |                2 |             20 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |             20 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0] | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                            |                2 |             20 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0] | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0[0]                                                               |                3 |             20 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0] | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0[0]                                                               |                2 |             20 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/ap_CS_fsm_state12                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                4 |             20 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/ap_CS_fsm_state7                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                4 |             20 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                                          |                2 |             20 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2__0_n_0                                                                                                       | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                                                       |                3 |             20 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0_n_0                                                                                                       | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_15_out                                                                                                                                                                |                2 |             20 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                   | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                       |                2 |             20 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                   | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                       |                4 |             20 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2__0_n_0                                                                                                       | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]                                                   |                2 |             20 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                   | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                       |                2 |             20 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2__0_n_0                                                                   | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]_0[0] |                3 |             20 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_0                                                                   | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                                |                4 |             20 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                               | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0][0]   |                2 |             20 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                      | hw_one_ip_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                              |                2 |             20 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0                                                                                                          | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                                       |                3 |             20 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                            |                4 |             22 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                4 |             22 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/arr_U/quickSortIterativbkb_ram_U/ap_CS_fsm_reg[14][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |                5 |             22 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |             22 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                4 |             24 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                           | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                4 |             24 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                  |                                                                                                                                                                                                                                                                                          |                7 |             24 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                          | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                4 |             24 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                              |                                                                                                                                                                                                                                                                                          |                3 |             24 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                    |                4 |             24 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                4 |             24 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                          | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                4 |             24 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                           | hw_one_ip_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                4 |             24 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                           | hw_one_ip_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                4 |             24 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                                                          |                3 |             24 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipe[1].pipe_reg[1][0]_0                                                                                                   | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                4 |             24 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                           | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                4 |             24 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                          |                5 |             24 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                           | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                4 |             24 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24][0]                                                                                                                                                                              | hw_one_ip_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                 |                5 |             26 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                4 |             26 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24]_0[0]                                                                                                                                                                            | hw_one_ip_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                 |                6 |             26 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg                                                                                                                                                                                       |                6 |             26 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                  |                6 |             26 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                              |                4 |             26 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                   | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                6 |             28 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                   | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                             |                4 |             28 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                 |                5 |             28 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                3 |             28 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                              | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                6 |             28 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                3 |             28 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                    |                6 |             30 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                      | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                5 |             30 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                9 |             30 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                4 |             30 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                                                     |                4 |             30 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                           | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                5 |             30 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                7 |             30 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                    | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                    |                4 |             32 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                           |                                                                                                                                                                                                                                                                                          |                2 |             32 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                                          |                3 |             32 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                    |                7 |             32 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                       | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                     |                4 |             32 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                3 |             32 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                       | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                     |                4 |             32 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                                                |                8 |             34 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                          |                6 |             34 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                             |                                                                                                                                                                                                                                                                                          |                8 |             40 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/ap_NS_fsm[5]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                7 |             40 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                          |                9 |             40 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                            | hw_one_ip_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                 |                7 |             46 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                                 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                     |                6 |             46 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_i_reg[22][0]                                                                                                                                                     | hw_one_ip_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                 |                4 |             46 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                            | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                6 |             48 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                       | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                9 |             48 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                        | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                8 |             48 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                       | hw_one_ip_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |               10 |             48 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                        | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |               11 |             48 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                    |                8 |             50 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                              |                6 |             50 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                               |                                                                                                                                                                                                                                                                                          |                4 |             52 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                | hw_one_ip_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                  |                9 |             52 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                          |               11 |             52 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                               | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |                5 |             56 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                                                          |                4 |             56 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                                                                                     | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                          |               10 |             60 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                    | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                                                         |                5 |             60 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                                                             | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                          |               10 |             60 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                  |                7 |             60 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/arr_U/quickSortIterativbkb_ram_U/E[0]                                                                                                                                                                                                   | hw_one_ip_i/quickSortIterative_0/U0/k_reg_224[30]_i_1_n_4                                                                                                                                                                                                                                |                8 |             62 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/ap_CS_fsm_state3                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                9 |             62 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/ap_NS_fsm1                                                                                                                                                                                                                              | hw_one_ip_i/quickSortIterative_0/U0/ap_NS_fsm172_out                                                                                                                                                                                                                                     |                8 |             62 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/quickSortIterative_CTRL_BUS_s_axi_U/ce03                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                9 |             62 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/top_reg_236[31]_i_2_n_4                                                                                                                                                                                                                 | hw_one_ip_i/quickSortIterative_0/U0/top_reg_236[31]_i_1_n_4                                                                                                                                                                                                                              |               12 |             62 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/ap_NS_fsm[11]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                9 |             64 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                     |                                                                                                                                                                                                                                                                                          |                6 |             64 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                 |                                                                                                                                                                                                                                                                                          |               10 |             64 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                9 |             64 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                9 |             64 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                          | hw_one_ip_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                   |               14 |             64 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/ap_CS_fsm_state10                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                8 |             64 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/ap_CS_fsm_state13                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |               10 |             64 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[31][0]                                                                                                                                                    | hw_one_ip_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                 |                6 |             64 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                            | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                    |                8 |             64 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | hw_one_ip_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |               32 |             64 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/inStream_V_data_V_0_load_A                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                5 |             64 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                     | hw_one_ip_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                            |               10 |             64 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[0][0]                                                                                                                                                     | hw_one_ip_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                 |                7 |             64 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/inStream_V_data_V_0_load_B                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                9 |             64 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/outStream_V_data_V_1_load_A                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                7 |             64 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/outStream_V_data_V_1_load_B                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                9 |             64 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                                      | hw_one_ip_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                            |                6 |             64 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                                    | hw_one_ip_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                            |                5 |             64 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                   | hw_one_ip_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                            |               12 |             64 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/reg_3270                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                6 |             64 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                   | hw_one_ip_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                                                                |                9 |             68 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                9 |             68 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |               10 |             70 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               11 |             70 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                             |                6 |             70 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |                9 |             72 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                                          |                6 |             72 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                     | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                 |                6 |             72 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                     |               10 |             74 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                           | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                          |               13 |             74 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |                8 |             74 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |                7 |             74 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                          | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |                8 |             74 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                     |               15 |             74 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                               | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                               |               10 |             74 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                  |                                                                                                                                                                                                                                                                                          |                6 |             76 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                                                              |                7 |             76 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                7 |             76 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                6 |             76 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                   | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                    |               15 |             78 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                9 |             78 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                9 |             78 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                          |                                                                                                                                                                                                                                                                                          |                7 |             78 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                6 |             78 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                          |                6 |             78 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                               |               19 |             80 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                7 |             80 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                          |                9 |             80 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                      | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |               12 |             82 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                  | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |               17 |             82 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                                            | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                   |                8 |             82 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                          | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                   |                8 |             82 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                            | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                |                9 |             84 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/stack_U/quickSortIterativcud_ram_U/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |               11 |             84 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |               12 |             86 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[22]                                                                                             |               12 |             92 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |               10 |             94 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                            |                                                                                                                                                                                                                                                                                          |               13 |             94 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             94 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |               12 |             94 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               16 |             94 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                              |                                                                                                                                                                                                                                                                                          |                9 |             96 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                9 |             96 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |               10 |             96 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                            |                                                                                                                                                                                                                                                                                          |               10 |             96 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                   | hw_one_ip_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                                                              |               13 |            112 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                                | hw_one_ip_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg                                                                                                                                                                                       |                8 |            112 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                   | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                               |               11 |            114 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                       | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |                9 |            114 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                                                |               13 |            116 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][137]_i_1_n_0                                                                                                                                                                    |               12 |            118 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                                                              | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                          |               16 |            118 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                    |               19 |            120 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/j1_reg_259                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |               17 |            128 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/ap_CS_fsm_state8                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |               17 |            128 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/ap_CS_fsm_state17                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |               14 |            128 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |               13 |            130 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |               25 |            130 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                                |               14 |            130 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                                                    | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                          |               13 |            132 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          |               13 |            134 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |                9 |            134 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/quickSortIterative_0/U0/ap_NS_fsm174_out                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |               16 |            138 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | hw_one_ip_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |               14 |            142 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/quickSortIterative_0/U0/quickSortIterative_CTRL_BUS_s_axi_U/ARESET                                                                                                                                                                                                           |               30 |            142 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |               13 |            146 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          |               13 |            146 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                          |               33 |            148 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                          | hw_one_ip_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |               15 |            150 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                                             |               20 |            152 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                                         |               15 |            156 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                                          |               10 |            160 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                                          |               10 |            160 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |               18 |            160 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |               16 |            164 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                                          |               11 |            176 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                                          |               11 |            176 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                                                                          |               13 |            208 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                                                                          |               13 |            208 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                                                                          |               13 |            208 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 | hw_one_ip_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                                                                          |               14 |            224 |
|  hw_one_ip_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |              235 |           1300 |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


