
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.99000000000000000000;
1.99000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_12_1";
mvm_16_16_12_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_12_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_12_1' with
	the parameters "16,16,12,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b12_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b12_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b12_g1' with
	the parameters "1,16,12,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b12_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b12_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b12_g1' with
	the parameters "12,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b12_g1' with
	the parameters "24,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b12_g1' with
	the parameters "12,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b12_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b12_SIZE16' with
	the parameters "12,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b12_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b12_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  12   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b12_SIZE16_LOGSIZE4/105 |   16   |   12    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b12_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "24,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  24   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 520 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b12_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b24_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b24_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b12_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b12_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b12_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b12_g1'
  Processing 'mvm_16_16_12_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b12_g1_1_DW01_add_0'
  Processing 'mac_b12_g1_2_DW01_add_0'
  Processing 'mac_b12_g1_3_DW01_add_0'
  Processing 'mac_b12_g1_4_DW01_add_0'
  Processing 'mac_b12_g1_5_DW01_add_0'
  Processing 'mac_b12_g1_6_DW01_add_0'
  Processing 'mac_b12_g1_7_DW01_add_0'
  Processing 'mac_b12_g1_8_DW01_add_0'
  Processing 'mac_b12_g1_9_DW01_add_0'
  Processing 'mac_b12_g1_10_DW01_add_0'
  Processing 'mac_b12_g1_11_DW01_add_0'
  Processing 'mac_b12_g1_12_DW01_add_0'
  Processing 'mac_b12_g1_13_DW01_add_0'
  Processing 'mac_b12_g1_14_DW01_add_0'
  Processing 'mac_b12_g1_15_DW01_add_0'
  Processing 'mac_b12_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b12_g1_1_DW_mult_tc_0'
  Mapping 'mac_b12_g1_2_DW_mult_tc_0'
  Mapping 'mac_b12_g1_3_DW_mult_tc_0'
  Mapping 'mac_b12_g1_4_DW_mult_tc_0'
  Mapping 'mac_b12_g1_5_DW_mult_tc_0'
  Mapping 'mac_b12_g1_6_DW_mult_tc_0'
  Mapping 'mac_b12_g1_7_DW_mult_tc_0'
  Mapping 'mac_b12_g1_8_DW_mult_tc_0'
  Mapping 'mac_b12_g1_9_DW_mult_tc_0'
  Mapping 'mac_b12_g1_10_DW_mult_tc_0'
  Mapping 'mac_b12_g1_11_DW_mult_tc_0'
  Mapping 'mac_b12_g1_12_DW_mult_tc_0'
  Mapping 'mac_b12_g1_13_DW_mult_tc_0'
  Mapping 'mac_b12_g1_14_DW_mult_tc_0'
  Mapping 'mac_b12_g1_15_DW_mult_tc_0'
  Mapping 'mac_b12_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18   86687.0      0.68      99.4   10892.9                          
    0:00:18   86687.0      0.68      99.4   10892.9                          
    0:00:18   86731.7      0.68      99.4   10892.9                          
    0:00:18   86776.4      0.68      99.4   10892.9                          
    0:00:18   86812.6      0.68      99.4   10872.7                          
    0:00:19   87234.2      0.68      99.3    4163.3                          
    0:00:28   88442.1      0.44      61.3       0.0                          
    0:00:28   88429.3      0.44      61.3       0.0                          
    0:00:28   88429.3      0.44      61.3       0.0                          
    0:00:28   88429.6      0.44      61.3       0.0                          
    0:00:29   88429.6      0.44      61.3       0.0                          
    0:00:36   78771.1      0.84      72.7       0.0                          
    0:00:36   78735.7      0.42      53.0       0.0                          
    0:00:39   78744.0      0.41      52.0       0.0                          
    0:00:39   78753.8      0.40      50.7       0.0                          
    0:00:40   78760.2      0.42      50.6       0.0                          
    0:00:40   78771.4      0.38      49.9       0.0                          
    0:00:41   78778.0      0.41      48.5       0.0                          
    0:00:41   78786.3      0.38      47.0       0.0                          
    0:00:42   78793.7      0.40      45.3       0.0                          
    0:00:42   78804.1      0.38      44.7       0.0                          
    0:00:42   78816.1      0.38      44.5       0.0                          
    0:00:43   78829.9      0.37      44.2       0.0                          
    0:00:43   78836.8      0.37      44.1       0.0                          
    0:00:43   78852.0      0.36      43.9       0.0                          
    0:00:44   78869.8      0.36      43.5       0.0                          
    0:00:44   78881.8      0.35      43.2       0.0                          
    0:00:44   78890.5      0.35      43.0       0.0                          
    0:00:44   78901.2      0.35      42.7       0.0                          
    0:00:45   78915.3      0.34      42.4       0.0                          
    0:00:45   78812.9      0.34      42.4       0.0                          
    0:00:45   78812.9      0.34      42.4       0.0                          
    0:00:45   78812.9      0.34      42.4       0.0                          
    0:00:45   78812.9      0.34      42.4       0.0                          
    0:00:45   78812.9      0.34      42.4       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:45   78812.9      0.34      42.4       0.0                          
    0:00:45   78820.6      0.34      42.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:00:45   78838.7      0.34      41.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:00:46   78853.3      0.34      41.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:00:46   78870.6      0.33      41.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:00:46   78885.0      0.33      40.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:00:46   78903.8      0.33      40.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:00:46   78920.6      0.32      40.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:00:46   78929.1      0.31      40.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:00:46   78951.2      0.31      39.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:00:46   78956.8      0.31      39.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:00:46   78966.6      0.31      39.3       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:00:46   78980.2      0.30      39.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:00:46   78999.9      0.30      38.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:00:46   79006.8      0.30      38.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:00:47   79006.5      0.30      38.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:00:47   79049.3      0.29      38.0      72.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:47   79103.6      0.29      37.2     169.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:47   79126.5      0.29      36.8     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:00:47   79141.9      0.29      36.5     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:00:47   79171.2      0.29      35.4     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:47   79200.4      0.29      34.3     193.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:47   79206.0      0.29      34.2     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:00:47   79206.0      0.28      34.1     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:00:47   79219.1      0.28      34.0     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:00:47   79219.3      0.28      33.9     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:00:47   79237.4      0.28      33.6     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:00:47   79260.0      0.27      33.2     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   79311.6      0.27      32.6     290.6 path/path/path/genblk1.add_in_reg[22]/D
    0:00:48   79329.2      0.27      32.4     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:00:48   79334.5      0.27      32.2     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:00:48   79349.4      0.27      31.7     290.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   79371.2      0.27      31.0     290.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   79393.3      0.27      30.4     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:00:48   79398.3      0.26      30.4     290.6 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:00:48   79413.0      0.26      30.2     290.6 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:00:48   79419.1      0.26      30.1     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:00:48   79428.1      0.26      30.1     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:00:48   79438.8      0.26      29.9     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:00:48   79448.1      0.25      29.8     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:00:48   79468.6      0.25      29.6     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   79483.7      0.25      29.5     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:00:48   79495.2      0.25      29.3     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:00:49   79507.9      0.25      29.1     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:00:49   79517.8      0.25      28.8     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   79539.3      0.24      28.4     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:00:49   79563.3      0.24      27.7     339.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   79579.5      0.24      27.4     339.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   79590.9      0.24      27.2     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:00:49   79597.0      0.24      27.0     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:00:49   79606.4      0.24      26.9     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:00:49   79613.5      0.23      26.9     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:00:49   79633.7      0.23      26.5     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   79652.4      0.23      26.1     339.0 path/path/path/genblk1.add_in_reg[23]/D
    0:00:49   79657.4      0.23      26.0     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:00:49   79669.4      0.23      25.9     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:00:49   79683.5      0.23      25.7     339.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   79702.4      0.23      25.3     339.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:50   79715.7      0.23      25.2     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:50   79721.0      0.23      25.1     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:00:50   79730.6      0.23      25.0     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:00:50   79730.6      0.22      24.9     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:00:50   79741.7      0.22      24.7     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:00:50   79749.2      0.22      24.6     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:50   79763.6      0.22      24.4     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:00:50   79780.6      0.22      24.2     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:00:50   79781.9      0.22      24.2     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:00:50   79802.9      0.22      23.6     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:50   79818.9      0.22      23.3     339.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:50   79827.7      0.22      23.1     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:00:50   79836.4      0.21      23.0     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:00:50   79857.2      0.21      22.6     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:00:51   79872.9      0.21      22.5     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:51   79877.7      0.21      22.3     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:00:51   79891.2      0.21      22.2     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:00:51   79903.5      0.21      21.9     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:51   79921.8      0.21      21.5     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:00:51   79924.0      0.20      21.4     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:00:51   79935.9      0.20      21.4     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:00:51   79937.5      0.20      21.3     339.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:51   79939.6      0.20      21.3     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:00:51   79953.2      0.20      20.9     339.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:51   79964.4      0.20      20.9     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:00:51   79979.3      0.20      20.6     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:00:51   79997.4      0.20      20.2     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:51   80010.4      0.20      20.1     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:00:51   80025.6      0.20      19.7     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:51   80035.4      0.19      19.5     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:00:52   80054.6      0.19      19.4     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:00:52   80068.7      0.19      19.3     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:00:52   80075.3      0.19      19.2     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:00:52   80092.6      0.19      18.9     363.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:52   80105.4      0.19      18.7     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:00:52   80111.2      0.19      18.6     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:00:52   80122.7      0.19      18.5     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:00:52   80124.8      0.19      18.5     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:00:52   80136.2      0.19      18.2     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:52   80142.1      0.19      18.1     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:00:52   80148.7      0.19      18.0     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:00:52   80167.6      0.18      17.8     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:00:52   80170.0      0.18      17.8     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:00:52   80183.3      0.18      17.7     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:00:53   80191.3      0.18      17.6     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:00:53   80197.1      0.18      17.5     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:00:53   80198.7      0.18      17.4     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:00:53   80202.2      0.18      17.4     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:00:53   80209.1      0.18      17.3     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:00:53   80217.6      0.18      17.0     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:53   80220.5      0.18      16.9     387.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:53   80229.6      0.18      16.8     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:00:53   80239.4      0.18      16.6     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:00:53   80243.2      0.18      16.5     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:00:53   80258.6      0.18      16.4     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:00:53   80277.5      0.17      16.0     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:53   80292.6      0.17      15.9     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:00:54   80300.6      0.17      15.7     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:54   80321.1      0.17      15.3     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:54   80330.9      0.17      15.1     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:00:54   80346.9      0.17      14.8     387.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:54   80348.0      0.17      14.8     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:00:54   80361.3      0.17      14.6     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:00:54   80363.7      0.17      14.6     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:00:54   80369.0      0.16      14.4     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:54   80370.8      0.16      14.4     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:00:54   80391.3      0.16      14.3     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:00:54   80409.9      0.16      14.1     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:00:54   80416.9      0.16      14.0     387.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:54   80419.5      0.16      14.0     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:00:54   80425.6      0.16      13.9     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:00:54   80425.6      0.16      13.9     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:00:55   80426.2      0.16      13.9     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:00:55   80447.4      0.16      13.7     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:00:55   80469.0      0.15      13.4     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   80481.2      0.15      13.3     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:00:55   80484.9      0.15      13.2     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:00:55   80497.7      0.15      13.1     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:00:55   80510.2      0.15      12.9     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:00:55   80516.6      0.15      12.9     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:00:55   80517.1      0.15      12.8     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:00:55   80520.1      0.15      12.8     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:00:55   80542.7      0.15      12.5     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   80544.3      0.15      12.5     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:00:55   80544.0      0.15      12.5     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:00:55   80544.0      0.15      12.4     387.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   80548.8      0.14      12.3     387.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   80554.6      0.14      12.3     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:00:56   80571.9      0.14      12.0     387.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   80583.1      0.14      11.8     387.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   80585.2      0.14      11.8     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:00:56   80596.9      0.14      11.7     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:00:56   80596.9      0.14      11.6     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:00:56   80608.9      0.14      11.5     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   80628.1      0.14      11.2     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   80635.8      0.14      11.1     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:00:56   80636.6      0.14      11.0     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:00:56   80649.1      0.13      10.8     387.5 path/path/path/genblk1.add_in_reg[23]/D
    0:00:56   80656.8      0.13      10.8     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:00:57   80656.8      0.13      10.7     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   80671.4      0.13      10.6     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:00:57   80671.9      0.13      10.6     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:00:57   80679.9      0.13      10.5     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:00:57   80688.2      0.13      10.4     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:00:57   80697.0      0.13      10.4     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:00:57   80705.2      0.13      10.2     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   80705.7      0.13      10.2     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:00:57   80717.2      0.13      10.0     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   80720.9      0.13       9.9     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:00:57   80724.3      0.13       9.9     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:00:57   80735.0      0.13       9.8     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:00:57   80735.0      0.13       9.8     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:00:57   80743.8      0.12       9.7     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   80750.9      0.12       9.6     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:00:58   80752.5      0.12       9.5     387.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   80753.3      0.12       9.5     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:00:58   80754.1      0.12       9.5     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:00:58   80761.3      0.12       9.4     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:00:58   80770.4      0.12       9.3     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:00:58   80777.0      0.12       9.2     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:00:58   80779.4      0.12       9.2     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:00:58   80785.3      0.12       9.2     387.5 path/path/path/genblk1.add_in_reg[23]/D
    0:00:58   80793.5      0.11       9.0     387.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   80807.3      0.11       8.9     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:00:59   80814.0      0.11       8.8     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:59   80823.8      0.11       8.7     387.5 path/path/path/genblk1.add_in_reg[23]/D
    0:00:59   80831.5      0.11       8.5     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:00:59   80838.2      0.11       8.5     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:00:59   80848.0      0.11       8.4     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:00:59   80853.4      0.10       8.3     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:00:59   80859.7      0.10       8.3     387.5 path/path/path/genblk1.add_in_reg[23]/D
    0:00:59   80862.7      0.10       8.2     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:59   80874.6      0.10       8.1     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:00:59   80882.4      0.10       8.0     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:00:59   80886.6      0.10       7.9     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:00:59   80888.5      0.10       7.8     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:00:59   80893.0      0.10       7.8     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:00:59   80902.6      0.10       7.7     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:00:59   80908.7      0.10       7.6     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:00   80918.0      0.10       7.5     387.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:00   80925.4      0.10       7.5     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:00   80929.4      0.10       7.4     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:00   80938.7      0.09       7.3     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:00   80942.7      0.09       7.2     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:00   80947.5      0.09       7.2     387.5 path/path/path/genblk1.add_in_reg[23]/D
    0:01:00   80952.3      0.09       7.2     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:00   80957.6      0.09       7.1     387.5 path/path/path/genblk1.add_in_reg[23]/D
    0:01:00   80961.9      0.09       7.1     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:00   80964.5      0.09       7.0     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:00   80973.1      0.09       6.9     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:00   80979.7      0.09       6.9     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:00   80982.6      0.09       6.9     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:01   80989.3      0.09       6.8     387.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01   80994.1      0.09       6.7     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:01   81005.5      0.09       6.6     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01   81011.6      0.09       6.6     387.5 path/path/path/genblk1.add_in_reg[23]/D
    0:01:01   81019.3      0.09       6.5     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:01   81026.3      0.09       6.4     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:01   81034.0      0.08       6.3     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:01   81041.7      0.08       6.3     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01   81047.0      0.08       6.2     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:01   81053.9      0.08       6.1     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:01   81057.4      0.08       6.1     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:01   81064.3      0.08       6.0     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:01   81070.1      0.08       5.9     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:01   81076.3      0.08       5.8     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:01   81088.8      0.08       5.7     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   81099.7      0.08       5.6     387.5 path/path/path/genblk1.add_in_reg[23]/D
    0:01:02   81104.5      0.08       5.6     387.5 path/path/path/genblk1.add_in_reg[23]/D
    0:01:02   81110.0      0.08       5.5     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:02   81117.8      0.07       5.4     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:02   81127.9      0.07       5.2     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:02   81130.0      0.07       5.2     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:02   81136.4      0.07       5.1     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   81141.2      0.07       5.1     387.5 path/path/path/genblk1.add_in_reg[23]/D
    0:01:02   81144.4      0.07       5.1     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:02   81152.6      0.07       5.0     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:02   81161.7      0.07       4.9     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:02   81167.8      0.07       4.8     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:02   81176.8      0.07       4.8     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:03   81187.5      0.07       4.7     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:03   81194.4      0.07       4.7     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   81201.0      0.07       4.6     387.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   81217.5      0.06       4.6     411.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   81223.1      0.06       4.6     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:03   81231.9      0.06       4.5     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:03   81240.1      0.06       4.5     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:03   81247.6      0.06       4.5     411.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   81257.7      0.06       4.4     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:03   81263.0      0.06       4.3     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:03   81267.8      0.06       4.3     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   81271.8      0.06       4.2     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:03   81279.8      0.06       4.2     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:03   81286.1      0.06       4.2     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   81286.9      0.06       4.2     411.7 path/path/path/genblk1.add_in_reg[23]/D
    0:01:04   81291.5      0.06       4.1     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:04   81300.0      0.06       4.0     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:04   81307.2      0.06       3.9     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:04   81315.7      0.06       3.9     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:04   81325.8      0.05       3.7     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   81332.7      0.05       3.7     411.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   81336.1      0.05       3.7     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   81342.5      0.05       3.6     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:04   81344.1      0.05       3.6     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:04   81345.7      0.05       3.6     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:04   81354.0      0.05       3.5     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:04   81359.6      0.05       3.4     411.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   81361.7      0.05       3.4     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:04   81362.5      0.05       3.4     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   81363.3      0.05       3.3     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:05   81366.7      0.05       3.3     411.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   81367.5      0.05       3.3     411.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   81368.3      0.05       3.3     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   81370.2      0.05       3.2     411.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   81373.4      0.05       3.2     411.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   81380.8      0.05       3.2     411.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   81384.8      0.05       3.1     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:05   81389.3      0.05       3.1     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:05   81393.6      0.05       3.0     411.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   81395.2      0.05       3.0     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:06   81396.5      0.05       3.0     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:06   81399.2      0.05       3.0     411.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   81399.2      0.05       2.9     411.7                          
    0:01:07   81384.0      0.05       2.9     411.7                          
    0:01:07   81376.3      0.05       2.9     411.7                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:07   81376.3      0.05       2.9     411.7                          
    0:01:07   81312.7      0.05       2.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:08   81318.1      0.05       2.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08   81318.9      0.05       2.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:08   81320.7      0.05       2.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08   81326.0      0.04       2.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08   81329.8      0.04       2.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08   81329.0      0.04       2.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:08   81330.6      0.04       2.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08   81333.0      0.04       2.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:08   81332.7      0.04       2.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:08   81332.7      0.04       2.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:08   81332.7      0.04       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:08   81333.0      0.04       2.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:09   81338.0      0.04       2.6       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:09   81338.0      0.04       2.6       0.0                          
    0:01:09   81338.0      0.04       2.6       0.0                          
    0:01:11   80969.9      0.04       2.6       0.0                          
    0:01:11   80934.5      0.04       2.6       0.0                          
    0:01:12   80908.4      0.04       2.6       0.0                          
    0:01:12   80885.0      0.04       2.6       0.0                          
    0:01:13   80862.1      0.04       2.6       0.0                          
    0:01:13   80839.3      0.04       2.6       0.0                          
    0:01:13   80817.4      0.04       2.6       0.0                          
    0:01:14   80795.6      0.04       2.6       0.0                          
    0:01:14   80780.2      0.04       2.6       0.0                          
    0:01:15   80757.3      0.04       2.6       0.0                          
    0:01:15   80742.4      0.04       2.6       0.0                          
    0:01:15   80727.5      0.04       2.6       0.0                          
    0:01:15   80712.6      0.04       2.6       0.0                          
    0:01:15   80698.3      0.05       2.7       0.0                          
    0:01:16   80691.9      0.05       2.7       0.0                          
    0:01:16   80685.5      0.05       2.7       0.0                          
    0:01:16   80685.5      0.05       2.7       0.0                          
    0:01:16   80687.6      0.05       2.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17   80716.6      0.04       2.4       0.0                          
    0:01:17   80664.0      0.05       2.6       0.0                          
    0:01:17   80663.2      0.05       2.6       0.0                          
    0:01:17   80663.2      0.05       2.6       0.0                          
    0:01:17   80663.2      0.05       2.6       0.0                          
    0:01:17   80663.2      0.05       2.6       0.0                          
    0:01:17   80663.2      0.05       2.6       0.0                          
    0:01:17   80663.2      0.05       2.6       0.0                          
    0:01:17   80670.9      0.04       2.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18   80672.7      0.04       2.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:18   80673.3      0.04       2.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:18   80673.8      0.04       2.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:18   80677.3      0.04       2.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18   80682.1      0.04       2.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:18   80681.5      0.04       2.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:18   80683.4      0.04       2.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:18   80683.4      0.04       2.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:18   80685.8      0.04       2.4       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:18   80686.8      0.04       2.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:19   80688.2      0.04       2.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:19   80689.8      0.04       2.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:19   80696.2      0.04       2.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:19   80699.6      0.04       2.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:19   80700.9      0.04       2.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:19   80701.2      0.04       2.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:19   80704.9      0.04       2.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:19   80711.3      0.04       2.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:19   80712.9      0.04       2.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19   80714.2      0.04       2.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:19   80723.6      0.04       2.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:19   80724.1      0.04       2.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:20   80727.3      0.04       2.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:20   80729.7      0.04       2.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:20   80731.0      0.04       2.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:20   80733.4      0.04       2.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:20   80734.5      0.04       2.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:20   80745.1      0.04       2.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20   80745.4      0.04       2.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:20   80755.2      0.04       1.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:20   80756.5      0.04       1.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:20   80756.8      0.04       1.9       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:20   80758.1      0.04       1.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:20   80759.7      0.04       1.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:20   80764.0      0.04       1.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20   80766.9      0.04       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:21   80767.7      0.04       1.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:21   80768.5      0.04       1.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:21   80769.3      0.04       1.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:21   80770.1      0.04       1.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:21   80773.8      0.04       1.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:21   80773.3      0.04       1.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:21   80773.6      0.04       1.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:21   80775.2      0.04       1.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:21   80781.0      0.04       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:21   80781.3      0.03       1.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:21   80781.3      0.03       1.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21   80781.3      0.03       1.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:22   80781.3      0.03       1.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:22   80757.6      0.03       1.7       0.0                          
    0:01:23   80731.5      0.03       1.7       0.0                          
    0:01:23   80716.9      0.03       1.7       0.0                          
    0:01:23   80699.6      0.03       1.7       0.0                          
    0:01:23   80647.2      0.03       1.7       0.0                          
    0:01:24   80632.0      0.03       1.7       0.0                          
    0:01:24   80616.9      0.03       1.7       0.0                          
    0:01:24   80503.6      0.03       1.7       0.0                          
    0:01:25   80423.2      0.03       1.7       0.0                          
    0:01:25   80377.8      0.03       1.7       0.0                          
    0:01:26   80328.0      0.03       1.7       0.0                          
    0:01:26   80276.1      0.03       1.7       0.0                          
    0:01:27   80271.9      0.03       1.7       0.0                          
    0:01:27   80270.8      0.03       1.7       0.0                          
    0:01:28   80269.8      0.03       1.7       0.0                          
    0:01:28   80246.6      0.04       1.8       0.0                          
    0:01:28   80246.6      0.04       1.8       0.0                          
    0:01:28   80246.6      0.04       1.8       0.0                          
    0:01:28   80246.6      0.04       1.8       0.0                          
    0:01:28   80246.6      0.04       1.8       0.0                          
    0:01:28   80246.6      0.04       1.8       0.0                          
    0:01:29   80250.9      0.04       1.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:29   80255.4      0.04       1.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:29   80265.5      0.04       1.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:29   80266.3      0.03       1.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:01:29   80266.8      0.03       1.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:29   80268.7      0.03       1.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:29   80269.8      0.03       1.6       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:29   80272.1      0.03       1.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30   80281.5      0.03       1.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30   80284.7      0.03       1.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:30   80284.1      0.03       1.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:30   80285.7      0.03       1.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:30   80285.4      0.03       1.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:30   80287.3      0.03       1.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30   80287.3      0.03       1.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:30   80290.2      0.03       1.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:30   80292.1      0.03       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:30   80293.2      0.03       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:30   80293.2      0.03       1.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:30   80299.3      0.03       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:31   80302.7      0.03       1.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:31   80303.3      0.03       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:31   80303.5      0.03       1.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:31   80304.3      0.03       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:31   80305.7      0.03       1.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:31   80307.5      0.03       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:31   80307.5      0.03       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:32   80308.9      0.03       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:32   80316.6      0.03       1.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32   80316.6      0.03       1.4       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:32   80317.4      0.03       1.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:32   80317.4      0.03       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:32   80317.6      0.03       1.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:32   80319.2      0.03       1.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:32   80321.9      0.03       1.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32   80322.4      0.03       1.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:33   80323.2      0.03       1.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:33   80324.3      0.03       1.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:33   80324.3      0.03       1.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:33   80324.8      0.03       1.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:33   80324.8      0.03       1.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:33   80326.1      0.03       1.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:33   80328.3      0.03       1.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:33   80329.1      0.03       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:33   80329.9      0.03       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:33   80331.7      0.03       1.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:33   80339.2      0.03       1.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:33   80339.4      0.03       1.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:34   80339.7      0.03       1.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:34   80340.5      0.03       1.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:34   80340.5      0.03       1.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:34   80340.8      0.03       1.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:34   80341.0      0.03       1.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:34   80346.6      0.03       1.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:34   80345.8      0.03       1.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:34   80345.6      0.03       1.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:34   80345.6      0.03       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:35   80346.6      0.03       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:35   80353.5      0.03       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:35   80355.1      0.03       1.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:35   80360.2      0.03       1.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35   80363.4      0.03       1.0       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:35   80367.1      0.02       1.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:35   80370.8      0.02       1.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:35   80372.4      0.02       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:35   80375.4      0.02       1.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:35   80378.0      0.02       0.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:35   80379.6      0.02       0.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:35   80384.4      0.02       0.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:35   80389.7      0.02       0.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35   80394.8      0.02       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:36   80399.0      0.02       0.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:36   80404.9      0.02       0.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:36   80410.7      0.02       0.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:36   80418.7      0.02       0.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:36   80423.8      0.02       0.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:36   80429.1      0.02       0.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:36   80431.2      0.02       0.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:36   80436.8      0.02       0.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:36   80444.0      0.02       0.6       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:36   80449.6      0.02       0.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:36   80455.7      0.01       0.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:37   80460.7      0.01       0.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:37   80464.2      0.01       0.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:37   80469.0      0.01       0.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:37   80471.4      0.01       0.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:37   80474.8      0.01       0.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:37   80481.0      0.01       0.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:37   80484.4      0.01       0.5       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:37   80486.3      0.01       0.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:37   80494.0      0.01       0.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:37   80498.2      0.01       0.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:37   80499.8      0.01       0.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37   80503.0      0.01       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:37   80503.8      0.01       0.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37   80508.4      0.01       0.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:38   80512.9      0.01       0.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:38   80519.5      0.01       0.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38   80522.2      0.01       0.4       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:38   80528.8      0.01       0.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:38   80533.9      0.01       0.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38   80535.0      0.01       0.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:38   80535.8      0.01       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:39   80537.9      0.01       0.3       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_12_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 9192 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_12_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 14:59:31 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_12_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           42
Number of nets:                            42
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              37517.438147
Buf/Inv area:                     2106.719988
Noncombinational area:           43020.444513
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 80537.882659
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_12_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 14:59:35 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_12_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  23.9141 mW   (89%)
  Net Switching Power  =   2.8960 mW   (11%)
                         ---------
Total Dynamic Power    =  26.8101 mW  (100%)

Cell Leakage Power     =   1.6545 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.2530e+04          560.1189        7.2444e+05        2.3814e+04  (  83.66%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.3842e+03        2.3358e+03        9.3010e+05        4.6502e+03  (  16.34%)
--------------------------------------------------------------------------------------------------
Total          2.3914e+04 uW     2.8960e+03 uW     1.6545e+06 nW     2.8464e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_12_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 14:59:35 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[9].path/path/genblk1.add_in_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_12_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out[1] (memory_b12_SIZE16_LOGSIZE4_14)
                                                          0.00       0.22 f
  path/genblk1[9].path/Mat_a_Mem/data_out[1] (seqMemory_b12_SIZE16_14)
                                                          0.00       0.22 f
  path/genblk1[9].path/path/in0[1] (mac_b12_g1_7)         0.00       0.22 f
  path/genblk1[9].path/path/mult_21/a[1] (mac_b12_g1_7_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[9].path/path/mult_21/U573/ZN (INV_X1)      0.03       0.25 r
  path/genblk1[9].path/path/mult_21/U411/ZN (XNOR2_X1)
                                                          0.06       0.31 r
  path/genblk1[9].path/path/mult_21/U338/ZN (INV_X1)      0.03       0.34 f
  path/genblk1[9].path/path/mult_21/U385/ZN (NAND2_X1)
                                                          0.04       0.37 r
  path/genblk1[9].path/path/mult_21/U609/ZN (OAI22_X1)
                                                          0.04       0.41 f
  path/genblk1[9].path/path/mult_21/U480/Z (XOR2_X1)      0.07       0.49 f
  path/genblk1[9].path/path/mult_21/U457/ZN (NAND2_X1)
                                                          0.04       0.53 r
  path/genblk1[9].path/path/mult_21/U458/ZN (NAND3_X1)
                                                          0.04       0.57 f
  path/genblk1[9].path/path/mult_21/U404/ZN (NAND2_X1)
                                                          0.04       0.60 r
  path/genblk1[9].path/path/mult_21/U405/ZN (NAND3_X1)
                                                          0.04       0.64 f
  path/genblk1[9].path/path/mult_21/U463/ZN (NAND2_X1)
                                                          0.04       0.68 r
  path/genblk1[9].path/path/mult_21/U427/ZN (NAND3_X1)
                                                          0.04       0.71 f
  path/genblk1[9].path/path/mult_21/U537/ZN (NAND2_X1)
                                                          0.03       0.75 r
  path/genblk1[9].path/path/mult_21/U506/ZN (NAND3_X1)
                                                          0.05       0.79 f
  path/genblk1[9].path/path/mult_21/U323/ZN (NAND2_X1)
                                                          0.04       0.83 r
  path/genblk1[9].path/path/mult_21/U545/ZN (NAND3_X1)
                                                          0.03       0.86 f
  path/genblk1[9].path/path/mult_21/U565/ZN (NAND2_X1)
                                                          0.03       0.90 r
  path/genblk1[9].path/path/mult_21/U365/ZN (NAND3_X1)
                                                          0.04       0.93 f
  path/genblk1[9].path/path/mult_21/U568/ZN (NAND2_X1)
                                                          0.04       0.97 r
  path/genblk1[9].path/path/mult_21/U445/ZN (NAND3_X1)
                                                          0.04       1.01 f
  path/genblk1[9].path/path/mult_21/U324/ZN (NAND2_X1)
                                                          0.04       1.05 r
  path/genblk1[9].path/path/mult_21/U471/ZN (NAND3_X1)
                                                          0.03       1.08 f
  path/genblk1[9].path/path/mult_21/U422/ZN (NAND2_X1)
                                                          0.03       1.11 r
  path/genblk1[9].path/path/mult_21/U424/ZN (NAND3_X1)
                                                          0.04       1.15 f
  path/genblk1[9].path/path/mult_21/U497/ZN (NAND2_X1)
                                                          0.04       1.19 r
  path/genblk1[9].path/path/mult_21/U459/ZN (NAND3_X1)
                                                          0.04       1.23 f
  path/genblk1[9].path/path/mult_21/U321/ZN (NAND2_X1)
                                                          0.04       1.27 r
  path/genblk1[9].path/path/mult_21/U505/ZN (NAND3_X1)
                                                          0.03       1.30 f
  path/genblk1[9].path/path/mult_21/U439/ZN (NAND2_X1)
                                                          0.03       1.33 r
  path/genblk1[9].path/path/mult_21/U441/ZN (NAND3_X1)
                                                          0.04       1.37 f
  path/genblk1[9].path/path/mult_21/U483/ZN (NAND2_X1)
                                                          0.04       1.40 r
  path/genblk1[9].path/path/mult_21/U429/ZN (NAND3_X1)
                                                          0.04       1.45 f
  path/genblk1[9].path/path/mult_21/U322/ZN (NAND2_X1)
                                                          0.04       1.48 r
  path/genblk1[9].path/path/mult_21/U373/ZN (NAND3_X1)
                                                          0.03       1.52 f
  path/genblk1[9].path/path/mult_21/U415/ZN (NAND2_X1)
                                                          0.03       1.55 r
  path/genblk1[9].path/path/mult_21/U390/ZN (NAND3_X1)
                                                          0.04       1.59 f
  path/genblk1[9].path/path/mult_21/U432/ZN (NAND2_X1)
                                                          0.04       1.62 r
  path/genblk1[9].path/path/mult_21/U425/ZN (NAND3_X1)
                                                          0.04       1.66 f
  path/genblk1[9].path/path/mult_21/U475/ZN (NAND2_X1)
                                                          0.04       1.70 r
  path/genblk1[9].path/path/mult_21/U442/ZN (NAND3_X1)
                                                          0.04       1.73 f
  path/genblk1[9].path/path/mult_21/U550/ZN (NAND2_X1)
                                                          0.04       1.77 r
  path/genblk1[9].path/path/mult_21/U552/ZN (NAND3_X1)
                                                          0.04       1.81 f
  path/genblk1[9].path/path/mult_21/U555/ZN (NAND2_X1)
                                                          0.03       1.84 r
  path/genblk1[9].path/path/mult_21/U557/ZN (NAND3_X1)
                                                          0.04       1.88 f
  path/genblk1[9].path/path/mult_21/U559/ZN (NAND2_X1)
                                                          0.03       1.91 r
  path/genblk1[9].path/path/mult_21/U516/ZN (AND3_X1)     0.05       1.96 r
  path/genblk1[9].path/path/mult_21/product[23] (mac_b12_g1_7_DW_mult_tc_0)
                                                          0.00       1.96 r
  path/genblk1[9].path/path/genblk1.add_in_reg[23]/D (DFF_X2)
                                                          0.01       1.97 r
  data arrival time                                                  1.97

  clock clk (rise edge)                                   1.99       1.99
  clock network delay (ideal)                             0.00       1.99
  path/genblk1[9].path/path/genblk1.add_in_reg[23]/CK (DFF_X2)
                                                          0.00       1.99 r
  library setup time                                     -0.03       1.96
  data required time                                                 1.96
  --------------------------------------------------------------------------
  data required time                                                 1.96
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b12_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
