# //  ModelSim SE-64 2021.3 Jul 13 2021 Linux 5.10.0-26-amd64
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# BitSequence
# transcript
ls
# BitSequence
# transcript
cd BitSequence
ls
# desafio.vhd
# desktop.ini
# sim.do
# tb.vhd
# wave.do
do sim.so
# Cannot open macro file: sim.so
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Copying /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:08:18 on Nov 05,2024
# vcom -reportprogress 300 -work work desafio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity desafio
# -- Compiling architecture behaviour of desafio
# ** Error: desafio.vhd(22): near "signal": (vcom-1576) expecting ';'.
# ** Error: desafio.vhd(28): Illegal target for signal assignment.
# ** Error: desafio.vhd(28): (vcom-1136) Unknown identifier "ACTUAL_STATE".
# ** Error: desafio.vhd(30): Illegal target for signal assignment.
# ** Error: desafio.vhd(30): (vcom-1136) Unknown identifier "ACTUAL_STATE".
# ** Error: desafio.vhd(34): (vcom-1136) Unknown identifier "ACTUAL_STATE".
# ** Error: desafio.vhd(34): Expression is not a signal.
# ** Error: desafio.vhd(36): (vcom-1136) Unknown identifier "ACTUAL_STATE".
# ** Error: desafio.vhd(38): Enumeration literal "S0" is type (enumeration); expecting type (error).
# ** Error: desafio.vhd(40): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: desafio.vhd(42): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: desafio.vhd(46): Enumeration literal "S1" is type (enumeration); expecting type (error).
# ** Error: desafio.vhd(48): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: desafio.vhd(50): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: desafio.vhd(54): Enumeration literal "S2" is type (enumeration); expecting type (error).
# ** Error: desafio.vhd(56): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: desafio.vhd(58): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: desafio.vhd(62): Enumeration literal "S3" is type (enumeration); expecting type (error).
# ** Error: desafio.vhd(64): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: desafio.vhd(66): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: desafio.vhd(70): Enumeration literal "S4" is type (enumeration); expecting type (error).
# ** Error: desafio.vhd(72): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: desafio.vhd(78): Enumeration literal "S5" is type (enumeration); expecting type (error).
# ** Error: desafio.vhd(80): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: desafio.vhd(82): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: desafio.vhd(87): (vcom-1136) Unknown identifier "ACTUAL_STATE".
# ** Error: desafio.vhd(87): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Note: desafio.vhd(89): VHDL Compiler exiting
# End time: 19:08:19 on Nov 05,2024, Elapsed time: 0:00:01
# Errors: 27, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 5
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work desafio.vhd"
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:09:07 on Nov 05,2024
# vcom -reportprogress 300 -work work desafio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity desafio
# -- Compiling architecture behaviour of desafio
# ** Error: desafio.vhd(40): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: desafio.vhd(42): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: desafio.vhd(48): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: desafio.vhd(50): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: desafio.vhd(56): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: desafio.vhd(58): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: desafio.vhd(64): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: desafio.vhd(66): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: desafio.vhd(72): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: desafio.vhd(80): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: desafio.vhd(82): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Note: desafio.vhd(89): VHDL Compiler exiting
# End time: 19:09:07 on Nov 05,2024, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 5
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work desafio.vhd"
ls
# desafio.vhd
# desktop.ini
# modelsim.ini
# sim.do
# tb.vhd
# wave.do
# work
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:10:23 on Nov 05,2024
# vcom -reportprogress 300 -work work desafio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity desafio
# -- Compiling architecture behaviour of desafio
# ** Error: desafio.vhd(73): near "else": (vcom-1576) expecting ';'.
# ** Note: desafio.vhd(89): VHDL Compiler exiting
# End time: 19:10:23 on Nov 05,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 5
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work desafio.vhd"
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:10:35 on Nov 05,2024
# vcom -reportprogress 300 -work work desafio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity desafio
# -- Compiling architecture behaviour of desafio
# End time: 19:10:35 on Nov 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:10:35 on Nov 05,2024
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture behavior of tb
# -- Loading entity desafio
# ** Error: tb.vhd(201): (vcom-1484) Unknown formal identifier "inA".
# ** Error: tb.vhd(202): (vcom-1484) Unknown formal identifier "inB".
# ** Error: tb.vhd(204): (vcom-1035) Formal port "A" has OPEN or no actual associated with it.
# ** Error: tb.vhd(204): (vcom-1035) Formal port "B" has OPEN or no actual associated with it.
# ** Note: tb.vhd(249): VHDL Compiler exiting
# End time: 19:10:35 on Nov 05,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 6
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work tb.vhd"
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:12:20 on Nov 05,2024
# vcom -reportprogress 300 -work work desafio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity desafio
# -- Compiling architecture behaviour of desafio
# End time: 19:12:20 on Nov 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:12:20 on Nov 05,2024
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture behavior of tb
# -- Loading entity desafio
# End time: 19:12:20 on Nov 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 19:12:20 on Nov 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(behavior)#1
# Loading work.desafio(behaviour)#1
# 1
# 1
# ** Note: test_vector 9 failed '0' --> '1'
#    Time: 100 ns  Iteration: 0  Instance: /tb
# ** Note: test_vector 141 failed '0' --> '1'
#    Time: 1420 ns  Iteration: 0  Instance: /tb
# Break key hit
# Break key hit
# Break key hit
# End time: 19:15:12 on Nov 05,2024, Elapsed time: 0:02:52
# Errors: 0, Warnings: 0
