/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* CLK_3 */
#define CLK_3__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define CLK_3__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define CLK_3__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define CLK_3__CFG2_SRC_SEL_MASK 0x07u
#define CLK_3__INDEX 0x03u
#define CLK_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CLK_3__PM_ACT_MSK 0x08u
#define CLK_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CLK_3__PM_STBY_MSK 0x08u

/* Clock */
#define Clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock__CFG2_SRC_SEL_MASK 0x07u
#define Clock__INDEX 0x01u
#define Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock__PM_ACT_MSK 0x02u
#define Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock__PM_STBY_MSK 0x02u
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x05u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x20u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x20u

/* Comp_1 */
#define Comp_1_ctComp__CLK CYREG_CMP1_CLK
#define Comp_1_ctComp__CMP_MASK 0x02u
#define Comp_1_ctComp__CMP_NUMBER 1u
#define Comp_1_ctComp__CR CYREG_CMP1_CR
#define Comp_1_ctComp__LUT__CR CYREG_LUT1_CR
#define Comp_1_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_1_ctComp__LUT__MSK_MASK 0x02u
#define Comp_1_ctComp__LUT__MSK_SHIFT 1u
#define Comp_1_ctComp__LUT__MX CYREG_LUT1_MX
#define Comp_1_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_1_ctComp__LUT__SR_MASK 0x02u
#define Comp_1_ctComp__LUT__SR_SHIFT 1u
#define Comp_1_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_1_ctComp__PM_ACT_MSK 0x02u
#define Comp_1_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_1_ctComp__PM_STBY_MSK 0x02u
#define Comp_1_ctComp__SW0 CYREG_CMP1_SW0
#define Comp_1_ctComp__SW2 CYREG_CMP1_SW2
#define Comp_1_ctComp__SW3 CYREG_CMP1_SW3
#define Comp_1_ctComp__SW4 CYREG_CMP1_SW4
#define Comp_1_ctComp__SW6 CYREG_CMP1_SW6
#define Comp_1_ctComp__TR0 CYREG_CMP1_TR0
#define Comp_1_ctComp__TR1 CYREG_CMP1_TR1
#define Comp_1_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP1_TR0
#define Comp_1_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
#define Comp_1_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP1_TR1
#define Comp_1_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
#define Comp_1_ctComp__WRK CYREG_CMP_WRK
#define Comp_1_ctComp__WRK_MASK 0x02u
#define Comp_1_ctComp__WRK_SHIFT 1u

/* Composite_Pin */
#define Composite_Pin__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Composite_Pin__0__MASK 0x01u
#define Composite_Pin__0__PC CYREG_PRT3_PC0
#define Composite_Pin__0__PORT 3u
#define Composite_Pin__0__SHIFT 0u
#define Composite_Pin__AG CYREG_PRT3_AG
#define Composite_Pin__AMUX CYREG_PRT3_AMUX
#define Composite_Pin__BIE CYREG_PRT3_BIE
#define Composite_Pin__BIT_MASK CYREG_PRT3_BIT_MASK
#define Composite_Pin__BYP CYREG_PRT3_BYP
#define Composite_Pin__CTL CYREG_PRT3_CTL
#define Composite_Pin__DM0 CYREG_PRT3_DM0
#define Composite_Pin__DM1 CYREG_PRT3_DM1
#define Composite_Pin__DM2 CYREG_PRT3_DM2
#define Composite_Pin__DR CYREG_PRT3_DR
#define Composite_Pin__INP_DIS CYREG_PRT3_INP_DIS
#define Composite_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Composite_Pin__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Composite_Pin__LCD_EN CYREG_PRT3_LCD_EN
#define Composite_Pin__MASK 0x01u
#define Composite_Pin__PORT 3u
#define Composite_Pin__PRT CYREG_PRT3_PRT
#define Composite_Pin__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Composite_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Composite_Pin__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Composite_Pin__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Composite_Pin__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Composite_Pin__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Composite_Pin__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Composite_Pin__PS CYREG_PRT3_PS
#define Composite_Pin__SHIFT 0u
#define Composite_Pin__SLW CYREG_PRT3_SLW

/* DMA */
#define DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA__DRQ_NUMBER 0u
#define DMA__NUMBEROF_TDS 0u
#define DMA__PRIORITY 2u
#define DMA__TERMIN_EN 0u
#define DMA__TERMIN_SEL 0u
#define DMA__TERMOUT0_EN 1u
#define DMA__TERMOUT0_SEL 0u
#define DMA__TERMOUT1_EN 0u
#define DMA__TERMOUT1_SEL 0u
#define DMA_CHANNELS_USED__MASK0 0x00000003u

/* LCD_0 */
#define LCD_0__0__INTTYPE CYREG_PICU12_INTTYPE4
#define LCD_0__0__MASK 0x10u
#define LCD_0__0__PC CYREG_PRT12_PC4
#define LCD_0__0__PORT 12u
#define LCD_0__0__SHIFT 4u
#define LCD_0__AG CYREG_PRT12_AG
#define LCD_0__BIE CYREG_PRT12_BIE
#define LCD_0__BIT_MASK CYREG_PRT12_BIT_MASK
#define LCD_0__BYP CYREG_PRT12_BYP
#define LCD_0__DM0 CYREG_PRT12_DM0
#define LCD_0__DM1 CYREG_PRT12_DM1
#define LCD_0__DM2 CYREG_PRT12_DM2
#define LCD_0__DR CYREG_PRT12_DR
#define LCD_0__INP_DIS CYREG_PRT12_INP_DIS
#define LCD_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LCD_0__MASK 0x10u
#define LCD_0__PORT 12u
#define LCD_0__PRT CYREG_PRT12_PRT
#define LCD_0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LCD_0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LCD_0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LCD_0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LCD_0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LCD_0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LCD_0__PS CYREG_PRT12_PS
#define LCD_0__SHIFT 4u
#define LCD_0__SIO_CFG CYREG_PRT12_SIO_CFG
#define LCD_0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LCD_0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LCD_0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LCD_0__SLW CYREG_PRT12_SLW

/* LCD_1 */
#define LCD_1__0__INTTYPE CYREG_PICU12_INTTYPE5
#define LCD_1__0__MASK 0x20u
#define LCD_1__0__PC CYREG_PRT12_PC5
#define LCD_1__0__PORT 12u
#define LCD_1__0__SHIFT 5u
#define LCD_1__AG CYREG_PRT12_AG
#define LCD_1__BIE CYREG_PRT12_BIE
#define LCD_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define LCD_1__BYP CYREG_PRT12_BYP
#define LCD_1__DM0 CYREG_PRT12_DM0
#define LCD_1__DM1 CYREG_PRT12_DM1
#define LCD_1__DM2 CYREG_PRT12_DM2
#define LCD_1__DR CYREG_PRT12_DR
#define LCD_1__INP_DIS CYREG_PRT12_INP_DIS
#define LCD_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LCD_1__MASK 0x20u
#define LCD_1__PORT 12u
#define LCD_1__PRT CYREG_PRT12_PRT
#define LCD_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LCD_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LCD_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LCD_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LCD_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LCD_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LCD_1__PS CYREG_PRT12_PS
#define LCD_1__SHIFT 5u
#define LCD_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define LCD_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LCD_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LCD_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LCD_1__SLW CYREG_PRT12_SLW

/* LCD_2 */
#define LCD_2__0__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_2__0__MASK 0x04u
#define LCD_2__0__PC CYREG_PRT2_PC2
#define LCD_2__0__PORT 2u
#define LCD_2__0__SHIFT 2u
#define LCD_2__AG CYREG_PRT2_AG
#define LCD_2__AMUX CYREG_PRT2_AMUX
#define LCD_2__BIE CYREG_PRT2_BIE
#define LCD_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_2__BYP CYREG_PRT2_BYP
#define LCD_2__CTL CYREG_PRT2_CTL
#define LCD_2__DM0 CYREG_PRT2_DM0
#define LCD_2__DM1 CYREG_PRT2_DM1
#define LCD_2__DM2 CYREG_PRT2_DM2
#define LCD_2__DR CYREG_PRT2_DR
#define LCD_2__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_2__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_2__MASK 0x04u
#define LCD_2__PORT 2u
#define LCD_2__PRT CYREG_PRT2_PRT
#define LCD_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_2__PS CYREG_PRT2_PS
#define LCD_2__SHIFT 2u
#define LCD_2__SLW CYREG_PRT2_SLW

/* LCD_3 */
#define LCD_3__0__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_3__0__MASK 0x08u
#define LCD_3__0__PC CYREG_PRT2_PC3
#define LCD_3__0__PORT 2u
#define LCD_3__0__SHIFT 3u
#define LCD_3__AG CYREG_PRT2_AG
#define LCD_3__AMUX CYREG_PRT2_AMUX
#define LCD_3__BIE CYREG_PRT2_BIE
#define LCD_3__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_3__BYP CYREG_PRT2_BYP
#define LCD_3__CTL CYREG_PRT2_CTL
#define LCD_3__DM0 CYREG_PRT2_DM0
#define LCD_3__DM1 CYREG_PRT2_DM1
#define LCD_3__DM2 CYREG_PRT2_DM2
#define LCD_3__DR CYREG_PRT2_DR
#define LCD_3__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_3__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_3__MASK 0x08u
#define LCD_3__PORT 2u
#define LCD_3__PRT CYREG_PRT2_PRT
#define LCD_3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_3__PS CYREG_PRT2_PS
#define LCD_3__SHIFT 3u
#define LCD_3__SLW CYREG_PRT2_SLW

/* LCD_4 */
#define LCD_4__0__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_4__0__MASK 0x10u
#define LCD_4__0__PC CYREG_PRT2_PC4
#define LCD_4__0__PORT 2u
#define LCD_4__0__SHIFT 4u
#define LCD_4__AG CYREG_PRT2_AG
#define LCD_4__AMUX CYREG_PRT2_AMUX
#define LCD_4__BIE CYREG_PRT2_BIE
#define LCD_4__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_4__BYP CYREG_PRT2_BYP
#define LCD_4__CTL CYREG_PRT2_CTL
#define LCD_4__DM0 CYREG_PRT2_DM0
#define LCD_4__DM1 CYREG_PRT2_DM1
#define LCD_4__DM2 CYREG_PRT2_DM2
#define LCD_4__DR CYREG_PRT2_DR
#define LCD_4__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_4__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_4__MASK 0x10u
#define LCD_4__PORT 2u
#define LCD_4__PRT CYREG_PRT2_PRT
#define LCD_4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_4__PS CYREG_PRT2_PS
#define LCD_4__SHIFT 4u
#define LCD_4__SLW CYREG_PRT2_SLW

/* LCD_5 */
#define LCD_5__0__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_5__0__MASK 0x20u
#define LCD_5__0__PC CYREG_PRT2_PC5
#define LCD_5__0__PORT 2u
#define LCD_5__0__SHIFT 5u
#define LCD_5__AG CYREG_PRT2_AG
#define LCD_5__AMUX CYREG_PRT2_AMUX
#define LCD_5__BIE CYREG_PRT2_BIE
#define LCD_5__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_5__BYP CYREG_PRT2_BYP
#define LCD_5__CTL CYREG_PRT2_CTL
#define LCD_5__DM0 CYREG_PRT2_DM0
#define LCD_5__DM1 CYREG_PRT2_DM1
#define LCD_5__DM2 CYREG_PRT2_DM2
#define LCD_5__DR CYREG_PRT2_DR
#define LCD_5__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_5__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_5__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_5__MASK 0x20u
#define LCD_5__PORT 2u
#define LCD_5__PRT CYREG_PRT2_PRT
#define LCD_5__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_5__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_5__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_5__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_5__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_5__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_5__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_5__PS CYREG_PRT2_PS
#define LCD_5__SHIFT 5u
#define LCD_5__SLW CYREG_PRT2_SLW

/* LCD_6 */
#define LCD_6__0__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_6__0__MASK 0x40u
#define LCD_6__0__PC CYREG_PRT2_PC6
#define LCD_6__0__PORT 2u
#define LCD_6__0__SHIFT 6u
#define LCD_6__AG CYREG_PRT2_AG
#define LCD_6__AMUX CYREG_PRT2_AMUX
#define LCD_6__BIE CYREG_PRT2_BIE
#define LCD_6__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_6__BYP CYREG_PRT2_BYP
#define LCD_6__CTL CYREG_PRT2_CTL
#define LCD_6__DM0 CYREG_PRT2_DM0
#define LCD_6__DM1 CYREG_PRT2_DM1
#define LCD_6__DM2 CYREG_PRT2_DM2
#define LCD_6__DR CYREG_PRT2_DR
#define LCD_6__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_6__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_6__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_6__MASK 0x40u
#define LCD_6__PORT 2u
#define LCD_6__PRT CYREG_PRT2_PRT
#define LCD_6__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_6__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_6__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_6__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_6__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_6__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_6__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_6__PS CYREG_PRT2_PS
#define LCD_6__SHIFT 6u
#define LCD_6__SLW CYREG_PRT2_SLW

/* LCD_7 */
#define LCD_7__0__INTTYPE CYREG_PICU2_INTTYPE7
#define LCD_7__0__MASK 0x80u
#define LCD_7__0__PC CYREG_PRT2_PC7
#define LCD_7__0__PORT 2u
#define LCD_7__0__SHIFT 7u
#define LCD_7__AG CYREG_PRT2_AG
#define LCD_7__AMUX CYREG_PRT2_AMUX
#define LCD_7__BIE CYREG_PRT2_BIE
#define LCD_7__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_7__BYP CYREG_PRT2_BYP
#define LCD_7__CTL CYREG_PRT2_CTL
#define LCD_7__DM0 CYREG_PRT2_DM0
#define LCD_7__DM1 CYREG_PRT2_DM1
#define LCD_7__DM2 CYREG_PRT2_DM2
#define LCD_7__DR CYREG_PRT2_DR
#define LCD_7__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_7__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_7__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_7__MASK 0x80u
#define LCD_7__PORT 2u
#define LCD_7__PRT CYREG_PRT2_PRT
#define LCD_7__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_7__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_7__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_7__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_7__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_7__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_7__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_7__PS CYREG_PRT2_PS
#define LCD_7__SHIFT 7u
#define LCD_7__SLW CYREG_PRT2_SLW

/* LCD_CS */
#define LCD_CS__0__INTTYPE CYREG_PICU6_INTTYPE2
#define LCD_CS__0__MASK 0x04u
#define LCD_CS__0__PC CYREG_PRT6_PC2
#define LCD_CS__0__PORT 6u
#define LCD_CS__0__SHIFT 2u
#define LCD_CS__AG CYREG_PRT6_AG
#define LCD_CS__AMUX CYREG_PRT6_AMUX
#define LCD_CS__BIE CYREG_PRT6_BIE
#define LCD_CS__BIT_MASK CYREG_PRT6_BIT_MASK
#define LCD_CS__BYP CYREG_PRT6_BYP
#define LCD_CS__CTL CYREG_PRT6_CTL
#define LCD_CS__DM0 CYREG_PRT6_DM0
#define LCD_CS__DM1 CYREG_PRT6_DM1
#define LCD_CS__DM2 CYREG_PRT6_DM2
#define LCD_CS__DR CYREG_PRT6_DR
#define LCD_CS__INP_DIS CYREG_PRT6_INP_DIS
#define LCD_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LCD_CS__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LCD_CS__LCD_EN CYREG_PRT6_LCD_EN
#define LCD_CS__MASK 0x04u
#define LCD_CS__PORT 6u
#define LCD_CS__PRT CYREG_PRT6_PRT
#define LCD_CS__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LCD_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LCD_CS__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LCD_CS__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LCD_CS__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LCD_CS__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LCD_CS__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LCD_CS__PS CYREG_PRT6_PS
#define LCD_CS__SHIFT 2u
#define LCD_CS__SLW CYREG_PRT6_SLW

/* LCD_Data_Reg */
#define LCD_Data_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define LCD_Data_Reg_Sync_ctrl_reg__0__POS 0
#define LCD_Data_Reg_Sync_ctrl_reg__1__MASK 0x02u
#define LCD_Data_Reg_Sync_ctrl_reg__1__POS 1
#define LCD_Data_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define LCD_Data_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define LCD_Data_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define LCD_Data_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define LCD_Data_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define LCD_Data_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define LCD_Data_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define LCD_Data_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define LCD_Data_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define LCD_Data_Reg_Sync_ctrl_reg__2__MASK 0x04u
#define LCD_Data_Reg_Sync_ctrl_reg__2__POS 2
#define LCD_Data_Reg_Sync_ctrl_reg__3__MASK 0x08u
#define LCD_Data_Reg_Sync_ctrl_reg__3__POS 3
#define LCD_Data_Reg_Sync_ctrl_reg__4__MASK 0x10u
#define LCD_Data_Reg_Sync_ctrl_reg__4__POS 4
#define LCD_Data_Reg_Sync_ctrl_reg__5__MASK 0x20u
#define LCD_Data_Reg_Sync_ctrl_reg__5__POS 5
#define LCD_Data_Reg_Sync_ctrl_reg__6__MASK 0x40u
#define LCD_Data_Reg_Sync_ctrl_reg__6__POS 6
#define LCD_Data_Reg_Sync_ctrl_reg__7__MASK 0x80u
#define LCD_Data_Reg_Sync_ctrl_reg__7__POS 7
#define LCD_Data_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define LCD_Data_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB07_CTL
#define LCD_Data_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define LCD_Data_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB07_CTL
#define LCD_Data_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define LCD_Data_Reg_Sync_ctrl_reg__MASK 0xFFu
#define LCD_Data_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define LCD_Data_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define LCD_Data_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB07_MSK

/* LCD_RD */
#define LCD_RD__0__INTTYPE CYREG_PICU15_INTTYPE5
#define LCD_RD__0__MASK 0x20u
#define LCD_RD__0__PC CYREG_IO_PC_PRT15_PC5
#define LCD_RD__0__PORT 15u
#define LCD_RD__0__SHIFT 5u
#define LCD_RD__AG CYREG_PRT15_AG
#define LCD_RD__AMUX CYREG_PRT15_AMUX
#define LCD_RD__BIE CYREG_PRT15_BIE
#define LCD_RD__BIT_MASK CYREG_PRT15_BIT_MASK
#define LCD_RD__BYP CYREG_PRT15_BYP
#define LCD_RD__CTL CYREG_PRT15_CTL
#define LCD_RD__DM0 CYREG_PRT15_DM0
#define LCD_RD__DM1 CYREG_PRT15_DM1
#define LCD_RD__DM2 CYREG_PRT15_DM2
#define LCD_RD__DR CYREG_PRT15_DR
#define LCD_RD__INP_DIS CYREG_PRT15_INP_DIS
#define LCD_RD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LCD_RD__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LCD_RD__LCD_EN CYREG_PRT15_LCD_EN
#define LCD_RD__MASK 0x20u
#define LCD_RD__PORT 15u
#define LCD_RD__PRT CYREG_PRT15_PRT
#define LCD_RD__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LCD_RD__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LCD_RD__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LCD_RD__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LCD_RD__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LCD_RD__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LCD_RD__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LCD_RD__PS CYREG_PRT15_PS
#define LCD_RD__SHIFT 5u
#define LCD_RD__SLW CYREG_PRT15_SLW

/* LCD_RS */
#define LCD_RS__0__INTTYPE CYREG_PICU6_INTTYPE3
#define LCD_RS__0__MASK 0x08u
#define LCD_RS__0__PC CYREG_PRT6_PC3
#define LCD_RS__0__PORT 6u
#define LCD_RS__0__SHIFT 3u
#define LCD_RS__AG CYREG_PRT6_AG
#define LCD_RS__AMUX CYREG_PRT6_AMUX
#define LCD_RS__BIE CYREG_PRT6_BIE
#define LCD_RS__BIT_MASK CYREG_PRT6_BIT_MASK
#define LCD_RS__BYP CYREG_PRT6_BYP
#define LCD_RS__CTL CYREG_PRT6_CTL
#define LCD_RS__DM0 CYREG_PRT6_DM0
#define LCD_RS__DM1 CYREG_PRT6_DM1
#define LCD_RS__DM2 CYREG_PRT6_DM2
#define LCD_RS__DR CYREG_PRT6_DR
#define LCD_RS__INP_DIS CYREG_PRT6_INP_DIS
#define LCD_RS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LCD_RS__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LCD_RS__LCD_EN CYREG_PRT6_LCD_EN
#define LCD_RS__MASK 0x08u
#define LCD_RS__PORT 6u
#define LCD_RS__PRT CYREG_PRT6_PRT
#define LCD_RS__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LCD_RS__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LCD_RS__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LCD_RS__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LCD_RS__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LCD_RS__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LCD_RS__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LCD_RS__PS CYREG_PRT6_PS
#define LCD_RS__SHIFT 3u
#define LCD_RS__SLW CYREG_PRT6_SLW
#define LCD_RST__0__INTTYPE CYREG_PICU6_INTTYPE1
#define LCD_RST__0__MASK 0x02u
#define LCD_RST__0__PC CYREG_PRT6_PC1
#define LCD_RST__0__PORT 6u
#define LCD_RST__0__SHIFT 1u
#define LCD_RST__AG CYREG_PRT6_AG
#define LCD_RST__AMUX CYREG_PRT6_AMUX
#define LCD_RST__BIE CYREG_PRT6_BIE
#define LCD_RST__BIT_MASK CYREG_PRT6_BIT_MASK
#define LCD_RST__BYP CYREG_PRT6_BYP
#define LCD_RST__CTL CYREG_PRT6_CTL
#define LCD_RST__DM0 CYREG_PRT6_DM0
#define LCD_RST__DM1 CYREG_PRT6_DM1
#define LCD_RST__DM2 CYREG_PRT6_DM2
#define LCD_RST__DR CYREG_PRT6_DR
#define LCD_RST__INP_DIS CYREG_PRT6_INP_DIS
#define LCD_RST__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LCD_RST__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LCD_RST__LCD_EN CYREG_PRT6_LCD_EN
#define LCD_RST__MASK 0x02u
#define LCD_RST__PORT 6u
#define LCD_RST__PRT CYREG_PRT6_PRT
#define LCD_RST__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LCD_RST__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LCD_RST__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LCD_RST__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LCD_RST__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LCD_RST__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LCD_RST__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LCD_RST__PS CYREG_PRT6_PS
#define LCD_RST__SHIFT 1u
#define LCD_RST__SLW CYREG_PRT6_SLW

/* LCD_WR */
#define LCD_WR__0__INTTYPE CYREG_PICU15_INTTYPE4
#define LCD_WR__0__MASK 0x10u
#define LCD_WR__0__PC CYREG_IO_PC_PRT15_PC4
#define LCD_WR__0__PORT 15u
#define LCD_WR__0__SHIFT 4u
#define LCD_WR__AG CYREG_PRT15_AG
#define LCD_WR__AMUX CYREG_PRT15_AMUX
#define LCD_WR__BIE CYREG_PRT15_BIE
#define LCD_WR__BIT_MASK CYREG_PRT15_BIT_MASK
#define LCD_WR__BYP CYREG_PRT15_BYP
#define LCD_WR__CTL CYREG_PRT15_CTL
#define LCD_WR__DM0 CYREG_PRT15_DM0
#define LCD_WR__DM1 CYREG_PRT15_DM1
#define LCD_WR__DM2 CYREG_PRT15_DM2
#define LCD_WR__DR CYREG_PRT15_DR
#define LCD_WR__INP_DIS CYREG_PRT15_INP_DIS
#define LCD_WR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LCD_WR__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LCD_WR__LCD_EN CYREG_PRT15_LCD_EN
#define LCD_WR__MASK 0x10u
#define LCD_WR__PORT 15u
#define LCD_WR__PRT CYREG_PRT15_PRT
#define LCD_WR__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LCD_WR__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LCD_WR__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LCD_WR__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LCD_WR__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LCD_WR__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LCD_WR__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LCD_WR__PS CYREG_PRT15_PS
#define LCD_WR__SHIFT 4u
#define LCD_WR__SLW CYREG_PRT15_SLW
#define LCD_WR_REG_Sync_ctrl_reg__0__MASK 0x01u
#define LCD_WR_REG_Sync_ctrl_reg__0__POS 0
#define LCD_WR_REG_Sync_ctrl_reg__1__MASK 0x02u
#define LCD_WR_REG_Sync_ctrl_reg__1__POS 1
#define LCD_WR_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define LCD_WR_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define LCD_WR_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define LCD_WR_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define LCD_WR_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define LCD_WR_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define LCD_WR_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define LCD_WR_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define LCD_WR_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define LCD_WR_REG_Sync_ctrl_reg__2__MASK 0x04u
#define LCD_WR_REG_Sync_ctrl_reg__2__POS 2
#define LCD_WR_REG_Sync_ctrl_reg__3__MASK 0x08u
#define LCD_WR_REG_Sync_ctrl_reg__3__POS 3
#define LCD_WR_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define LCD_WR_REG_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define LCD_WR_REG_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define LCD_WR_REG_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define LCD_WR_REG_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define LCD_WR_REG_Sync_ctrl_reg__MASK 0x0Fu
#define LCD_WR_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define LCD_WR_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define LCD_WR_REG_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK

/* PIXEL_CLK */
#define PIXEL_CLK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define PIXEL_CLK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define PIXEL_CLK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define PIXEL_CLK__CFG2_SRC_SEL_MASK 0x07u
#define PIXEL_CLK__INDEX 0x00u
#define PIXEL_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PIXEL_CLK__PM_ACT_MSK 0x01u
#define PIXEL_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PIXEL_CLK__PM_STBY_MSK 0x01u

/* PWM_1 */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB09_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB09_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB09_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB09_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB09_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB09_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU5_INTTYPE0
#define Pin_1__0__MASK 0x01u
#define Pin_1__0__PC CYREG_PRT5_PC0
#define Pin_1__0__PORT 5u
#define Pin_1__0__SHIFT 0u
#define Pin_1__AG CYREG_PRT5_AG
#define Pin_1__AMUX CYREG_PRT5_AMUX
#define Pin_1__BIE CYREG_PRT5_BIE
#define Pin_1__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_1__BYP CYREG_PRT5_BYP
#define Pin_1__CTL CYREG_PRT5_CTL
#define Pin_1__DM0 CYREG_PRT5_DM0
#define Pin_1__DM1 CYREG_PRT5_DM1
#define Pin_1__DM2 CYREG_PRT5_DM2
#define Pin_1__DR CYREG_PRT5_DR
#define Pin_1__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_1__MASK 0x01u
#define Pin_1__PORT 5u
#define Pin_1__PRT CYREG_PRT5_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_1__PS CYREG_PRT5_PS
#define Pin_1__SHIFT 0u
#define Pin_1__SLW CYREG_PRT5_SLW
#define Pin_10__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Pin_10__0__MASK 0x08u
#define Pin_10__0__PC CYREG_PRT3_PC3
#define Pin_10__0__PORT 3u
#define Pin_10__0__SHIFT 3u
#define Pin_10__AG CYREG_PRT3_AG
#define Pin_10__AMUX CYREG_PRT3_AMUX
#define Pin_10__BIE CYREG_PRT3_BIE
#define Pin_10__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_10__BYP CYREG_PRT3_BYP
#define Pin_10__CTL CYREG_PRT3_CTL
#define Pin_10__DM0 CYREG_PRT3_DM0
#define Pin_10__DM1 CYREG_PRT3_DM1
#define Pin_10__DM2 CYREG_PRT3_DM2
#define Pin_10__DR CYREG_PRT3_DR
#define Pin_10__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_10__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_10__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_10__MASK 0x08u
#define Pin_10__PORT 3u
#define Pin_10__PRT CYREG_PRT3_PRT
#define Pin_10__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_10__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_10__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_10__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_10__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_10__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_10__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_10__PS CYREG_PRT3_PS
#define Pin_10__SHIFT 3u
#define Pin_10__SLW CYREG_PRT3_SLW
#define Pin_11__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Pin_11__0__MASK 0x10u
#define Pin_11__0__PC CYREG_PRT3_PC4
#define Pin_11__0__PORT 3u
#define Pin_11__0__SHIFT 4u
#define Pin_11__AG CYREG_PRT3_AG
#define Pin_11__AMUX CYREG_PRT3_AMUX
#define Pin_11__BIE CYREG_PRT3_BIE
#define Pin_11__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_11__BYP CYREG_PRT3_BYP
#define Pin_11__CTL CYREG_PRT3_CTL
#define Pin_11__DM0 CYREG_PRT3_DM0
#define Pin_11__DM1 CYREG_PRT3_DM1
#define Pin_11__DM2 CYREG_PRT3_DM2
#define Pin_11__DR CYREG_PRT3_DR
#define Pin_11__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_11__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_11__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_11__MASK 0x10u
#define Pin_11__PORT 3u
#define Pin_11__PRT CYREG_PRT3_PRT
#define Pin_11__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_11__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_11__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_11__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_11__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_11__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_11__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_11__PS CYREG_PRT3_PS
#define Pin_11__SHIFT 4u
#define Pin_11__SLW CYREG_PRT3_SLW
#define Pin_12__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Pin_12__0__MASK 0x20u
#define Pin_12__0__PC CYREG_PRT3_PC5
#define Pin_12__0__PORT 3u
#define Pin_12__0__SHIFT 5u
#define Pin_12__AG CYREG_PRT3_AG
#define Pin_12__AMUX CYREG_PRT3_AMUX
#define Pin_12__BIE CYREG_PRT3_BIE
#define Pin_12__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_12__BYP CYREG_PRT3_BYP
#define Pin_12__CTL CYREG_PRT3_CTL
#define Pin_12__DM0 CYREG_PRT3_DM0
#define Pin_12__DM1 CYREG_PRT3_DM1
#define Pin_12__DM2 CYREG_PRT3_DM2
#define Pin_12__DR CYREG_PRT3_DR
#define Pin_12__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_12__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_12__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_12__MASK 0x20u
#define Pin_12__PORT 3u
#define Pin_12__PRT CYREG_PRT3_PRT
#define Pin_12__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_12__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_12__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_12__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_12__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_12__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_12__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_12__PS CYREG_PRT3_PS
#define Pin_12__SHIFT 5u
#define Pin_12__SLW CYREG_PRT3_SLW
#define Pin_13__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Pin_13__0__MASK 0x40u
#define Pin_13__0__PC CYREG_PRT3_PC6
#define Pin_13__0__PORT 3u
#define Pin_13__0__SHIFT 6u
#define Pin_13__AG CYREG_PRT3_AG
#define Pin_13__AMUX CYREG_PRT3_AMUX
#define Pin_13__BIE CYREG_PRT3_BIE
#define Pin_13__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_13__BYP CYREG_PRT3_BYP
#define Pin_13__CTL CYREG_PRT3_CTL
#define Pin_13__DM0 CYREG_PRT3_DM0
#define Pin_13__DM1 CYREG_PRT3_DM1
#define Pin_13__DM2 CYREG_PRT3_DM2
#define Pin_13__DR CYREG_PRT3_DR
#define Pin_13__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_13__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_13__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_13__MASK 0x40u
#define Pin_13__PORT 3u
#define Pin_13__PRT CYREG_PRT3_PRT
#define Pin_13__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_13__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_13__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_13__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_13__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_13__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_13__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_13__PS CYREG_PRT3_PS
#define Pin_13__SHIFT 6u
#define Pin_13__SLW CYREG_PRT3_SLW
#define Pin_14__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Pin_14__0__MASK 0x80u
#define Pin_14__0__PC CYREG_PRT3_PC7
#define Pin_14__0__PORT 3u
#define Pin_14__0__SHIFT 7u
#define Pin_14__AG CYREG_PRT3_AG
#define Pin_14__AMUX CYREG_PRT3_AMUX
#define Pin_14__BIE CYREG_PRT3_BIE
#define Pin_14__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_14__BYP CYREG_PRT3_BYP
#define Pin_14__CTL CYREG_PRT3_CTL
#define Pin_14__DM0 CYREG_PRT3_DM0
#define Pin_14__DM1 CYREG_PRT3_DM1
#define Pin_14__DM2 CYREG_PRT3_DM2
#define Pin_14__DR CYREG_PRT3_DR
#define Pin_14__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_14__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_14__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_14__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_14__MASK 0x80u
#define Pin_14__PORT 3u
#define Pin_14__PRT CYREG_PRT3_PRT
#define Pin_14__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_14__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_14__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_14__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_14__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_14__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_14__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_14__PS CYREG_PRT3_PS
#define Pin_14__SHIFT 7u
#define Pin_14__SLW CYREG_PRT3_SLW

/* Pin_2 */
#define Pin_2__0__INTTYPE CYREG_PICU5_INTTYPE1
#define Pin_2__0__MASK 0x02u
#define Pin_2__0__PC CYREG_PRT5_PC1
#define Pin_2__0__PORT 5u
#define Pin_2__0__SHIFT 1u
#define Pin_2__AG CYREG_PRT5_AG
#define Pin_2__AMUX CYREG_PRT5_AMUX
#define Pin_2__BIE CYREG_PRT5_BIE
#define Pin_2__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_2__BYP CYREG_PRT5_BYP
#define Pin_2__CTL CYREG_PRT5_CTL
#define Pin_2__DM0 CYREG_PRT5_DM0
#define Pin_2__DM1 CYREG_PRT5_DM1
#define Pin_2__DM2 CYREG_PRT5_DM2
#define Pin_2__DR CYREG_PRT5_DR
#define Pin_2__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Pin_2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_2__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_2__MASK 0x02u
#define Pin_2__PORT 5u
#define Pin_2__PRT CYREG_PRT5_PRT
#define Pin_2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_2__PS CYREG_PRT5_PS
#define Pin_2__SHIFT 1u
#define Pin_2__SLW CYREG_PRT5_SLW

/* Pin_3 */
#define Pin_3__0__INTTYPE CYREG_PICU5_INTTYPE2
#define Pin_3__0__MASK 0x04u
#define Pin_3__0__PC CYREG_PRT5_PC2
#define Pin_3__0__PORT 5u
#define Pin_3__0__SHIFT 2u
#define Pin_3__AG CYREG_PRT5_AG
#define Pin_3__AMUX CYREG_PRT5_AMUX
#define Pin_3__BIE CYREG_PRT5_BIE
#define Pin_3__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_3__BYP CYREG_PRT5_BYP
#define Pin_3__CTL CYREG_PRT5_CTL
#define Pin_3__DM0 CYREG_PRT5_DM0
#define Pin_3__DM1 CYREG_PRT5_DM1
#define Pin_3__DM2 CYREG_PRT5_DM2
#define Pin_3__DR CYREG_PRT5_DR
#define Pin_3__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Pin_3__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_3__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_3__MASK 0x04u
#define Pin_3__PORT 5u
#define Pin_3__PRT CYREG_PRT5_PRT
#define Pin_3__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_3__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_3__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_3__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_3__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_3__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_3__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_3__PS CYREG_PRT5_PS
#define Pin_3__SHIFT 2u
#define Pin_3__SLW CYREG_PRT5_SLW

/* Pin_4 */
#define Pin_4__0__INTTYPE CYREG_PICU5_INTTYPE3
#define Pin_4__0__MASK 0x08u
#define Pin_4__0__PC CYREG_PRT5_PC3
#define Pin_4__0__PORT 5u
#define Pin_4__0__SHIFT 3u
#define Pin_4__AG CYREG_PRT5_AG
#define Pin_4__AMUX CYREG_PRT5_AMUX
#define Pin_4__BIE CYREG_PRT5_BIE
#define Pin_4__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_4__BYP CYREG_PRT5_BYP
#define Pin_4__CTL CYREG_PRT5_CTL
#define Pin_4__DM0 CYREG_PRT5_DM0
#define Pin_4__DM1 CYREG_PRT5_DM1
#define Pin_4__DM2 CYREG_PRT5_DM2
#define Pin_4__DR CYREG_PRT5_DR
#define Pin_4__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Pin_4__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_4__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_4__MASK 0x08u
#define Pin_4__PORT 5u
#define Pin_4__PRT CYREG_PRT5_PRT
#define Pin_4__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_4__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_4__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_4__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_4__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_4__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_4__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_4__PS CYREG_PRT5_PS
#define Pin_4__SHIFT 3u
#define Pin_4__SLW CYREG_PRT5_SLW

/* Pin_5 */
#define Pin_5__0__INTTYPE CYREG_PICU5_INTTYPE4
#define Pin_5__0__MASK 0x10u
#define Pin_5__0__PC CYREG_PRT5_PC4
#define Pin_5__0__PORT 5u
#define Pin_5__0__SHIFT 4u
#define Pin_5__AG CYREG_PRT5_AG
#define Pin_5__AMUX CYREG_PRT5_AMUX
#define Pin_5__BIE CYREG_PRT5_BIE
#define Pin_5__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_5__BYP CYREG_PRT5_BYP
#define Pin_5__CTL CYREG_PRT5_CTL
#define Pin_5__DM0 CYREG_PRT5_DM0
#define Pin_5__DM1 CYREG_PRT5_DM1
#define Pin_5__DM2 CYREG_PRT5_DM2
#define Pin_5__DR CYREG_PRT5_DR
#define Pin_5__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Pin_5__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_5__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_5__MASK 0x10u
#define Pin_5__PORT 5u
#define Pin_5__PRT CYREG_PRT5_PRT
#define Pin_5__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_5__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_5__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_5__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_5__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_5__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_5__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_5__PS CYREG_PRT5_PS
#define Pin_5__SHIFT 4u
#define Pin_5__SLW CYREG_PRT5_SLW

/* Pin_6 */
#define Pin_6__0__INTTYPE CYREG_PICU5_INTTYPE5
#define Pin_6__0__MASK 0x20u
#define Pin_6__0__PC CYREG_PRT5_PC5
#define Pin_6__0__PORT 5u
#define Pin_6__0__SHIFT 5u
#define Pin_6__AG CYREG_PRT5_AG
#define Pin_6__AMUX CYREG_PRT5_AMUX
#define Pin_6__BIE CYREG_PRT5_BIE
#define Pin_6__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_6__BYP CYREG_PRT5_BYP
#define Pin_6__CTL CYREG_PRT5_CTL
#define Pin_6__DM0 CYREG_PRT5_DM0
#define Pin_6__DM1 CYREG_PRT5_DM1
#define Pin_6__DM2 CYREG_PRT5_DM2
#define Pin_6__DR CYREG_PRT5_DR
#define Pin_6__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Pin_6__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_6__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_6__MASK 0x20u
#define Pin_6__PORT 5u
#define Pin_6__PRT CYREG_PRT5_PRT
#define Pin_6__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_6__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_6__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_6__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_6__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_6__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_6__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_6__PS CYREG_PRT5_PS
#define Pin_6__SHIFT 5u
#define Pin_6__SLW CYREG_PRT5_SLW

/* Pin_7 */
#define Pin_7__0__INTTYPE CYREG_PICU5_INTTYPE6
#define Pin_7__0__MASK 0x40u
#define Pin_7__0__PC CYREG_PRT5_PC6
#define Pin_7__0__PORT 5u
#define Pin_7__0__SHIFT 6u
#define Pin_7__AG CYREG_PRT5_AG
#define Pin_7__AMUX CYREG_PRT5_AMUX
#define Pin_7__BIE CYREG_PRT5_BIE
#define Pin_7__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_7__BYP CYREG_PRT5_BYP
#define Pin_7__CTL CYREG_PRT5_CTL
#define Pin_7__DM0 CYREG_PRT5_DM0
#define Pin_7__DM1 CYREG_PRT5_DM1
#define Pin_7__DM2 CYREG_PRT5_DM2
#define Pin_7__DR CYREG_PRT5_DR
#define Pin_7__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Pin_7__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_7__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_7__MASK 0x40u
#define Pin_7__PORT 5u
#define Pin_7__PRT CYREG_PRT5_PRT
#define Pin_7__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_7__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_7__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_7__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_7__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_7__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_7__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_7__PS CYREG_PRT5_PS
#define Pin_7__SHIFT 6u
#define Pin_7__SLW CYREG_PRT5_SLW

/* Pin_8 */
#define Pin_8__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Pin_8__0__MASK 0x02u
#define Pin_8__0__PC CYREG_PRT3_PC1
#define Pin_8__0__PORT 3u
#define Pin_8__0__SHIFT 1u
#define Pin_8__AG CYREG_PRT3_AG
#define Pin_8__AMUX CYREG_PRT3_AMUX
#define Pin_8__BIE CYREG_PRT3_BIE
#define Pin_8__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_8__BYP CYREG_PRT3_BYP
#define Pin_8__CTL CYREG_PRT3_CTL
#define Pin_8__DM0 CYREG_PRT3_DM0
#define Pin_8__DM1 CYREG_PRT3_DM1
#define Pin_8__DM2 CYREG_PRT3_DM2
#define Pin_8__DR CYREG_PRT3_DR
#define Pin_8__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_8__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_8__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_8__MASK 0x02u
#define Pin_8__PORT 3u
#define Pin_8__PRT CYREG_PRT3_PRT
#define Pin_8__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_8__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_8__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_8__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_8__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_8__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_8__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_8__PS CYREG_PRT3_PS
#define Pin_8__SHIFT 1u
#define Pin_8__SLW CYREG_PRT3_SLW

/* Pin_9 */
#define Pin_9__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Pin_9__0__MASK 0x04u
#define Pin_9__0__PC CYREG_PRT3_PC2
#define Pin_9__0__PORT 3u
#define Pin_9__0__SHIFT 2u
#define Pin_9__AG CYREG_PRT3_AG
#define Pin_9__AMUX CYREG_PRT3_AMUX
#define Pin_9__BIE CYREG_PRT3_BIE
#define Pin_9__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_9__BYP CYREG_PRT3_BYP
#define Pin_9__CTL CYREG_PRT3_CTL
#define Pin_9__DM0 CYREG_PRT3_DM0
#define Pin_9__DM1 CYREG_PRT3_DM1
#define Pin_9__DM2 CYREG_PRT3_DM2
#define Pin_9__DR CYREG_PRT3_DR
#define Pin_9__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_9__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_9__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_9__MASK 0x04u
#define Pin_9__PORT 3u
#define Pin_9__PRT CYREG_PRT3_PRT
#define Pin_9__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_9__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_9__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_9__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_9__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_9__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_9__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_9__PS CYREG_PRT3_PS
#define Pin_9__SHIFT 2u
#define Pin_9__SLW CYREG_PRT3_SLW

/* Pixel_ISR */
#define Pixel_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Pixel_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Pixel_ISR__INTC_MASK 0x01u
#define Pixel_ISR__INTC_NUMBER 0u
#define Pixel_ISR__INTC_PRIOR_NUM 7u
#define Pixel_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Pixel_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Pixel_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pixel_ShiftReg_1 */
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__A0_REG CYREG_B0_UDB08_A0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__A1_REG CYREG_B0_UDB08_A1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__D0_REG CYREG_B0_UDB08_D0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__D1_REG CYREG_B0_UDB08_D1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__F0_REG CYREG_B0_UDB08_F0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__F1_REG CYREG_B0_UDB08_F1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__A0_REG CYREG_B0_UDB09_A0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__A1_REG CYREG_B0_UDB09_A1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__D0_REG CYREG_B0_UDB09_D0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__D1_REG CYREG_B0_UDB09_D1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__F0_REG CYREG_B0_UDB09_F0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__F1_REG CYREG_B0_UDB09_F1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__A0_REG CYREG_B0_UDB10_A0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__A1_REG CYREG_B0_UDB10_A1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__D0_REG CYREG_B0_UDB10_D0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__D1_REG CYREG_B0_UDB10_D1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__F0_REG CYREG_B0_UDB10_F0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__F1_REG CYREG_B0_UDB10_F1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__A0_REG CYREG_B0_UDB11_A0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__A1_REG CYREG_B0_UDB11_A1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__D0_REG CYREG_B0_UDB11_D0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__D1_REG CYREG_B0_UDB11_D1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__F0_REG CYREG_B0_UDB11_F0
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__F1_REG CYREG_B0_UDB11_F1
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Pixel_ShiftReg_1_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Pixel_ShiftReg_1_bSR_StsReg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define Pixel_ShiftReg_1_bSR_StsReg__3__MASK 0x08u
#define Pixel_ShiftReg_1_bSR_StsReg__3__POS 3
#define Pixel_ShiftReg_1_bSR_StsReg__4__MASK 0x10u
#define Pixel_ShiftReg_1_bSR_StsReg__4__POS 4
#define Pixel_ShiftReg_1_bSR_StsReg__5__MASK 0x20u
#define Pixel_ShiftReg_1_bSR_StsReg__5__POS 5
#define Pixel_ShiftReg_1_bSR_StsReg__6__MASK 0x40u
#define Pixel_ShiftReg_1_bSR_StsReg__6__POS 6
#define Pixel_ShiftReg_1_bSR_StsReg__MASK 0x78u
#define Pixel_ShiftReg_1_bSR_StsReg__MASK_REG CYREG_B0_UDB03_MSK
#define Pixel_ShiftReg_1_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Pixel_ShiftReg_1_bSR_StsReg__STATUS_REG CYREG_B0_UDB03_ST
#define Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__0__POS 0
#define Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB12_CTL
#define Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB12_CTL
#define Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB12_MSK

/* Pixel_ShiftReg_bSR */
#define Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__A0_REG CYREG_B0_UDB13_A0
#define Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__A1_REG CYREG_B0_UDB13_A1
#define Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__D0_REG CYREG_B0_UDB13_D0
#define Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__D1_REG CYREG_B0_UDB13_D1
#define Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__F0_REG CYREG_B0_UDB13_F0
#define Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__F1_REG CYREG_B0_UDB13_F1
#define Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Pixel_ShiftReg_bSR_StsReg__1__MASK 0x02u
#define Pixel_ShiftReg_bSR_StsReg__1__POS 1
#define Pixel_ShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Pixel_ShiftReg_bSR_StsReg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define Pixel_ShiftReg_bSR_StsReg__3__MASK 0x08u
#define Pixel_ShiftReg_bSR_StsReg__3__POS 3
#define Pixel_ShiftReg_bSR_StsReg__4__MASK 0x10u
#define Pixel_ShiftReg_bSR_StsReg__4__POS 4
#define Pixel_ShiftReg_bSR_StsReg__5__MASK 0x20u
#define Pixel_ShiftReg_bSR_StsReg__5__POS 5
#define Pixel_ShiftReg_bSR_StsReg__6__MASK 0x40u
#define Pixel_ShiftReg_bSR_StsReg__6__POS 6
#define Pixel_ShiftReg_bSR_StsReg__MASK 0x7Au
#define Pixel_ShiftReg_bSR_StsReg__MASK_REG CYREG_B0_UDB13_MSK
#define Pixel_ShiftReg_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Pixel_ShiftReg_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Pixel_ShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Pixel_ShiftReg_bSR_StsReg__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define Pixel_ShiftReg_bSR_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define Pixel_ShiftReg_bSR_StsReg__STATUS_REG CYREG_B0_UDB13_ST
#define Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__0__POS 0
#define Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB13_CTL
#define Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB13_CTL
#define Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB13_MSK

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Rx_1__0__MASK 0x01u
#define Rx_1__0__PC CYREG_PRT2_PC0
#define Rx_1__0__PORT 2u
#define Rx_1__0__SHIFT 0u
#define Rx_1__AG CYREG_PRT2_AG
#define Rx_1__AMUX CYREG_PRT2_AMUX
#define Rx_1__BIE CYREG_PRT2_BIE
#define Rx_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Rx_1__BYP CYREG_PRT2_BYP
#define Rx_1__CTL CYREG_PRT2_CTL
#define Rx_1__DM0 CYREG_PRT2_DM0
#define Rx_1__DM1 CYREG_PRT2_DM1
#define Rx_1__DM2 CYREG_PRT2_DM2
#define Rx_1__DR CYREG_PRT2_DR
#define Rx_1__INP_DIS CYREG_PRT2_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Rx_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT2_LCD_EN
#define Rx_1__MASK 0x01u
#define Rx_1__PORT 2u
#define Rx_1__PRT CYREG_PRT2_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Rx_1__PS CYREG_PRT2_PS
#define Rx_1__SHIFT 0u
#define Rx_1__SLW CYREG_PRT2_SLW

/* ShiftReg_1 */
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__A0_REG CYREG_B1_UDB10_A0
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__A1_REG CYREG_B1_UDB10_A1
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__D0_REG CYREG_B1_UDB10_D0
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__D1_REG CYREG_B1_UDB10_D1
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__F0_REG CYREG_B1_UDB10_F0
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__F1_REG CYREG_B1_UDB10_F1
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ShiftReg_1_bSR_StsReg__0__MASK 0x01u
#define ShiftReg_1_bSR_StsReg__0__POS 0
#define ShiftReg_1_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define ShiftReg_1_bSR_StsReg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define ShiftReg_1_bSR_StsReg__3__MASK 0x08u
#define ShiftReg_1_bSR_StsReg__3__POS 3
#define ShiftReg_1_bSR_StsReg__4__MASK 0x10u
#define ShiftReg_1_bSR_StsReg__4__POS 4
#define ShiftReg_1_bSR_StsReg__5__MASK 0x20u
#define ShiftReg_1_bSR_StsReg__5__POS 5
#define ShiftReg_1_bSR_StsReg__6__MASK 0x40u
#define ShiftReg_1_bSR_StsReg__6__POS 6
#define ShiftReg_1_bSR_StsReg__MASK 0x79u
#define ShiftReg_1_bSR_StsReg__MASK_REG CYREG_B1_UDB10_MSK
#define ShiftReg_1_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ShiftReg_1_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ShiftReg_1_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define ShiftReg_1_bSR_StsReg__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define ShiftReg_1_bSR_StsReg__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define ShiftReg_1_bSR_StsReg__STATUS_REG CYREG_B1_UDB10_ST
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__0__POS 0
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B1_UDB10_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B1_UDB10_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B1_UDB10_MSK

/* ShiftReg_DMA */
#define ShiftReg_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ShiftReg_DMA__DRQ_NUMBER 1u
#define ShiftReg_DMA__NUMBEROF_TDS 0u
#define ShiftReg_DMA__PRIORITY 2u
#define ShiftReg_DMA__TERMIN_EN 0u
#define ShiftReg_DMA__TERMIN_SEL 0u
#define ShiftReg_DMA__TERMOUT0_EN 0u
#define ShiftReg_DMA__TERMOUT0_SEL 0u
#define ShiftReg_DMA__TERMOUT1_EN 0u
#define ShiftReg_DMA__TERMOUT1_SEL 0u

/* Trigger_Comp */
#define Trigger_Comp_ctComp__CLK CYREG_CMP3_CLK
#define Trigger_Comp_ctComp__CMP_MASK 0x08u
#define Trigger_Comp_ctComp__CMP_NUMBER 3u
#define Trigger_Comp_ctComp__CR CYREG_CMP3_CR
#define Trigger_Comp_ctComp__LUT__CR CYREG_LUT3_CR
#define Trigger_Comp_ctComp__LUT__MSK CYREG_LUT_MSK
#define Trigger_Comp_ctComp__LUT__MSK_MASK 0x08u
#define Trigger_Comp_ctComp__LUT__MSK_SHIFT 3u
#define Trigger_Comp_ctComp__LUT__MX CYREG_LUT3_MX
#define Trigger_Comp_ctComp__LUT__SR CYREG_LUT_SR
#define Trigger_Comp_ctComp__LUT__SR_MASK 0x08u
#define Trigger_Comp_ctComp__LUT__SR_SHIFT 3u
#define Trigger_Comp_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Trigger_Comp_ctComp__PM_ACT_MSK 0x08u
#define Trigger_Comp_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Trigger_Comp_ctComp__PM_STBY_MSK 0x08u
#define Trigger_Comp_ctComp__SW0 CYREG_CMP3_SW0
#define Trigger_Comp_ctComp__SW2 CYREG_CMP3_SW2
#define Trigger_Comp_ctComp__SW3 CYREG_CMP3_SW3
#define Trigger_Comp_ctComp__SW4 CYREG_CMP3_SW4
#define Trigger_Comp_ctComp__SW6 CYREG_CMP3_SW6
#define Trigger_Comp_ctComp__TR0 CYREG_CMP3_TR0
#define Trigger_Comp_ctComp__TR1 CYREG_CMP3_TR1
#define Trigger_Comp_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define Trigger_Comp_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define Trigger_Comp_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP3_TR1
#define Trigger_Comp_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
#define Trigger_Comp_ctComp__WRK CYREG_CMP_WRK
#define Trigger_Comp_ctComp__WRK_MASK 0x08u
#define Trigger_Comp_ctComp__WRK_SHIFT 3u

/* Trigger_Reference */
#define Trigger_Reference_viDAC8__CR0 CYREG_DAC3_CR0
#define Trigger_Reference_viDAC8__CR1 CYREG_DAC3_CR1
#define Trigger_Reference_viDAC8__D CYREG_DAC3_D
#define Trigger_Reference_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define Trigger_Reference_viDAC8__PM_ACT_MSK 0x08u
#define Trigger_Reference_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define Trigger_Reference_viDAC8__PM_STBY_MSK 0x08u
#define Trigger_Reference_viDAC8__STROBE CYREG_DAC3_STROBE
#define Trigger_Reference_viDAC8__SW0 CYREG_DAC3_SW0
#define Trigger_Reference_viDAC8__SW2 CYREG_DAC3_SW2
#define Trigger_Reference_viDAC8__SW3 CYREG_DAC3_SW3
#define Trigger_Reference_viDAC8__SW4 CYREG_DAC3_SW4
#define Trigger_Reference_viDAC8__TR CYREG_DAC3_TR
#define Trigger_Reference_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define Trigger_Reference_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define Trigger_Reference_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define Trigger_Reference_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define Trigger_Reference_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define Trigger_Reference_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define Trigger_Reference_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define Trigger_Reference_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define Trigger_Reference_viDAC8__TST CYREG_DAC3_TST

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Tx_1__0__MASK 0x02u
#define Tx_1__0__PC CYREG_PRT2_PC1
#define Tx_1__0__PORT 2u
#define Tx_1__0__SHIFT 1u
#define Tx_1__AG CYREG_PRT2_AG
#define Tx_1__AMUX CYREG_PRT2_AMUX
#define Tx_1__BIE CYREG_PRT2_BIE
#define Tx_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Tx_1__BYP CYREG_PRT2_BYP
#define Tx_1__CTL CYREG_PRT2_CTL
#define Tx_1__DM0 CYREG_PRT2_DM0
#define Tx_1__DM1 CYREG_PRT2_DM1
#define Tx_1__DM2 CYREG_PRT2_DM2
#define Tx_1__DR CYREG_PRT2_DR
#define Tx_1__INP_DIS CYREG_PRT2_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Tx_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT2_LCD_EN
#define Tx_1__MASK 0x02u
#define Tx_1__PORT 2u
#define Tx_1__PRT CYREG_PRT2_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Tx_1__PS CYREG_PRT2_PS
#define Tx_1__SHIFT 1u
#define Tx_1__SLW CYREG_PRT2_SLW

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB08_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB08_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB08_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB08_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB08_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB06_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB06_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB11_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB11_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB11_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB11_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB11_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB11_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB04_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB04_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x04u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x10u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x10u

/* VDAC8_1 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC1_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC1_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC1_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x02u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x02u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC1_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC1_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC1_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC1_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC1_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC1_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC1_TST

/* VSync_ISR */
#define VSync_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define VSync_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define VSync_ISR__INTC_MASK 0x02u
#define VSync_ISR__INTC_NUMBER 1u
#define VSync_ISR__INTC_PRIOR_NUM 7u
#define VSync_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define VSync_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define VSync_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* timer_clock_2 */
#define timer_clock_2__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define timer_clock_2__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define timer_clock_2__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define timer_clock_2__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_2__INDEX 0x02u
#define timer_clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_2__PM_ACT_MSK 0x04u
#define timer_clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_2__PM_STBY_MSK 0x04u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 61500000U
#define BCLK__BUS_CLK__KHZ 61500U
#define BCLK__BUS_CLK__MHZ 61U
#define CY_PROJECT_NAME "Composite_Decoder"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E160069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
