// Seed: 4174237708
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  always @(posedge id_3) begin
    id_3 = id_3;
  end
  logic id_3;
  type_11 id_4 (
      .id_0(1),
      .id_1(1),
      .id_2(id_1),
      .id_3(1),
      .id_4(1)
  );
  defparam id_5.id_6 = id_3; defparam id_7.id_8 = 1;
  logic id_9;
endmodule
