Started at: Wed Jun 11 01:57:23 CST 2025
Job <617606> is submitted to default queue <interactive>.
<<Waiting for dispatch ...>>
<<Starting on bmcpu01>>
Info: the model to be checked: /hpc/home/cwb.xzhoubu/MC_HWMCC_benchmark_simple/shift_register_top_w128_d32_e0.aig
[1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 8005, 8636]
1 3 261 524 271 525 784 1036 274 524 538 778 523 774 777 1300 1313 781 786 3099 3461 776 778 1031 1044 779 779 1049 1485 1052 1927 2016 10539 4089 9968 

--- Contextual MAB Statistics ---
Arm pulls:
  Arm 0 (Balanced Heuristic): 1443 pulls
  Arm 1 (Aggressive Heuristic): 1533 pulls
  Arm 2 (Conservative Heuristic): 5024 pulls
  Arm 3 (limit=0, max=0, level=0): 1657 pulls
  Arm 4 (limit=1, max=3, level=1): 77219 pulls
  Arm 5 (limit=2, max=5, level=1): 3166 pulls
  Arm 6 (limit=8, max=4, level=1): 1519 pulls
----------------------------
SolverStatistic {
    num_solve: 2427098,
    avg_decide_var: 0.334692,
    num_simplify_subsume: 24760,
    num_simplify_self_subsume: 66911,
}
Statistic {
    case: shift_register_top_w128_d32_e0.aig,
    time: 466.63s,
    num_mic: 97885,
    avg_mic_cube_len: 10.277550,
    avg_po_cube_len: 15.942640,
    mic_drop: success: 87711, fail: 898338, success rate: 8.90%,
    num_down: 986049,
    num_down_sat: 1321016,
    ctp: success: 0, fail: 113236, success rate: 0.00%,
    num_get_bad: 803,
    overall_block_time: 407.121262648s,
    block_get_bad_time: 219.789314ms,
    block_get_predecessor_time: 28.13506792s,
    block_blocked_time: 15.518840743s,
    block_mic_time: 392.576507237s,
    block_push_time: 1.049229039s,
    overall_propagate_time: 59.193280442s,
    xor_gen: success: 0, fail: 0, success rate: NaN%,
    num_auxiliary_var: 0,
    test: success: 0, fail: 0, success rate: NaN%,
}
result: unsafe
File: /hpc/home/cwb.xzhoubu/MC_HWMCC_benchmark_simple/shift_register_top_w128_d32_e0.aig
bsub -Ip -n 1 /hpc/home/cwb.xzhoubu/rIC3/rIC3  -e ic3 --ic3-enable-ctx-mab --ic3-no-pred-prop /hpc/home/cwb.xzhoubu/MC_HWMCC_benchmark_simple/shift_register_top_w128_d32_e0.aig 2>&1
----------------------------------------
----------------------------------------
STATUS: COMPLETED
Finished at: Wed Jun 11 02:05:11 CST 2025
========================================
