

================================================================
== Vitis HLS Report for 'compute_inc_Pipeline_execute'
================================================================
* Date:           Tue May  7 17:59:45 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        vinc2
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.097 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4101|     4101|  13.669 us|  13.669 us|  4101|  4101|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- execute  |     4099|     4099|         6|          4|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.88>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%size_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_load" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 12 'read' 'size_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.0.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_3 = load i31 %i" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 15 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_cast_i = zext i31 %i_3" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 16 'zext' 'i_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.88ns)   --->   "%icmp_ln54 = icmp_slt  i32 %i_cast_i, i32 %size_load_read" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 18 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc.0.i.compute_inc.exit_crit_edge.exitStub, void %for.inc.0.split.i" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 19 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln54_1)   --->   "%i_4 = or i31 %i_3, i31 2" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 20 'or' 'i_4' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln54_1)   --->   "%zext_ln54 = zext i31 %i_4" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 21 'zext' 'zext_ln54' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.88ns) (out node of the LUT)   --->   "%icmp_ln54_1 = icmp_slt  i32 %zext_ln54, i32 %size_load_read" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 22 'icmp' 'icmp_ln54_1' <Predicate = (icmp_ln54)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54_1, void %for.inc.0.i.compute_inc.exit_crit_edge.exitStub, void %for.inc.1.i" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 23 'br' 'br_ln54' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 24 [1/1] (1.21ns)   --->   "%in_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:58]   --->   Operation 24 'read' 'in_stream_read' <Predicate = (icmp_ln54)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 2.09>
ST_3 : Operation 25 [1/1] (0.88ns)   --->   "%add_ln58 = add i32 %in_stream_read, i32 1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:58]   --->   Operation 25 'add' 'add_ln58' <Predicate = (icmp_ln54)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.21ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_stream, i32 %add_ln58" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:58]   --->   Operation 26 'write' 'write_ln58' <Predicate = (icmp_ln54)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 27 [1/1] (1.21ns)   --->   "%in_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:59]   --->   Operation 27 'read' 'in_stream_read_1' <Predicate = (icmp_ln54)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 2.09>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:55]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 29 'specloopname' 'specloopname_ln54' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.88ns)   --->   "%add_ln59 = add i32 %in_stream_read_1, i32 1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:59]   --->   Operation 30 'add' 'add_ln59' <Predicate = (icmp_ln54)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (1.21ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_stream, i32 %add_ln59" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:59]   --->   Operation 31 'write' 'write_ln59' <Predicate = (icmp_ln54)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 32 [1/1] (1.21ns)   --->   "%in_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:58]   --->   Operation 32 'read' 'in_stream_read_2' <Predicate = (icmp_ln54 & icmp_ln54_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 33 [1/1] (0.87ns)   --->   "%i_5 = add i31 %i_3, i31 4" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 33 'add' 'i_5' <Predicate = (icmp_ln54 & icmp_ln54_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln54 = store i31 %i_5, i31 %i" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 34 'store' 'store_ln54' <Predicate = (icmp_ln54 & icmp_ln54_1)> <Delay = 0.38>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (!icmp_ln54_1) | (!icmp_ln54)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.09>
ST_5 : Operation 35 [1/1] (0.88ns)   --->   "%add_ln58_1 = add i32 %in_stream_read_2, i32 1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:58]   --->   Operation 35 'add' 'add_ln58_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (1.21ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_stream, i32 %add_ln58_1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:58]   --->   Operation 36 'write' 'write_ln58' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 37 [1/1] (1.21ns)   --->   "%in_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:59]   --->   Operation 37 'read' 'in_stream_read_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 2.09>
ST_6 : Operation 38 [1/1] (0.88ns)   --->   "%add_ln59_1 = add i32 %in_stream_read_3, i32 1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:59]   --->   Operation 38 'add' 'add_ln59_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (1.21ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_stream, i32 %add_ln59_1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:59]   --->   Operation 39 'write' 'write_ln59' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc.0.i" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 40 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ size_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0111100]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
size_load_read         (read             ) [ 0000000]
store_ln0              (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
i_3                    (load             ) [ 0011100]
i_cast_i               (zext             ) [ 0000000]
specpipeline_ln0       (specpipeline     ) [ 0000000]
icmp_ln54              (icmp             ) [ 0111100]
br_ln54                (br               ) [ 0000000]
i_4                    (or               ) [ 0000000]
zext_ln54              (zext             ) [ 0000000]
icmp_ln54_1            (icmp             ) [ 0011100]
br_ln54                (br               ) [ 0000000]
in_stream_read         (read             ) [ 0001000]
add_ln58               (add              ) [ 0000000]
write_ln58             (write            ) [ 0000000]
in_stream_read_1       (read             ) [ 0000100]
speclooptripcount_ln55 (speclooptripcount) [ 0000000]
specloopname_ln54      (specloopname     ) [ 0000000]
add_ln59               (add              ) [ 0000000]
write_ln59             (write            ) [ 0000000]
in_stream_read_2       (read             ) [ 0100010]
i_5                    (add              ) [ 0000000]
store_ln54             (store            ) [ 0000000]
add_ln58_1             (add              ) [ 0000000]
write_ln58             (write            ) [ 0000000]
in_stream_read_3       (read             ) [ 0010001]
add_ln59_1             (add              ) [ 0000000]
write_ln59             (write            ) [ 0000000]
br_ln54                (br               ) [ 0000000]
ret_ln0                (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="size_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="size_load_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_load_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_stream_read/2 in_stream_read_1/3 in_stream_read_2/4 in_stream_read_3/5 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln58/3 write_ln59/4 write_ln58/5 write_ln59/6 "/>
</bind>
</comp>

<comp id="65" class="1005" name="reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="1"/>
<pin id="67" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_stream_read in_stream_read_1 in_stream_read_2 in_stream_read_3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="1"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/3 add_ln59/4 add_ln58_1/5 add_ln59_1/6 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln0_store_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="31" slack="0"/>
<pin id="79" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_3_load_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="31" slack="0"/>
<pin id="83" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_cast_i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="31" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln54_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="31" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_4_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="31" slack="0"/>
<pin id="96" dir="0" index="1" bw="3" slack="0"/>
<pin id="97" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln54_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="31" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln54_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="31" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_5_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="31" slack="3"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln54_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="31" slack="0"/>
<pin id="117" dir="0" index="1" bw="31" slack="3"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/4 "/>
</bind>
</comp>

<comp id="120" class="1005" name="i_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="31" slack="0"/>
<pin id="122" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="127" class="1005" name="i_3_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="31" slack="3"/>
<pin id="129" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="132" class="1005" name="icmp_ln54_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="136" class="1005" name="icmp_ln54_1_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="3"/>
<pin id="138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="28" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="30" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="52" pin="2"/><net_sink comp="65" pin=0"/></net>

<net id="73"><net_src comp="65" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="75"><net_src comp="69" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="81" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="46" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="81" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="94" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="46" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="110" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="42" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="126"><net_src comp="120" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="130"><net_src comp="81" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="135"><net_src comp="88" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="104" pin="2"/><net_sink comp="136" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {3 4 5 6 }
 - Input state : 
	Port: compute_inc_Pipeline_execute : size_load | {1 }
	Port: compute_inc_Pipeline_execute : in_stream | {2 3 4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		i_cast_i : 2
		icmp_ln54 : 3
		br_ln54 : 4
		i_4 : 2
		zext_ln54 : 2
		icmp_ln54_1 : 3
		br_ln54 : 4
	State 2
	State 3
		write_ln58 : 1
	State 4
		write_ln59 : 1
		store_ln54 : 1
	State 5
		write_ln58 : 1
	State 6
		write_ln59 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln54_fu_88      |    0    |    39   |
|          |     icmp_ln54_1_fu_104    |    0    |    39   |
|----------|---------------------------|---------|---------|
|    add   |         grp_fu_69         |    0    |    39   |
|          |         i_5_fu_110        |    0    |    38   |
|----------|---------------------------|---------|---------|
|   read   | size_load_read_read_fu_46 |    0    |    0    |
|          |       grp_read_fu_52      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_58      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |       i_cast_i_fu_84      |    0    |    0    |
|          |      zext_ln54_fu_100     |    0    |    0    |
|----------|---------------------------|---------|---------|
|    or    |         i_4_fu_94         |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   155   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_3_reg_127    |   31   |
|     i_reg_120     |   31   |
|icmp_ln54_1_reg_136|    1   |
| icmp_ln54_reg_132 |    1   |
|       reg_65      |   32   |
+-------------------+--------+
|       Total       |   96   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   155  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   96   |    -   |
+-----------+--------+--------+
|   Total   |   96   |   155  |
+-----------+--------+--------+
