#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: D:\pds\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: 王凯的r9000p
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Wed Jun  5 17:22:23 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {CLKen} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {CLKen} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {CLKout} LOC=G16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/r9000/project1/project/device_map/NHJSQ.pcf(line number: 4)] | Port CLKout has been placed at location G16, whose type is share pin.
Executing : def_port {CLKout} LOC=G16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {QA} LOC=H16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {QA} LOC=H16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {QB} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {QB} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {QC} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {QC} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {QD} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {QD} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {exCLK} LOC=J14 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {exCLK} LOC=J14 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.03 sec
Worst slack after clock region global placement is 997134
Wirelength after clock region global placement is 160.
1st GP placement takes 0.55 sec.

Phase 1.2 Clock placement started.
E: Place-0084: GLOBAL_CLOCK: the driver exCLK_ibuf/opit_1 fixed at IOL_151_209 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Program Error Out.
Action pnr: Real time elapsed is 0h:0m:10s
Action pnr: CPU time elapsed is 0h:0m:8s
Action pnr: Process CPU time elapsed is 0h:0m:8s
Current time: Wed Jun  5 17:22:31 2024
Action pnr: Peak memory pool usage is 861 MB
