
PIANO_GETTER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000023c0  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  080025a4  080025a4  000035a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800267c  0800267c  00004060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800267c  0800267c  0000367c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002684  08002684  00004060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002684  08002684  00003684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002688  08002688  00003688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800268c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000168  20000060  080026ec  00004060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c8  080026ec  000041c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000054b3  00000000  00000000  00004089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001743  00000000  00000000  0000953c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007e0  00000000  00000000  0000ac80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005be  00000000  00000000  0000b460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015ef1  00000000  00000000  0000ba1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006cbc  00000000  00000000  0002190f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00071fc1  00000000  00000000  000285cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009a58c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000248c  00000000  00000000  0009a5d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  0009ca5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000060 	.word	0x20000060
 8000200:	00000000 	.word	0x00000000
 8000204:	0800258c 	.word	0x0800258c

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000064 	.word	0x20000064
 8000220:	0800258c 	.word	0x0800258c

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 8000234:	b480      	push	{r7}
 8000236:	b083      	sub	sp, #12
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000244:	2b80      	cmp	r3, #128	@ 0x80
 8000246:	bf0c      	ite	eq
 8000248:	2301      	moveq	r3, #1
 800024a:	2300      	movne	r3, #0
 800024c:	b2db      	uxtb	r3, r3
}
 800024e:	4618      	mov	r0, r3
 8000250:	370c      	adds	r7, #12
 8000252:	46bd      	mov	sp, r7
 8000254:	bc80      	pop	{r7}
 8000256:	4770      	bx	lr

08000258 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8000258:	b480      	push	{r7}
 800025a:	b083      	sub	sp, #12
 800025c:	af00      	add	r7, sp, #0
 800025e:	6078      	str	r0, [r7, #4]
 8000260:	460b      	mov	r3, r1
 8000262:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8000264:	78fa      	ldrb	r2, [r7, #3]
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	605a      	str	r2, [r3, #4]
}
 800026a:	bf00      	nop
 800026c:	370c      	adds	r7, #12
 800026e:	46bd      	mov	sp, r7
 8000270:	bc80      	pop	{r7}
 8000272:	4770      	bx	lr

08000274 <UART1_LL_SendChar>:
 */


#include "uart.h"

void UART1_LL_SendChar(uint8_t c) {
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
 800027a:	4603      	mov	r3, r0
 800027c:	71fb      	strb	r3, [r7, #7]
    while (!LL_USART_IsActiveFlag_TXE(USART1));
 800027e:	bf00      	nop
 8000280:	4807      	ldr	r0, [pc, #28]	@ (80002a0 <UART1_LL_SendChar+0x2c>)
 8000282:	f7ff ffd7 	bl	8000234 <LL_USART_IsActiveFlag_TXE>
 8000286:	4603      	mov	r3, r0
 8000288:	2b00      	cmp	r3, #0
 800028a:	d0f9      	beq.n	8000280 <UART1_LL_SendChar+0xc>
    LL_USART_TransmitData8(USART1, c);
 800028c:	79fb      	ldrb	r3, [r7, #7]
 800028e:	4619      	mov	r1, r3
 8000290:	4803      	ldr	r0, [pc, #12]	@ (80002a0 <UART1_LL_SendChar+0x2c>)
 8000292:	f7ff ffe1 	bl	8000258 <LL_USART_TransmitData8>
}
 8000296:	bf00      	nop
 8000298:	3708      	adds	r7, #8
 800029a:	46bd      	mov	sp, r7
 800029c:	bd80      	pop	{r7, pc}
 800029e:	bf00      	nop
 80002a0:	40013800 	.word	0x40013800

080002a4 <UART1_LL_SendString>:

void UART1_LL_SendString(const char* str) {
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b082      	sub	sp, #8
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	6078      	str	r0, [r7, #4]
    while (*str) {
 80002ac:	e006      	b.n	80002bc <UART1_LL_SendString+0x18>
        UART1_LL_SendChar(*str++);
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	1c5a      	adds	r2, r3, #1
 80002b2:	607a      	str	r2, [r7, #4]
 80002b4:	781b      	ldrb	r3, [r3, #0]
 80002b6:	4618      	mov	r0, r3
 80002b8:	f7ff ffdc 	bl	8000274 <UART1_LL_SendChar>
    while (*str) {
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	781b      	ldrb	r3, [r3, #0]
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d1f4      	bne.n	80002ae <UART1_LL_SendString+0xa>
    }
}
 80002c4:	bf00      	nop
 80002c6:	bf00      	nop
 80002c8:	3708      	adds	r7, #8
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
	...

080002d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80002d0:	b480      	push	{r7}
 80002d2:	b085      	sub	sp, #20
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	f003 0307 	and.w	r3, r3, #7
 80002de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000314 <__NVIC_SetPriorityGrouping+0x44>)
 80002e2:	68db      	ldr	r3, [r3, #12]
 80002e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002e6:	68ba      	ldr	r2, [r7, #8]
 80002e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80002ec:	4013      	ands	r3, r2
 80002ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80002f0:	68fb      	ldr	r3, [r7, #12]
 80002f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80002f4:	68bb      	ldr	r3, [r7, #8]
 80002f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80002f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80002fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000300:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000302:	4a04      	ldr	r2, [pc, #16]	@ (8000314 <__NVIC_SetPriorityGrouping+0x44>)
 8000304:	68bb      	ldr	r3, [r7, #8]
 8000306:	60d3      	str	r3, [r2, #12]
}
 8000308:	bf00      	nop
 800030a:	3714      	adds	r7, #20
 800030c:	46bd      	mov	sp, r7
 800030e:	bc80      	pop	{r7}
 8000310:	4770      	bx	lr
 8000312:	bf00      	nop
 8000314:	e000ed00 	.word	0xe000ed00

08000318 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000318:	b480      	push	{r7}
 800031a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800031c:	4b04      	ldr	r3, [pc, #16]	@ (8000330 <__NVIC_GetPriorityGrouping+0x18>)
 800031e:	68db      	ldr	r3, [r3, #12]
 8000320:	0a1b      	lsrs	r3, r3, #8
 8000322:	f003 0307 	and.w	r3, r3, #7
}
 8000326:	4618      	mov	r0, r3
 8000328:	46bd      	mov	sp, r7
 800032a:	bc80      	pop	{r7}
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop
 8000330:	e000ed00 	.word	0xe000ed00

08000334 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000334:	b480      	push	{r7}
 8000336:	b083      	sub	sp, #12
 8000338:	af00      	add	r7, sp, #0
 800033a:	4603      	mov	r3, r0
 800033c:	6039      	str	r1, [r7, #0]
 800033e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000344:	2b00      	cmp	r3, #0
 8000346:	db0a      	blt.n	800035e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000348:	683b      	ldr	r3, [r7, #0]
 800034a:	b2da      	uxtb	r2, r3
 800034c:	490c      	ldr	r1, [pc, #48]	@ (8000380 <__NVIC_SetPriority+0x4c>)
 800034e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000352:	0112      	lsls	r2, r2, #4
 8000354:	b2d2      	uxtb	r2, r2
 8000356:	440b      	add	r3, r1
 8000358:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800035c:	e00a      	b.n	8000374 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800035e:	683b      	ldr	r3, [r7, #0]
 8000360:	b2da      	uxtb	r2, r3
 8000362:	4908      	ldr	r1, [pc, #32]	@ (8000384 <__NVIC_SetPriority+0x50>)
 8000364:	79fb      	ldrb	r3, [r7, #7]
 8000366:	f003 030f 	and.w	r3, r3, #15
 800036a:	3b04      	subs	r3, #4
 800036c:	0112      	lsls	r2, r2, #4
 800036e:	b2d2      	uxtb	r2, r2
 8000370:	440b      	add	r3, r1
 8000372:	761a      	strb	r2, [r3, #24]
}
 8000374:	bf00      	nop
 8000376:	370c      	adds	r7, #12
 8000378:	46bd      	mov	sp, r7
 800037a:	bc80      	pop	{r7}
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop
 8000380:	e000e100 	.word	0xe000e100
 8000384:	e000ed00 	.word	0xe000ed00

08000388 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000388:	b480      	push	{r7}
 800038a:	b089      	sub	sp, #36	@ 0x24
 800038c:	af00      	add	r7, sp, #0
 800038e:	60f8      	str	r0, [r7, #12]
 8000390:	60b9      	str	r1, [r7, #8]
 8000392:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000394:	68fb      	ldr	r3, [r7, #12]
 8000396:	f003 0307 	and.w	r3, r3, #7
 800039a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800039c:	69fb      	ldr	r3, [r7, #28]
 800039e:	f1c3 0307 	rsb	r3, r3, #7
 80003a2:	2b04      	cmp	r3, #4
 80003a4:	bf28      	it	cs
 80003a6:	2304      	movcs	r3, #4
 80003a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80003aa:	69fb      	ldr	r3, [r7, #28]
 80003ac:	3304      	adds	r3, #4
 80003ae:	2b06      	cmp	r3, #6
 80003b0:	d902      	bls.n	80003b8 <NVIC_EncodePriority+0x30>
 80003b2:	69fb      	ldr	r3, [r7, #28]
 80003b4:	3b03      	subs	r3, #3
 80003b6:	e000      	b.n	80003ba <NVIC_EncodePriority+0x32>
 80003b8:	2300      	movs	r3, #0
 80003ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003bc:	f04f 32ff 	mov.w	r2, #4294967295
 80003c0:	69bb      	ldr	r3, [r7, #24]
 80003c2:	fa02 f303 	lsl.w	r3, r2, r3
 80003c6:	43da      	mvns	r2, r3
 80003c8:	68bb      	ldr	r3, [r7, #8]
 80003ca:	401a      	ands	r2, r3
 80003cc:	697b      	ldr	r3, [r7, #20]
 80003ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80003d0:	f04f 31ff 	mov.w	r1, #4294967295
 80003d4:	697b      	ldr	r3, [r7, #20]
 80003d6:	fa01 f303 	lsl.w	r3, r1, r3
 80003da:	43d9      	mvns	r1, r3
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003e0:	4313      	orrs	r3, r2
         );
}
 80003e2:	4618      	mov	r0, r3
 80003e4:	3724      	adds	r7, #36	@ 0x24
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bc80      	pop	{r7}
 80003ea:	4770      	bx	lr

080003ec <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80003f0:	4b04      	ldr	r3, [pc, #16]	@ (8000404 <LL_RCC_HSI_Enable+0x18>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	4a03      	ldr	r2, [pc, #12]	@ (8000404 <LL_RCC_HSI_Enable+0x18>)
 80003f6:	f043 0301 	orr.w	r3, r3, #1
 80003fa:	6013      	str	r3, [r2, #0]
}
 80003fc:	bf00      	nop
 80003fe:	46bd      	mov	sp, r7
 8000400:	bc80      	pop	{r7}
 8000402:	4770      	bx	lr
 8000404:	40021000 	.word	0x40021000

08000408 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000408:	b480      	push	{r7}
 800040a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 800040c:	4b06      	ldr	r3, [pc, #24]	@ (8000428 <LL_RCC_HSI_IsReady+0x20>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	f003 0302 	and.w	r3, r3, #2
 8000414:	2b02      	cmp	r3, #2
 8000416:	bf0c      	ite	eq
 8000418:	2301      	moveq	r3, #1
 800041a:	2300      	movne	r3, #0
 800041c:	b2db      	uxtb	r3, r3
}
 800041e:	4618      	mov	r0, r3
 8000420:	46bd      	mov	sp, r7
 8000422:	bc80      	pop	{r7}
 8000424:	4770      	bx	lr
 8000426:	bf00      	nop
 8000428:	40021000 	.word	0x40021000

0800042c <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800042c:	b480      	push	{r7}
 800042e:	b083      	sub	sp, #12
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000434:	4b06      	ldr	r3, [pc, #24]	@ (8000450 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	00db      	lsls	r3, r3, #3
 8000440:	4903      	ldr	r1, [pc, #12]	@ (8000450 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 8000442:	4313      	orrs	r3, r2
 8000444:	600b      	str	r3, [r1, #0]
}
 8000446:	bf00      	nop
 8000448:	370c      	adds	r7, #12
 800044a:	46bd      	mov	sp, r7
 800044c:	bc80      	pop	{r7}
 800044e:	4770      	bx	lr
 8000450:	40021000 	.word	0x40021000

08000454 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000454:	b480      	push	{r7}
 8000456:	b083      	sub	sp, #12
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800045c:	4b06      	ldr	r3, [pc, #24]	@ (8000478 <LL_RCC_SetSysClkSource+0x24>)
 800045e:	685b      	ldr	r3, [r3, #4]
 8000460:	f023 0203 	bic.w	r2, r3, #3
 8000464:	4904      	ldr	r1, [pc, #16]	@ (8000478 <LL_RCC_SetSysClkSource+0x24>)
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	4313      	orrs	r3, r2
 800046a:	604b      	str	r3, [r1, #4]
}
 800046c:	bf00      	nop
 800046e:	370c      	adds	r7, #12
 8000470:	46bd      	mov	sp, r7
 8000472:	bc80      	pop	{r7}
 8000474:	4770      	bx	lr
 8000476:	bf00      	nop
 8000478:	40021000 	.word	0x40021000

0800047c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000480:	4b03      	ldr	r3, [pc, #12]	@ (8000490 <LL_RCC_GetSysClkSource+0x14>)
 8000482:	685b      	ldr	r3, [r3, #4]
 8000484:	f003 030c 	and.w	r3, r3, #12
}
 8000488:	4618      	mov	r0, r3
 800048a:	46bd      	mov	sp, r7
 800048c:	bc80      	pop	{r7}
 800048e:	4770      	bx	lr
 8000490:	40021000 	.word	0x40021000

08000494 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000494:	b480      	push	{r7}
 8000496:	b083      	sub	sp, #12
 8000498:	af00      	add	r7, sp, #0
 800049a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800049c:	4b06      	ldr	r3, [pc, #24]	@ (80004b8 <LL_RCC_SetAHBPrescaler+0x24>)
 800049e:	685b      	ldr	r3, [r3, #4]
 80004a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80004a4:	4904      	ldr	r1, [pc, #16]	@ (80004b8 <LL_RCC_SetAHBPrescaler+0x24>)
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	4313      	orrs	r3, r2
 80004aa:	604b      	str	r3, [r1, #4]
}
 80004ac:	bf00      	nop
 80004ae:	370c      	adds	r7, #12
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bc80      	pop	{r7}
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop
 80004b8:	40021000 	.word	0x40021000

080004bc <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80004bc:	b480      	push	{r7}
 80004be:	b083      	sub	sp, #12
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80004c4:	4b06      	ldr	r3, [pc, #24]	@ (80004e0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80004c6:	685b      	ldr	r3, [r3, #4]
 80004c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80004cc:	4904      	ldr	r1, [pc, #16]	@ (80004e0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	4313      	orrs	r3, r2
 80004d2:	604b      	str	r3, [r1, #4]
}
 80004d4:	bf00      	nop
 80004d6:	370c      	adds	r7, #12
 80004d8:	46bd      	mov	sp, r7
 80004da:	bc80      	pop	{r7}
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop
 80004e0:	40021000 	.word	0x40021000

080004e4 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80004e4:	b480      	push	{r7}
 80004e6:	b083      	sub	sp, #12
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80004ec:	4b06      	ldr	r3, [pc, #24]	@ (8000508 <LL_RCC_SetAPB2Prescaler+0x24>)
 80004ee:	685b      	ldr	r3, [r3, #4]
 80004f0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80004f4:	4904      	ldr	r1, [pc, #16]	@ (8000508 <LL_RCC_SetAPB2Prescaler+0x24>)
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	4313      	orrs	r3, r2
 80004fa:	604b      	str	r3, [r1, #4]
}
 80004fc:	bf00      	nop
 80004fe:	370c      	adds	r7, #12
 8000500:	46bd      	mov	sp, r7
 8000502:	bc80      	pop	{r7}
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop
 8000508:	40021000 	.word	0x40021000

0800050c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800050c:	b480      	push	{r7}
 800050e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000510:	4b04      	ldr	r3, [pc, #16]	@ (8000524 <LL_RCC_PLL_Enable+0x18>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	4a03      	ldr	r2, [pc, #12]	@ (8000524 <LL_RCC_PLL_Enable+0x18>)
 8000516:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800051a:	6013      	str	r3, [r2, #0]
}
 800051c:	bf00      	nop
 800051e:	46bd      	mov	sp, r7
 8000520:	bc80      	pop	{r7}
 8000522:	4770      	bx	lr
 8000524:	40021000 	.word	0x40021000

08000528 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000528:	b480      	push	{r7}
 800052a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 800052c:	4b06      	ldr	r3, [pc, #24]	@ (8000548 <LL_RCC_PLL_IsReady+0x20>)
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000534:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000538:	bf0c      	ite	eq
 800053a:	2301      	moveq	r3, #1
 800053c:	2300      	movne	r3, #0
 800053e:	b2db      	uxtb	r3, r3
}
 8000540:	4618      	mov	r0, r3
 8000542:	46bd      	mov	sp, r7
 8000544:	bc80      	pop	{r7}
 8000546:	4770      	bx	lr
 8000548:	40021000 	.word	0x40021000

0800054c <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 800054c:	b480      	push	{r7}
 800054e:	b083      	sub	sp, #12
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
 8000554:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
 8000556:	4b08      	ldr	r3, [pc, #32]	@ (8000578 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 8000558:	685b      	ldr	r3, [r3, #4]
 800055a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8000564:	683b      	ldr	r3, [r7, #0]
 8000566:	430b      	orrs	r3, r1
 8000568:	4903      	ldr	r1, [pc, #12]	@ (8000578 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 800056a:	4313      	orrs	r3, r2
 800056c:	604b      	str	r3, [r1, #4]
             (Source & RCC_CFGR2_PREDIV1) | ((Source & (RCC_CFGR2_PREDIV1SRC << 4U)) >> 4U));
#else
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV1, (Source & RCC_CFGR2_PREDIV1));
#endif /*RCC_CFGR2_PREDIV1SRC*/
#endif /*RCC_CFGR2_PREDIV1*/
}
 800056e:	bf00      	nop
 8000570:	370c      	adds	r7, #12
 8000572:	46bd      	mov	sp, r7
 8000574:	bc80      	pop	{r7}
 8000576:	4770      	bx	lr
 8000578:	40021000 	.word	0x40021000

0800057c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800057c:	b480      	push	{r7}
 800057e:	b085      	sub	sp, #20
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000584:	4b08      	ldr	r3, [pc, #32]	@ (80005a8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000586:	69da      	ldr	r2, [r3, #28]
 8000588:	4907      	ldr	r1, [pc, #28]	@ (80005a8 <LL_APB1_GRP1_EnableClock+0x2c>)
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	4313      	orrs	r3, r2
 800058e:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000590:	4b05      	ldr	r3, [pc, #20]	@ (80005a8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000592:	69da      	ldr	r2, [r3, #28]
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	4013      	ands	r3, r2
 8000598:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800059a:	68fb      	ldr	r3, [r7, #12]
}
 800059c:	bf00      	nop
 800059e:	3714      	adds	r7, #20
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bc80      	pop	{r7}
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	40021000 	.word	0x40021000

080005ac <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80005b4:	4b08      	ldr	r3, [pc, #32]	@ (80005d8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80005b6:	699a      	ldr	r2, [r3, #24]
 80005b8:	4907      	ldr	r1, [pc, #28]	@ (80005d8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	4313      	orrs	r3, r2
 80005be:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80005c0:	4b05      	ldr	r3, [pc, #20]	@ (80005d8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80005c2:	699a      	ldr	r2, [r3, #24]
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	4013      	ands	r3, r2
 80005c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005ca:	68fb      	ldr	r3, [r7, #12]
}
 80005cc:	bf00      	nop
 80005ce:	3714      	adds	r7, #20
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bc80      	pop	{r7}
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	40021000 	.word	0x40021000

080005dc <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80005e4:	4b06      	ldr	r3, [pc, #24]	@ (8000600 <LL_FLASH_SetLatency+0x24>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	f023 0207 	bic.w	r2, r3, #7
 80005ec:	4904      	ldr	r1, [pc, #16]	@ (8000600 <LL_FLASH_SetLatency+0x24>)
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	4313      	orrs	r3, r2
 80005f2:	600b      	str	r3, [r1, #0]
}
 80005f4:	bf00      	nop
 80005f6:	370c      	adds	r7, #12
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bc80      	pop	{r7}
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	40022000 	.word	0x40022000

08000604 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000608:	4b03      	ldr	r3, [pc, #12]	@ (8000618 <LL_FLASH_GetLatency+0x14>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	f003 0307 	and.w	r3, r3, #7
}
 8000610:	4618      	mov	r0, r3
 8000612:	46bd      	mov	sp, r7
 8000614:	bc80      	pop	{r7}
 8000616:	4770      	bx	lr
 8000618:	40022000 	.word	0x40022000

0800061c <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 800061c:	b480      	push	{r7}
 800061e:	b083      	sub	sp, #12
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	601a      	str	r2, [r3, #0]
}
 8000630:	bf00      	nop
 8000632:	370c      	adds	r7, #12
 8000634:	46bd      	mov	sp, r7
 8000636:	bc80      	pop	{r7}
 8000638:	4770      	bx	lr

0800063a <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 800063a:	b480      	push	{r7}
 800063c:	b083      	sub	sp, #12
 800063e:	af00      	add	r7, sp, #0
 8000640:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	601a      	str	r2, [r3, #0]
}
 800064e:	bf00      	nop
 8000650:	370c      	adds	r7, #12
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr

08000658 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
 8000660:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	689b      	ldr	r3, [r3, #8]
 8000666:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800066a:	f023 0307 	bic.w	r3, r3, #7
 800066e:	683a      	ldr	r2, [r7, #0]
 8000670:	431a      	orrs	r2, r3
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	609a      	str	r2, [r3, #8]
}
 8000676:	bf00      	nop
 8000678:	370c      	adds	r7, #12
 800067a:	46bd      	mov	sp, r7
 800067c:	bc80      	pop	{r7}
 800067e:	4770      	bx	lr

08000680 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000680:	b480      	push	{r7}
 8000682:	b083      	sub	sp, #12
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
 8000688:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	685b      	ldr	r3, [r3, #4]
 800068e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8000692:	683b      	ldr	r3, [r7, #0]
 8000694:	431a      	orrs	r2, r3
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	605a      	str	r2, [r3, #4]
}
 800069a:	bf00      	nop
 800069c:	370c      	adds	r7, #12
 800069e:	46bd      	mov	sp, r7
 80006a0:	bc80      	pop	{r7}
 80006a2:	4770      	bx	lr

080006a4 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80006a4:	b480      	push	{r7}
 80006a6:	b083      	sub	sp, #12
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	689b      	ldr	r3, [r3, #8]
 80006b0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	609a      	str	r2, [r3, #8]
}
 80006b8:	bf00      	nop
 80006ba:	370c      	adds	r7, #12
 80006bc:	46bd      	mov	sp, r7
 80006be:	bc80      	pop	{r7}
 80006c0:	4770      	bx	lr

080006c2 <LL_USART_Enable>:
{
 80006c2:	b480      	push	{r7}
 80006c4:	b083      	sub	sp, #12
 80006c6:	af00      	add	r7, sp, #0
 80006c8:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	68db      	ldr	r3, [r3, #12]
 80006ce:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	60da      	str	r2, [r3, #12]
}
 80006d6:	bf00      	nop
 80006d8:	370c      	adds	r7, #12
 80006da:	46bd      	mov	sp, r7
 80006dc:	bc80      	pop	{r7}
 80006de:	4770      	bx	lr

080006e0 <LL_USART_ConfigAsyncMode>:
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	691b      	ldr	r3, [r3, #16]
 80006ec:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	695b      	ldr	r3, [r3, #20]
 80006f8:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	615a      	str	r2, [r3, #20]
}
 8000700:	bf00      	nop
 8000702:	370c      	adds	r7, #12
 8000704:	46bd      	mov	sp, r7
 8000706:	bc80      	pop	{r7}
 8000708:	4770      	bx	lr

0800070a <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800070a:	b480      	push	{r7}
 800070c:	b083      	sub	sp, #12
 800070e:	af00      	add	r7, sp, #0
 8000710:	6078      	str	r0, [r7, #4]
 8000712:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU) == ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU));
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	689b      	ldr	r3, [r3, #8]
 8000718:	43da      	mvns	r2, r3
 800071a:	683b      	ldr	r3, [r7, #0]
 800071c:	0a1b      	lsrs	r3, r3, #8
 800071e:	4013      	ands	r3, r2
 8000720:	b29b      	uxth	r3, r3
 8000722:	2b00      	cmp	r3, #0
 8000724:	bf0c      	ite	eq
 8000726:	2301      	moveq	r3, #1
 8000728:	2300      	movne	r3, #0
 800072a:	b2db      	uxtb	r3, r3
}
 800072c:	4618      	mov	r0, r3
 800072e:	370c      	adds	r7, #12
 8000730:	46bd      	mov	sp, r7
 8000732:	bc80      	pop	{r7}
 8000734:	4770      	bx	lr

08000736 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000736:	b480      	push	{r7}
 8000738:	b083      	sub	sp, #12
 800073a:	af00      	add	r7, sp, #0
 800073c:	6078      	str	r0, [r7, #4]
 800073e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8000740:	683b      	ldr	r3, [r7, #0]
 8000742:	0a1b      	lsrs	r3, r3, #8
 8000744:	b29a      	uxth	r2, r3
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	615a      	str	r2, [r3, #20]
}
 800074a:	bf00      	nop
 800074c:	370c      	adds	r7, #12
 800074e:	46bd      	mov	sp, r7
 8000750:	bc80      	pop	{r7}
 8000752:	4770      	bx	lr

08000754 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000754:	b480      	push	{r7}
 8000756:	b085      	sub	sp, #20
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
 800075c:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	68db      	ldr	r3, [r3, #12]
 8000762:	60fb      	str	r3, [r7, #12]
  uint32_t pinmask = ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8000764:	683b      	ldr	r3, [r7, #0]
 8000766:	0a1b      	lsrs	r3, r3, #8
 8000768:	b29b      	uxth	r3, r3
 800076a:	60bb      	str	r3, [r7, #8]
  WRITE_REG(GPIOx->BSRR, ((odr & pinmask) << 16u) | (~odr & pinmask));
 800076c:	68fa      	ldr	r2, [r7, #12]
 800076e:	68bb      	ldr	r3, [r7, #8]
 8000770:	4013      	ands	r3, r2
 8000772:	041a      	lsls	r2, r3, #16
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	43d9      	mvns	r1, r3
 8000778:	68bb      	ldr	r3, [r7, #8]
 800077a:	400b      	ands	r3, r1
 800077c:	431a      	orrs	r2, r3
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	611a      	str	r2, [r3, #16]
}
 8000782:	bf00      	nop
 8000784:	3714      	adds	r7, #20
 8000786:	46bd      	mov	sp, r7
 8000788:	bc80      	pop	{r7}
 800078a:	4770      	bx	lr

0800078c <LL_GPIO_AF_Remap_SWJ_NOJTAG>:
  * @rmtoll MAPR          SWJ_CFG           LL_GPIO_AF_Remap_SWJ_NOJTAG
  * @note  NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_Remap_SWJ_NOJTAG(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
  MODIFY_REG(AFIO->MAPR, AFIO_MAPR_SWJ_CFG, AFIO_MAPR_SWJ_CFG_JTAGDISABLE);
 8000790:	4b05      	ldr	r3, [pc, #20]	@ (80007a8 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x1c>)
 8000792:	685b      	ldr	r3, [r3, #4]
 8000794:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000798:	4a03      	ldr	r2, [pc, #12]	@ (80007a8 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x1c>)
 800079a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800079e:	6053      	str	r3, [r2, #4]
}
 80007a0:	bf00      	nop
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bc80      	pop	{r7}
 80007a6:	4770      	bx	lr
 80007a8:	40010000 	.word	0x40010000

080007ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007ac:	b590      	push	{r4, r7, lr}
 80007ae:	b0ab      	sub	sp, #172	@ 0xac
 80007b0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_AFIO);
 80007b2:	2001      	movs	r0, #1
 80007b4:	f7ff fefa 	bl	80005ac <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80007b8:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 80007bc:	f7ff fede 	bl	800057c <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007c0:	2003      	movs	r0, #3
 80007c2:	f7ff fd85 	bl	80002d0 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 80007c6:	f7ff fda7 	bl	8000318 <__NVIC_GetPriorityGrouping>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2200      	movs	r2, #0
 80007ce:	210f      	movs	r1, #15
 80007d0:	4618      	mov	r0, r3
 80007d2:	f7ff fdd9 	bl	8000388 <NVIC_EncodePriority>
 80007d6:	4603      	mov	r3, r0
 80007d8:	4619      	mov	r1, r3
 80007da:	f04f 30ff 	mov.w	r0, #4294967295
 80007de:	f7ff fda9 	bl	8000334 <__NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  LL_GPIO_AF_Remap_SWJ_NOJTAG();
 80007e2:	f7ff ffd3 	bl	800078c <LL_GPIO_AF_Remap_SWJ_NOJTAG>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007e6:	f000 f8c5 	bl	8000974 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007ea:	f000 f9e3 	bl	8000bb4 <MX_GPIO_Init>
  MX_SPI1_Init();
 80007ee:	f000 f901 	bl	80009f4 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80007f2:	f000 f987 	bl	8000b04 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 80007f6:	f000 f955 	bl	8000aa4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  GD25Q16E_Init(&flash);
 80007fa:	4850      	ldr	r0, [pc, #320]	@ (800093c <main+0x190>)
 80007fc:	f000 fc22 	bl	8001044 <GD25Q16E_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t key_state = 0;
 8000800:	2300      	movs	r3, #0
 8000802:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
  char buffer[100];
  while (1)
  {

	  key_state = TTP229_Read_8Keys();
 8000806:	f000 fce9 	bl	80011dc <TTP229_Read_8Keys>
 800080a:	4603      	mov	r3, r0
 800080c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	  LL_mDelay(10);
 8000810:	200a      	movs	r0, #10
 8000812:	f001 f9c5 	bl	8001ba0 <LL_mDelay>

	  if (key_state != 0) {
 8000816:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800081a:	2b00      	cmp	r3, #0
 800081c:	d00c      	beq.n	8000838 <main+0x8c>
		  snprintf(buffer, sizeof(buffer), "%x  ", key_state);
 800081e:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8000822:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8000826:	4a46      	ldr	r2, [pc, #280]	@ (8000940 <main+0x194>)
 8000828:	2164      	movs	r1, #100	@ 0x64
 800082a:	f001 f9eb 	bl	8001c04 <sniprintf>
		  UART1_LL_SendString(buffer);
 800082e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000832:	4618      	mov	r0, r3
 8000834:	f7ff fd36 	bl	80002a4 <UART1_LL_SendString>
	  }

	  LL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
 8000838:	f248 0180 	movw	r1, #32896	@ 0x8080
 800083c:	4841      	ldr	r0, [pc, #260]	@ (8000944 <main+0x198>)
 800083e:	f7ff ff89 	bl	8000754 <LL_GPIO_TogglePin>
	  LL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 8000842:	4941      	ldr	r1, [pc, #260]	@ (8000948 <main+0x19c>)
 8000844:	483f      	ldr	r0, [pc, #252]	@ (8000944 <main+0x198>)
 8000846:	f7ff ff85 	bl	8000754 <LL_GPIO_TogglePin>
	  LL_GPIO_TogglePin(LED_B_GPIO_Port, LED_B_Pin);
 800084a:	4940      	ldr	r1, [pc, #256]	@ (800094c <main+0x1a0>)
 800084c:	483d      	ldr	r0, [pc, #244]	@ (8000944 <main+0x198>)
 800084e:	f7ff ff81 	bl	8000754 <LL_GPIO_TogglePin>

	  if (!LL_GPIO_IsInputPinSet(SW1_GPIO_Port, SW1_Pin)) {
 8000852:	493f      	ldr	r1, [pc, #252]	@ (8000950 <main+0x1a4>)
 8000854:	483f      	ldr	r0, [pc, #252]	@ (8000954 <main+0x1a8>)
 8000856:	f7ff ff58 	bl	800070a <LL_GPIO_IsInputPinSet>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d111      	bne.n	8000884 <main+0xd8>
		  uint32_t Flash_ID = GD25Q16E_ReadID(&flash);
 8000860:	4836      	ldr	r0, [pc, #216]	@ (800093c <main+0x190>)
 8000862:	f000 fbfa 	bl	800105a <GD25Q16E_ReadID>
 8000866:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

		  snprintf(buffer, sizeof(buffer), "Flasd ID: 0x%06X \r\n", (unsigned int)Flash_ID);
 800086a:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 800086e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000872:	4a39      	ldr	r2, [pc, #228]	@ (8000958 <main+0x1ac>)
 8000874:	2164      	movs	r1, #100	@ 0x64
 8000876:	f001 f9c5 	bl	8001c04 <sniprintf>
		  UART1_LL_SendString(buffer);
 800087a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800087e:	4618      	mov	r0, r3
 8000880:	f7ff fd10 	bl	80002a4 <UART1_LL_SendString>
	  }
	  if (!LL_GPIO_IsInputPinSet(SW2_GPIO_Port, SW2_Pin)) {
 8000884:	4935      	ldr	r1, [pc, #212]	@ (800095c <main+0x1b0>)
 8000886:	4836      	ldr	r0, [pc, #216]	@ (8000960 <main+0x1b4>)
 8000888:	f7ff ff3f 	bl	800070a <LL_GPIO_IsInputPinSet>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d1b9      	bne.n	8000806 <main+0x5a>
		  /* Write data to flash */
		  uint8_t write_data[] = "Hello, Sang!";
 8000892:	4b34      	ldr	r3, [pc, #208]	@ (8000964 <main+0x1b8>)
 8000894:	f107 0420 	add.w	r4, r7, #32
 8000898:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800089a:	c407      	stmia	r4!, {r0, r1, r2}
 800089c:	7023      	strb	r3, [r4, #0]
		  uint32_t write_addr = 0x000000; // Start at address 0
 800089e:	2300      	movs	r3, #0
 80008a0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		  snprintf(buffer, sizeof(buffer), "Writing data to address 0x%06X: %s\r\n", (unsigned int)write_addr, write_data);
 80008a4:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 80008a8:	f107 0320 	add.w	r3, r7, #32
 80008ac:	9300      	str	r3, [sp, #0]
 80008ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80008b2:	4a2d      	ldr	r2, [pc, #180]	@ (8000968 <main+0x1bc>)
 80008b4:	2164      	movs	r1, #100	@ 0x64
 80008b6:	f001 f9a5 	bl	8001c04 <sniprintf>
		  UART1_LL_SendString(buffer);
 80008ba:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80008be:	4618      	mov	r0, r3
 80008c0:	f7ff fcf0 	bl	80002a4 <UART1_LL_SendString>
		  GD25Q16E_Write(&flash, write_addr, write_data, strlen((char*)write_data) + 1);
 80008c4:	f107 0320 	add.w	r3, r7, #32
 80008c8:	4618      	mov	r0, r3
 80008ca:	f7ff fcab 	bl	8000224 <strlen>
 80008ce:	4603      	mov	r3, r0
 80008d0:	3301      	adds	r3, #1
 80008d2:	f107 0220 	add.w	r2, r7, #32
 80008d6:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 80008da:	4818      	ldr	r0, [pc, #96]	@ (800093c <main+0x190>)
 80008dc:	f000 fc16 	bl	800110c <GD25Q16E_Write>

		  /* Read data back */
		  uint8_t read_data[32] = {0};
 80008e0:	463b      	mov	r3, r7
 80008e2:	2220      	movs	r2, #32
 80008e4:	2100      	movs	r1, #0
 80008e6:	4618      	mov	r0, r3
 80008e8:	f001 f9c2 	bl	8001c70 <memset>
		  snprintf(buffer, sizeof(buffer), "Reading data from address 0x%06X...\r\n", (unsigned int)write_addr);
 80008ec:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 80008f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80008f4:	4a1d      	ldr	r2, [pc, #116]	@ (800096c <main+0x1c0>)
 80008f6:	2164      	movs	r1, #100	@ 0x64
 80008f8:	f001 f984 	bl	8001c04 <sniprintf>
		  UART1_LL_SendString(buffer);
 80008fc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000900:	4618      	mov	r0, r3
 8000902:	f7ff fccf 	bl	80002a4 <UART1_LL_SendString>
		  GD25Q16E_Read(&flash, write_addr, read_data, strlen((char*)write_data) + 1);
 8000906:	f107 0320 	add.w	r3, r7, #32
 800090a:	4618      	mov	r0, r3
 800090c:	f7ff fc8a 	bl	8000224 <strlen>
 8000910:	4603      	mov	r3, r0
 8000912:	3301      	adds	r3, #1
 8000914:	463a      	mov	r2, r7
 8000916:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800091a:	4808      	ldr	r0, [pc, #32]	@ (800093c <main+0x190>)
 800091c:	f000 fbc8 	bl	80010b0 <GD25Q16E_Read>
		  snprintf(buffer, sizeof(buffer), "Data read: %s\r\n", read_data);
 8000920:	463b      	mov	r3, r7
 8000922:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8000926:	4a12      	ldr	r2, [pc, #72]	@ (8000970 <main+0x1c4>)
 8000928:	2164      	movs	r1, #100	@ 0x64
 800092a:	f001 f96b 	bl	8001c04 <sniprintf>
		  UART1_LL_SendString(buffer);
 800092e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000932:	4618      	mov	r0, r3
 8000934:	f7ff fcb6 	bl	80002a4 <UART1_LL_SendString>
	  key_state = TTP229_Read_8Keys();
 8000938:	e765      	b.n	8000806 <main+0x5a>
 800093a:	bf00      	nop
 800093c:	20000000 	.word	0x20000000
 8000940:	080025a4 	.word	0x080025a4
 8000944:	40011000 	.word	0x40011000
 8000948:	04010001 	.word	0x04010001
 800094c:	04020002 	.word	0x04020002
 8000950:	04800080 	.word	0x04800080
 8000954:	40010800 	.word	0x40010800
 8000958:	080025ac 	.word	0x080025ac
 800095c:	04100010 	.word	0x04100010
 8000960:	40010c00 	.word	0x40010c00
 8000964:	08002620 	.word	0x08002620
 8000968:	080025c0 	.word	0x080025c0
 800096c:	080025e8 	.word	0x080025e8
 8000970:	08002610 	.word	0x08002610

08000974 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8000978:	2000      	movs	r0, #0
 800097a:	f7ff fe2f 	bl	80005dc <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 800097e:	bf00      	nop
 8000980:	f7ff fe40 	bl	8000604 <LL_FLASH_GetLatency>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d1fa      	bne.n	8000980 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 800098a:	2010      	movs	r0, #16
 800098c:	f7ff fd4e 	bl	800042c <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 8000990:	f7ff fd2c 	bl	80003ec <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000994:	bf00      	nop
 8000996:	f7ff fd37 	bl	8000408 <LL_RCC_HSI_IsReady>
 800099a:	4603      	mov	r3, r0
 800099c:	2b01      	cmp	r3, #1
 800099e:	d1fa      	bne.n	8000996 <SystemClock_Config+0x22>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, LL_RCC_PLL_MUL_6);
 80009a0:	f44f 1180 	mov.w	r1, #1048576	@ 0x100000
 80009a4:	2000      	movs	r0, #0
 80009a6:	f7ff fdd1 	bl	800054c <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 80009aa:	f7ff fdaf 	bl	800050c <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80009ae:	bf00      	nop
 80009b0:	f7ff fdba 	bl	8000528 <LL_RCC_PLL_IsReady>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b01      	cmp	r3, #1
 80009b8:	d1fa      	bne.n	80009b0 <SystemClock_Config+0x3c>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80009ba:	2000      	movs	r0, #0
 80009bc:	f7ff fd6a 	bl	8000494 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 80009c0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80009c4:	f7ff fd7a 	bl	80004bc <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80009c8:	2000      	movs	r0, #0
 80009ca:	f7ff fd8b 	bl	80004e4 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80009ce:	2002      	movs	r0, #2
 80009d0:	f7ff fd40 	bl	8000454 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80009d4:	bf00      	nop
 80009d6:	f7ff fd51 	bl	800047c <LL_RCC_GetSysClkSource>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b08      	cmp	r3, #8
 80009de:	d1fa      	bne.n	80009d6 <SystemClock_Config+0x62>
  {

  }
  LL_Init1msTick(24000000);
 80009e0:	4803      	ldr	r0, [pc, #12]	@ (80009f0 <SystemClock_Config+0x7c>)
 80009e2:	f001 f8cf 	bl	8001b84 <LL_Init1msTick>
  LL_SetSystemCoreClock(24000000);
 80009e6:	4802      	ldr	r0, [pc, #8]	@ (80009f0 <SystemClock_Config+0x7c>)
 80009e8:	f001 f8fe 	bl	8001be8 <LL_SetSystemCoreClock>
}
 80009ec:	bf00      	nop
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	016e3600 	.word	0x016e3600

080009f4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b090      	sub	sp, #64	@ 0x40
 80009f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80009fa:	f107 0318 	add.w	r3, r7, #24
 80009fe:	2228      	movs	r2, #40	@ 0x28
 8000a00:	2100      	movs	r1, #0
 8000a02:	4618      	mov	r0, r3
 8000a04:	f001 f934 	bl	8001c70 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a08:	1d3b      	adds	r3, r7, #4
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	605a      	str	r2, [r3, #4]
 8000a10:	609a      	str	r2, [r3, #8]
 8000a12:	60da      	str	r2, [r3, #12]
 8000a14:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8000a16:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000a1a:	f7ff fdc7 	bl	80005ac <LL_APB2_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8000a1e:	2004      	movs	r0, #4
 8000a20:	f7ff fdc4 	bl	80005ac <LL_APB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_7;
 8000a24:	f24a 03a0 	movw	r3, #41120	@ 0xa0a0
 8000a28:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000a2a:	2309      	movs	r3, #9
 8000a2c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8000a2e:	2303      	movs	r3, #3
 8000a30:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000a32:	2300      	movs	r3, #0
 8000a34:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a36:	1d3b      	adds	r3, r7, #4
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4818      	ldr	r0, [pc, #96]	@ (8000a9c <MX_SPI1_Init+0xa8>)
 8000a3c:	f000 fce8 	bl	8001410 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8000a40:	f244 0340 	movw	r3, #16448	@ 0x4040
 8000a44:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8000a46:	2304      	movs	r3, #4
 8000a48:	60bb      	str	r3, [r7, #8]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a4a:	1d3b      	adds	r3, r7, #4
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	4813      	ldr	r0, [pc, #76]	@ (8000a9c <MX_SPI1_Init+0xa8>)
 8000a50:	f000 fcde 	bl	8001410 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8000a54:	2300      	movs	r3, #0
 8000a56:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8000a58:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000a5c:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8000a62:	2300      	movs	r3, #0
 8000a64:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8000a66:	2300      	movs	r3, #0
 8000a68:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8000a6a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8000a70:	2308      	movs	r3, #8
 8000a72:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8000a74:	2300      	movs	r3, #0
 8000a76:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8000a7c:	230a      	movs	r3, #10
 8000a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8000a80:	f107 0318 	add.w	r3, r7, #24
 8000a84:	4619      	mov	r1, r3
 8000a86:	4806      	ldr	r0, [pc, #24]	@ (8000aa0 <MX_SPI1_Init+0xac>)
 8000a88:	f000 fe5b 	bl	8001742 <LL_SPI_Init>
  /* USER CODE BEGIN SPI1_Init 2 */
  LL_SPI_Enable(SPI1);
 8000a8c:	4804      	ldr	r0, [pc, #16]	@ (8000aa0 <MX_SPI1_Init+0xac>)
 8000a8e:	f7ff fdc5 	bl	800061c <LL_SPI_Enable>
  /* USER CODE END SPI1_Init 2 */

}
 8000a92:	bf00      	nop
 8000a94:	3740      	adds	r7, #64	@ 0x40
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	40010800 	.word	0x40010800
 8000aa0:	40013000 	.word	0x40013000

08000aa4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b086      	sub	sp, #24
 8000aa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000aaa:	1d3b      	adds	r3, r7, #4
 8000aac:	2200      	movs	r2, #0
 8000aae:	601a      	str	r2, [r3, #0]
 8000ab0:	605a      	str	r2, [r3, #4]
 8000ab2:	609a      	str	r2, [r3, #8]
 8000ab4:	60da      	str	r2, [r3, #12]
 8000ab6:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8000ab8:	2004      	movs	r0, #4
 8000aba:	f7ff fd5f 	bl	800057c <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 23;
 8000abe:	2317      	movs	r3, #23
 8000ac0:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 65535;
 8000ac6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000aca:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000acc:	2300      	movs	r3, #0
 8000ace:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8000ad0:	1d3b      	adds	r3, r7, #4
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	480a      	ldr	r0, [pc, #40]	@ (8000b00 <MX_TIM4_Init+0x5c>)
 8000ad6:	f000 febd 	bl	8001854 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8000ada:	4809      	ldr	r0, [pc, #36]	@ (8000b00 <MX_TIM4_Init+0x5c>)
 8000adc:	f7ff fdad 	bl	800063a <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	4807      	ldr	r0, [pc, #28]	@ (8000b00 <MX_TIM4_Init+0x5c>)
 8000ae4:	f7ff fdb8 	bl	8000658 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8000ae8:	2100      	movs	r1, #0
 8000aea:	4805      	ldr	r0, [pc, #20]	@ (8000b00 <MX_TIM4_Init+0x5c>)
 8000aec:	f7ff fdc8 	bl	8000680 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8000af0:	4803      	ldr	r0, [pc, #12]	@ (8000b00 <MX_TIM4_Init+0x5c>)
 8000af2:	f7ff fdd7 	bl	80006a4 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000af6:	bf00      	nop
 8000af8:	3718      	adds	r7, #24
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	40000800 	.word	0x40000800

08000b04 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b08c      	sub	sp, #48	@ 0x30
 8000b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000b0a:	f107 0314 	add.w	r3, r7, #20
 8000b0e:	2200      	movs	r2, #0
 8000b10:	601a      	str	r2, [r3, #0]
 8000b12:	605a      	str	r2, [r3, #4]
 8000b14:	609a      	str	r2, [r3, #8]
 8000b16:	60da      	str	r2, [r3, #12]
 8000b18:	611a      	str	r2, [r3, #16]
 8000b1a:	615a      	str	r2, [r3, #20]
 8000b1c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1e:	463b      	mov	r3, r7
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
 8000b24:	605a      	str	r2, [r3, #4]
 8000b26:	609a      	str	r2, [r3, #8]
 8000b28:	60da      	str	r2, [r3, #12]
 8000b2a:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8000b2c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000b30:	f7ff fd3c 	bl	80005ac <LL_APB2_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8000b34:	2004      	movs	r0, #4
 8000b36:	f7ff fd39 	bl	80005ac <LL_APB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8000b3a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ba4 <MX_USART1_UART_Init+0xa0>)
 8000b3c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000b3e:	2309      	movs	r3, #9
 8000b40:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8000b42:	2303      	movs	r3, #3
 8000b44:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000b46:	2300      	movs	r3, #0
 8000b48:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b4a:	463b      	mov	r3, r7
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	4816      	ldr	r0, [pc, #88]	@ (8000ba8 <MX_USART1_UART_Init+0xa4>)
 8000b50:	f000 fc5e 	bl	8001410 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8000b54:	4b15      	ldr	r3, [pc, #84]	@ (8000bac <MX_USART1_UART_Init+0xa8>)
 8000b56:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8000b58:	2304      	movs	r3, #4
 8000b5a:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b5c:	463b      	mov	r3, r7
 8000b5e:	4619      	mov	r1, r3
 8000b60:	4811      	ldr	r0, [pc, #68]	@ (8000ba8 <MX_USART1_UART_Init+0xa4>)
 8000b62:	f000 fc55 	bl	8001410 <LL_GPIO_Init>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8000b66:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000b6a:	617b      	str	r3, [r7, #20]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000b70:	2300      	movs	r3, #0
 8000b72:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000b74:	2300      	movs	r3, #0
 8000b76:	623b      	str	r3, [r7, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000b78:	230c      	movs	r3, #12
 8000b7a:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000b80:	2300      	movs	r3, #0
 8000b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_USART_Init(USART1, &USART_InitStruct);
 8000b84:	f107 0314 	add.w	r3, r7, #20
 8000b88:	4619      	mov	r1, r3
 8000b8a:	4809      	ldr	r0, [pc, #36]	@ (8000bb0 <MX_USART1_UART_Init+0xac>)
 8000b8c:	f000 ff6e 	bl	8001a6c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 8000b90:	4807      	ldr	r0, [pc, #28]	@ (8000bb0 <MX_USART1_UART_Init+0xac>)
 8000b92:	f7ff fda5 	bl	80006e0 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8000b96:	4806      	ldr	r0, [pc, #24]	@ (8000bb0 <MX_USART1_UART_Init+0xac>)
 8000b98:	f7ff fd93 	bl	80006c2 <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b9c:	bf00      	nop
 8000b9e:	3730      	adds	r7, #48	@ 0x30
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	04020002 	.word	0x04020002
 8000ba8:	40010800 	.word	0x40010800
 8000bac:	04040004 	.word	0x04040004
 8000bb0:	40013800 	.word	0x40013800

08000bb4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b086      	sub	sp, #24
 8000bb8:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bba:	1d3b      	adds	r3, r7, #4
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
 8000bc0:	605a      	str	r2, [r3, #4]
 8000bc2:	609a      	str	r2, [r3, #8]
 8000bc4:	60da      	str	r2, [r3, #12]
 8000bc6:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8000bc8:	2004      	movs	r0, #4
 8000bca:	f7ff fcef 	bl	80005ac <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8000bce:	2008      	movs	r0, #8
 8000bd0:	f7ff fcec 	bl	80005ac <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOC);
 8000bd4:	2010      	movs	r0, #16
 8000bd6:	f7ff fce9 	bl	80005ac <LL_APB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(SPI1_CS_GPIO_Port, SPI1_CS_Pin);
 8000bda:	f241 0110 	movw	r1, #4112	@ 0x1010
 8000bde:	482a      	ldr	r0, [pc, #168]	@ (8000c88 <MX_GPIO_Init+0xd4>)
 8000be0:	f7ff fda9 	bl	8000736 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TTP_CLK_GPIO_Port, TTP_CLK_Pin);
 8000be4:	4929      	ldr	r1, [pc, #164]	@ (8000c8c <MX_GPIO_Init+0xd8>)
 8000be6:	482a      	ldr	r0, [pc, #168]	@ (8000c90 <MX_GPIO_Init+0xdc>)
 8000be8:	f7ff fda5 	bl	8000736 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LED_R_Pin|LED_G_Pin|LED_B_Pin);
 8000bec:	4929      	ldr	r1, [pc, #164]	@ (8000c94 <MX_GPIO_Init+0xe0>)
 8000bee:	482a      	ldr	r0, [pc, #168]	@ (8000c98 <MX_GPIO_Init+0xe4>)
 8000bf0:	f7ff fda1 	bl	8000736 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8000bf4:	f241 0310 	movw	r3, #4112	@ 0x1010
 8000bf8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000bfe:	2302      	movs	r3, #2
 8000c00:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c02:	2300      	movs	r3, #0
 8000c04:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8000c06:	1d3b      	adds	r3, r7, #4
 8000c08:	4619      	mov	r1, r3
 8000c0a:	481f      	ldr	r0, [pc, #124]	@ (8000c88 <MX_GPIO_Init+0xd4>)
 8000c0c:	f000 fc00 	bl	8001410 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW2_Pin|TTP_SDO_Pin;
 8000c10:	4b22      	ldr	r3, [pc, #136]	@ (8000c9c <MX_GPIO_Init+0xe8>)
 8000c12:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8000c14:	2304      	movs	r3, #4
 8000c16:	60bb      	str	r3, [r7, #8]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c18:	1d3b      	adds	r3, r7, #4
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	481c      	ldr	r0, [pc, #112]	@ (8000c90 <MX_GPIO_Init+0xdc>)
 8000c1e:	f000 fbf7 	bl	8001410 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TTP_CLK_Pin;
 8000c22:	4b1a      	ldr	r3, [pc, #104]	@ (8000c8c <MX_GPIO_Init+0xd8>)
 8000c24:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c26:	2301      	movs	r3, #1
 8000c28:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c2a:	2302      	movs	r3, #2
 8000c2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TTP_CLK_GPIO_Port, &GPIO_InitStruct);
 8000c32:	1d3b      	adds	r3, r7, #4
 8000c34:	4619      	mov	r1, r3
 8000c36:	4816      	ldr	r0, [pc, #88]	@ (8000c90 <MX_GPIO_Init+0xdc>)
 8000c38:	f000 fbea 	bl	8001410 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_R_Pin|LED_G_Pin|LED_B_Pin;
 8000c3c:	4b15      	ldr	r3, [pc, #84]	@ (8000c94 <MX_GPIO_Init+0xe0>)
 8000c3e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c40:	2301      	movs	r3, #1
 8000c42:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c44:	2302      	movs	r3, #2
 8000c46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c4c:	1d3b      	adds	r3, r7, #4
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4811      	ldr	r0, [pc, #68]	@ (8000c98 <MX_GPIO_Init+0xe4>)
 8000c52:	f000 fbdd 	bl	8001410 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW1_Pin;
 8000c56:	4b12      	ldr	r3, [pc, #72]	@ (8000ca0 <MX_GPIO_Init+0xec>)
 8000c58:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8000c5a:	2304      	movs	r3, #4
 8000c5c:	60bb      	str	r3, [r7, #8]
  LL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	4619      	mov	r1, r3
 8000c62:	4809      	ldr	r0, [pc, #36]	@ (8000c88 <MX_GPIO_Init+0xd4>)
 8000c64:	f000 fbd4 	bl	8001410 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KQ0_Pin|KQ1_Pin|KQ2_Pin|KQ3_Pin
 8000c68:	4b0e      	ldr	r3, [pc, #56]	@ (8000ca4 <MX_GPIO_Init+0xf0>)
 8000c6a:	607b      	str	r3, [r7, #4]
                          |KQ4_Pin|KQ5_Pin|KQ6_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000c6c:	2308      	movs	r3, #8
 8000c6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000c70:	2301      	movs	r3, #1
 8000c72:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c74:	1d3b      	adds	r3, r7, #4
 8000c76:	4619      	mov	r1, r3
 8000c78:	4805      	ldr	r0, [pc, #20]	@ (8000c90 <MX_GPIO_Init+0xdc>)
 8000c7a:	f000 fbc9 	bl	8001410 <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c7e:	bf00      	nop
 8000c80:	3718      	adds	r7, #24
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	40010800 	.word	0x40010800
 8000c8c:	04200020 	.word	0x04200020
 8000c90:	40010c00 	.word	0x40010c00
 8000c94:	04038083 	.word	0x04038083
 8000c98:	40011000 	.word	0x40011000
 8000c9c:	04500050 	.word	0x04500050
 8000ca0:	04800080 	.word	0x04800080
 8000ca4:	0403f8fb 	.word	0x0403f8fb

08000ca8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cac:	bf00      	nop
 8000cae:	e7fd      	b.n	8000cac <NMI_Handler+0x4>

08000cb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cb4:	bf00      	nop
 8000cb6:	e7fd      	b.n	8000cb4 <HardFault_Handler+0x4>

08000cb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cbc:	bf00      	nop
 8000cbe:	e7fd      	b.n	8000cbc <MemManage_Handler+0x4>

08000cc0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cc4:	bf00      	nop
 8000cc6:	e7fd      	b.n	8000cc4 <BusFault_Handler+0x4>

08000cc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ccc:	bf00      	nop
 8000cce:	e7fd      	b.n	8000ccc <UsageFault_Handler+0x4>

08000cd0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cd4:	bf00      	nop
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bc80      	pop	{r7}
 8000cda:	4770      	bx	lr

08000cdc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ce0:	bf00      	nop
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bc80      	pop	{r7}
 8000ce6:	4770      	bx	lr

08000ce8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cec:	bf00      	nop
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bc80      	pop	{r7}
 8000cf2:	4770      	bx	lr

08000cf4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bc80      	pop	{r7}
 8000cfe:	4770      	bx	lr

08000d00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b086      	sub	sp, #24
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d08:	4a14      	ldr	r2, [pc, #80]	@ (8000d5c <_sbrk+0x5c>)
 8000d0a:	4b15      	ldr	r3, [pc, #84]	@ (8000d60 <_sbrk+0x60>)
 8000d0c:	1ad3      	subs	r3, r2, r3
 8000d0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d14:	4b13      	ldr	r3, [pc, #76]	@ (8000d64 <_sbrk+0x64>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d102      	bne.n	8000d22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d1c:	4b11      	ldr	r3, [pc, #68]	@ (8000d64 <_sbrk+0x64>)
 8000d1e:	4a12      	ldr	r2, [pc, #72]	@ (8000d68 <_sbrk+0x68>)
 8000d20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d22:	4b10      	ldr	r3, [pc, #64]	@ (8000d64 <_sbrk+0x64>)
 8000d24:	681a      	ldr	r2, [r3, #0]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	4413      	add	r3, r2
 8000d2a:	693a      	ldr	r2, [r7, #16]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d207      	bcs.n	8000d40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d30:	f000 ffa6 	bl	8001c80 <__errno>
 8000d34:	4603      	mov	r3, r0
 8000d36:	220c      	movs	r2, #12
 8000d38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d3e:	e009      	b.n	8000d54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d40:	4b08      	ldr	r3, [pc, #32]	@ (8000d64 <_sbrk+0x64>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d46:	4b07      	ldr	r3, [pc, #28]	@ (8000d64 <_sbrk+0x64>)
 8000d48:	681a      	ldr	r2, [r3, #0]
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	4413      	add	r3, r2
 8000d4e:	4a05      	ldr	r2, [pc, #20]	@ (8000d64 <_sbrk+0x64>)
 8000d50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d52:	68fb      	ldr	r3, [r7, #12]
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3718      	adds	r7, #24
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	2000c000 	.word	0x2000c000
 8000d60:	00000400 	.word	0x00000400
 8000d64:	2000007c 	.word	0x2000007c
 8000d68:	200001c8 	.word	0x200001c8

08000d6c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d70:	bf00      	nop
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bc80      	pop	{r7}
 8000d76:	4770      	bx	lr

08000d78 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d78:	f7ff fff8 	bl	8000d6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d7c:	480b      	ldr	r0, [pc, #44]	@ (8000dac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000d7e:	490c      	ldr	r1, [pc, #48]	@ (8000db0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000d80:	4a0c      	ldr	r2, [pc, #48]	@ (8000db4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000d82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d84:	e002      	b.n	8000d8c <LoopCopyDataInit>

08000d86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d8a:	3304      	adds	r3, #4

08000d8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d90:	d3f9      	bcc.n	8000d86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d92:	4a09      	ldr	r2, [pc, #36]	@ (8000db8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000d94:	4c09      	ldr	r4, [pc, #36]	@ (8000dbc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d98:	e001      	b.n	8000d9e <LoopFillZerobss>

08000d9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d9c:	3204      	adds	r2, #4

08000d9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000da0:	d3fb      	bcc.n	8000d9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000da2:	f000 ff73 	bl	8001c8c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000da6:	f7ff fd01 	bl	80007ac <main>
  bx lr
 8000daa:	4770      	bx	lr
  ldr r0, =_sdata
 8000dac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000db0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000db4:	0800268c 	.word	0x0800268c
  ldr r2, =_sbss
 8000db8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000dbc:	200001c8 	.word	0x200001c8

08000dc0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000dc0:	e7fe      	b.n	8000dc0 <ADC1_2_IRQHandler>

08000dc2 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(const SPI_TypeDef *SPIx)
{
 8000dc2:	b480      	push	{r7}
 8000dc4:	b083      	sub	sp, #12
 8000dc6:	af00      	add	r7, sp, #0
 8000dc8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	689b      	ldr	r3, [r3, #8]
 8000dce:	f003 0301 	and.w	r3, r3, #1
 8000dd2:	2b01      	cmp	r3, #1
 8000dd4:	d101      	bne.n	8000dda <LL_SPI_IsActiveFlag_RXNE+0x18>
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	e000      	b.n	8000ddc <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8000dda:	2300      	movs	r3, #0
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	370c      	adds	r7, #12
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bc80      	pop	{r7}
 8000de4:	4770      	bx	lr

08000de6 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(const SPI_TypeDef *SPIx)
{
 8000de6:	b480      	push	{r7}
 8000de8:	b083      	sub	sp, #12
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	689b      	ldr	r3, [r3, #8]
 8000df2:	f003 0302 	and.w	r3, r3, #2
 8000df6:	2b02      	cmp	r3, #2
 8000df8:	d101      	bne.n	8000dfe <LL_SPI_IsActiveFlag_TXE+0x18>
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	e000      	b.n	8000e00 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8000dfe:	2300      	movs	r3, #0
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	370c      	adds	r7, #12
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bc80      	pop	{r7}
 8000e08:	4770      	bx	lr

08000e0a <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8000e0a:	b480      	push	{r7}
 8000e0c:	b083      	sub	sp, #12
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	330c      	adds	r3, #12
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	b2db      	uxtb	r3, r3
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	370c      	adds	r7, #12
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bc80      	pop	{r7}
 8000e22:	4770      	bx	lr

08000e24 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b085      	sub	sp, #20
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
 8000e2c:	460b      	mov	r3, r1
 8000e2e:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	330c      	adds	r3, #12
 8000e34:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	78fa      	ldrb	r2, [r7, #3]
 8000e3a:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8000e3c:	bf00      	nop
 8000e3e:	3714      	adds	r7, #20
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bc80      	pop	{r7}
 8000e44:	4770      	bx	lr

08000e46 <LL_GPIO_SetOutputPin>:
{
 8000e46:	b480      	push	{r7}
 8000e48:	b083      	sub	sp, #12
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	6078      	str	r0, [r7, #4]
 8000e4e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	0a1b      	lsrs	r3, r3, #8
 8000e54:	b29a      	uxth	r2, r3
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	611a      	str	r2, [r3, #16]
}
 8000e5a:	bf00      	nop
 8000e5c:	370c      	adds	r7, #12
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bc80      	pop	{r7}
 8000e62:	4770      	bx	lr

08000e64 <LL_GPIO_ResetOutputPin>:
{
 8000e64:	b480      	push	{r7}
 8000e66:	b083      	sub	sp, #12
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
 8000e6c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	0a1b      	lsrs	r3, r3, #8
 8000e72:	b29a      	uxth	r2, r3
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	615a      	str	r2, [r3, #20]
}
 8000e78:	bf00      	nop
 8000e7a:	370c      	adds	r7, #12
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bc80      	pop	{r7}
 8000e80:	4770      	bx	lr

08000e82 <CS_LOW>:
 */


#include "gd25q16e.h"

static void CS_LOW(GD25Q16E_Dev_t *flash) {
 8000e82:	b580      	push	{r7, lr}
 8000e84:	b082      	sub	sp, #8
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	6078      	str	r0, [r7, #4]
    LL_GPIO_ResetOutputPin(flash->cs_port, flash->cs_pin);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	685a      	ldr	r2, [r3, #4]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	689b      	ldr	r3, [r3, #8]
 8000e92:	4619      	mov	r1, r3
 8000e94:	4610      	mov	r0, r2
 8000e96:	f7ff ffe5 	bl	8000e64 <LL_GPIO_ResetOutputPin>
}
 8000e9a:	bf00      	nop
 8000e9c:	3708      	adds	r7, #8
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}

08000ea2 <CS_HIGH>:

static void CS_HIGH(GD25Q16E_Dev_t *flash) {
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	b082      	sub	sp, #8
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	6078      	str	r0, [r7, #4]
    LL_GPIO_SetOutputPin(flash->cs_port, flash->cs_pin);
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	685a      	ldr	r2, [r3, #4]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	689b      	ldr	r3, [r3, #8]
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	4610      	mov	r0, r2
 8000eb6:	f7ff ffc6 	bl	8000e46 <LL_GPIO_SetOutputPin>
}
 8000eba:	bf00      	nop
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <SPI_Send>:

static void SPI_Send(GD25Q16E_Dev_t *flash, uint8_t data) {
 8000ec2:	b580      	push	{r7, lr}
 8000ec4:	b082      	sub	sp, #8
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	6078      	str	r0, [r7, #4]
 8000eca:	460b      	mov	r3, r1
 8000ecc:	70fb      	strb	r3, [r7, #3]
    while (!LL_SPI_IsActiveFlag_TXE(flash->spi));
 8000ece:	bf00      	nop
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f7ff ff86 	bl	8000de6 <LL_SPI_IsActiveFlag_TXE>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d0f7      	beq.n	8000ed0 <SPI_Send+0xe>
    LL_SPI_TransmitData8(flash->spi, data);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	78fa      	ldrb	r2, [r7, #3]
 8000ee6:	4611      	mov	r1, r2
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f7ff ff9b 	bl	8000e24 <LL_SPI_TransmitData8>
    while (!LL_SPI_IsActiveFlag_RXNE(flash->spi));
 8000eee:	bf00      	nop
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f7ff ff64 	bl	8000dc2 <LL_SPI_IsActiveFlag_RXNE>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d0f7      	beq.n	8000ef0 <SPI_Send+0x2e>
    (void)LL_SPI_ReceiveData8(flash->spi);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4618      	mov	r0, r3
 8000f06:	f7ff ff80 	bl	8000e0a <LL_SPI_ReceiveData8>
}
 8000f0a:	bf00      	nop
 8000f0c:	3708      	adds	r7, #8
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}

08000f12 <SPI_Transceive>:

static uint8_t SPI_Transceive(GD25Q16E_Dev_t *flash, uint8_t data) {
 8000f12:	b580      	push	{r7, lr}
 8000f14:	b082      	sub	sp, #8
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
 8000f1a:	460b      	mov	r3, r1
 8000f1c:	70fb      	strb	r3, [r7, #3]
    while (!LL_SPI_IsActiveFlag_TXE(flash->spi));
 8000f1e:	bf00      	nop
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff ff5e 	bl	8000de6 <LL_SPI_IsActiveFlag_TXE>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d0f7      	beq.n	8000f20 <SPI_Transceive+0xe>
    LL_SPI_TransmitData8(flash->spi, data);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	78fa      	ldrb	r2, [r7, #3]
 8000f36:	4611      	mov	r1, r2
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f7ff ff73 	bl	8000e24 <LL_SPI_TransmitData8>
    while (!LL_SPI_IsActiveFlag_RXNE(flash->spi));
 8000f3e:	bf00      	nop
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff ff3c 	bl	8000dc2 <LL_SPI_IsActiveFlag_RXNE>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d0f7      	beq.n	8000f40 <SPI_Transceive+0x2e>
    return LL_SPI_ReceiveData8(flash->spi);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4618      	mov	r0, r3
 8000f56:	f7ff ff58 	bl	8000e0a <LL_SPI_ReceiveData8>
 8000f5a:	4603      	mov	r3, r0
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <SPI_ReadBuffer>:

static void SPI_ReadBuffer(GD25Q16E_Dev_t *flash, uint8_t *buf, uint32_t len) {
 8000f64:	b590      	push	{r4, r7, lr}
 8000f66:	b085      	sub	sp, #20
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	60f8      	str	r0, [r7, #12]
 8000f6c:	60b9      	str	r1, [r7, #8]
 8000f6e:	607a      	str	r2, [r7, #4]
    while (len--) {
 8000f70:	e008      	b.n	8000f84 <SPI_ReadBuffer+0x20>
        *buf++ = SPI_Transceive(flash, 0xFF);
 8000f72:	68bc      	ldr	r4, [r7, #8]
 8000f74:	1c63      	adds	r3, r4, #1
 8000f76:	60bb      	str	r3, [r7, #8]
 8000f78:	21ff      	movs	r1, #255	@ 0xff
 8000f7a:	68f8      	ldr	r0, [r7, #12]
 8000f7c:	f7ff ffc9 	bl	8000f12 <SPI_Transceive>
 8000f80:	4603      	mov	r3, r0
 8000f82:	7023      	strb	r3, [r4, #0]
    while (len--) {
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	1e5a      	subs	r2, r3, #1
 8000f88:	607a      	str	r2, [r7, #4]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d1f1      	bne.n	8000f72 <SPI_ReadBuffer+0xe>
    }
}
 8000f8e:	bf00      	nop
 8000f90:	bf00      	nop
 8000f92:	3714      	adds	r7, #20
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd90      	pop	{r4, r7, pc}

08000f98 <SPI_WriteBuffer>:

static void SPI_WriteBuffer(GD25Q16E_Dev_t *flash, const uint8_t *buf, uint32_t len) {
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	60f8      	str	r0, [r7, #12]
 8000fa0:	60b9      	str	r1, [r7, #8]
 8000fa2:	607a      	str	r2, [r7, #4]
    while (len--) {
 8000fa4:	e007      	b.n	8000fb6 <SPI_WriteBuffer+0x1e>
        SPI_Transceive(flash, *buf++);
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	1c5a      	adds	r2, r3, #1
 8000faa:	60ba      	str	r2, [r7, #8]
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	4619      	mov	r1, r3
 8000fb0:	68f8      	ldr	r0, [r7, #12]
 8000fb2:	f7ff ffae 	bl	8000f12 <SPI_Transceive>
    while (len--) {
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	1e5a      	subs	r2, r3, #1
 8000fba:	607a      	str	r2, [r7, #4]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d1f2      	bne.n	8000fa6 <SPI_WriteBuffer+0xe>
    }
}
 8000fc0:	bf00      	nop
 8000fc2:	bf00      	nop
 8000fc4:	3710      	adds	r7, #16
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <GD25Q16E_WriteEnable>:

static void GD25Q16E_WriteEnable(GD25Q16E_Dev_t *flash) {
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	b082      	sub	sp, #8
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	6078      	str	r0, [r7, #4]
    CS_LOW(flash);
 8000fd2:	6878      	ldr	r0, [r7, #4]
 8000fd4:	f7ff ff55 	bl	8000e82 <CS_LOW>
    SPI_Send(flash, GD25Q16E_CMD_WRITE_ENABLE);
 8000fd8:	2106      	movs	r1, #6
 8000fda:	6878      	ldr	r0, [r7, #4]
 8000fdc:	f7ff ff71 	bl	8000ec2 <SPI_Send>
    CS_HIGH(flash);
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f7ff ff5e 	bl	8000ea2 <CS_HIGH>
}
 8000fe6:	bf00      	nop
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}

08000fee <GD25Q16E_ReadStatus>:

static uint8_t GD25Q16E_ReadStatus(GD25Q16E_Dev_t *flash) {
 8000fee:	b580      	push	{r7, lr}
 8000ff0:	b084      	sub	sp, #16
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	6078      	str	r0, [r7, #4]
    CS_LOW(flash);
 8000ff6:	6878      	ldr	r0, [r7, #4]
 8000ff8:	f7ff ff43 	bl	8000e82 <CS_LOW>
    SPI_Send(flash, GD25Q16E_CMD_READ_STATUS);
 8000ffc:	2105      	movs	r1, #5
 8000ffe:	6878      	ldr	r0, [r7, #4]
 8001000:	f7ff ff5f 	bl	8000ec2 <SPI_Send>
    uint8_t status = SPI_Transceive(flash, 0xFF);
 8001004:	21ff      	movs	r1, #255	@ 0xff
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f7ff ff83 	bl	8000f12 <SPI_Transceive>
 800100c:	4603      	mov	r3, r0
 800100e:	73fb      	strb	r3, [r7, #15]
    CS_HIGH(flash);
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	f7ff ff46 	bl	8000ea2 <CS_HIGH>
    return status;
 8001016:	7bfb      	ldrb	r3, [r7, #15]
}
 8001018:	4618      	mov	r0, r3
 800101a:	3710      	adds	r7, #16
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}

08001020 <GD25Q16E_WaitBusy>:

static void GD25Q16E_WaitBusy(GD25Q16E_Dev_t *flash) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
    while (GD25Q16E_ReadStatus(flash) & 0x01);
 8001028:	bf00      	nop
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f7ff ffdf 	bl	8000fee <GD25Q16E_ReadStatus>
 8001030:	4603      	mov	r3, r0
 8001032:	f003 0301 	and.w	r3, r3, #1
 8001036:	2b00      	cmp	r3, #0
 8001038:	d1f7      	bne.n	800102a <GD25Q16E_WaitBusy+0xa>
}
 800103a:	bf00      	nop
 800103c:	bf00      	nop
 800103e:	3708      	adds	r7, #8
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}

08001044 <GD25Q16E_Init>:

void GD25Q16E_Init(GD25Q16E_Dev_t *flash) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
    CS_HIGH(flash);
 800104c:	6878      	ldr	r0, [r7, #4]
 800104e:	f7ff ff28 	bl	8000ea2 <CS_HIGH>
}
 8001052:	bf00      	nop
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <GD25Q16E_ReadID>:

uint32_t GD25Q16E_ReadID(GD25Q16E_Dev_t *flash) {
 800105a:	b580      	push	{r7, lr}
 800105c:	b084      	sub	sp, #16
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
    CS_LOW(flash);
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f7ff ff0d 	bl	8000e82 <CS_LOW>
    SPI_Send(flash, GD25Q16E_CMD_READ_JEDEC_ID);
 8001068:	219f      	movs	r1, #159	@ 0x9f
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f7ff ff29 	bl	8000ec2 <SPI_Send>
    uint8_t id1 = SPI_Transceive(flash, 0xFF);
 8001070:	21ff      	movs	r1, #255	@ 0xff
 8001072:	6878      	ldr	r0, [r7, #4]
 8001074:	f7ff ff4d 	bl	8000f12 <SPI_Transceive>
 8001078:	4603      	mov	r3, r0
 800107a:	73fb      	strb	r3, [r7, #15]
    uint8_t id2 = SPI_Transceive(flash, 0xFF);
 800107c:	21ff      	movs	r1, #255	@ 0xff
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f7ff ff47 	bl	8000f12 <SPI_Transceive>
 8001084:	4603      	mov	r3, r0
 8001086:	73bb      	strb	r3, [r7, #14]
    uint8_t id3 = SPI_Transceive(flash, 0xFF);
 8001088:	21ff      	movs	r1, #255	@ 0xff
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	f7ff ff41 	bl	8000f12 <SPI_Transceive>
 8001090:	4603      	mov	r3, r0
 8001092:	737b      	strb	r3, [r7, #13]
    CS_HIGH(flash);
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f7ff ff04 	bl	8000ea2 <CS_HIGH>
    return (id1 << 16) | (id2 << 8) | id3;
 800109a:	7bfb      	ldrb	r3, [r7, #15]
 800109c:	041a      	lsls	r2, r3, #16
 800109e:	7bbb      	ldrb	r3, [r7, #14]
 80010a0:	021b      	lsls	r3, r3, #8
 80010a2:	431a      	orrs	r2, r3
 80010a4:	7b7b      	ldrb	r3, [r7, #13]
 80010a6:	4313      	orrs	r3, r2
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3710      	adds	r7, #16
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <GD25Q16E_Read>:

void GD25Q16E_Read(GD25Q16E_Dev_t *flash, uint32_t addr, uint8_t *data, uint32_t len) {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	60f8      	str	r0, [r7, #12]
 80010b8:	60b9      	str	r1, [r7, #8]
 80010ba:	607a      	str	r2, [r7, #4]
 80010bc:	603b      	str	r3, [r7, #0]
    CS_LOW(flash);
 80010be:	68f8      	ldr	r0, [r7, #12]
 80010c0:	f7ff fedf 	bl	8000e82 <CS_LOW>
    SPI_Send(flash, GD25Q16E_CMD_READ_DATA);
 80010c4:	2103      	movs	r1, #3
 80010c6:	68f8      	ldr	r0, [r7, #12]
 80010c8:	f7ff fefb 	bl	8000ec2 <SPI_Send>
    SPI_Send(flash, (addr >> 16) & 0xFF);
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	0c1b      	lsrs	r3, r3, #16
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	4619      	mov	r1, r3
 80010d4:	68f8      	ldr	r0, [r7, #12]
 80010d6:	f7ff fef4 	bl	8000ec2 <SPI_Send>
    SPI_Send(flash, (addr >> 8) & 0xFF);
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	0a1b      	lsrs	r3, r3, #8
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	4619      	mov	r1, r3
 80010e2:	68f8      	ldr	r0, [r7, #12]
 80010e4:	f7ff feed 	bl	8000ec2 <SPI_Send>
    SPI_Send(flash, addr & 0xFF);
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	4619      	mov	r1, r3
 80010ee:	68f8      	ldr	r0, [r7, #12]
 80010f0:	f7ff fee7 	bl	8000ec2 <SPI_Send>
    SPI_ReadBuffer(flash, data, len);
 80010f4:	683a      	ldr	r2, [r7, #0]
 80010f6:	6879      	ldr	r1, [r7, #4]
 80010f8:	68f8      	ldr	r0, [r7, #12]
 80010fa:	f7ff ff33 	bl	8000f64 <SPI_ReadBuffer>
    CS_HIGH(flash);
 80010fe:	68f8      	ldr	r0, [r7, #12]
 8001100:	f7ff fecf 	bl	8000ea2 <CS_HIGH>
}
 8001104:	bf00      	nop
 8001106:	3710      	adds	r7, #16
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}

0800110c <GD25Q16E_Write>:

void GD25Q16E_Write(GD25Q16E_Dev_t *flash, uint32_t addr, const uint8_t *data, uint32_t len) {
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0
 8001112:	60f8      	str	r0, [r7, #12]
 8001114:	60b9      	str	r1, [r7, #8]
 8001116:	607a      	str	r2, [r7, #4]
 8001118:	603b      	str	r3, [r7, #0]
    while (len > 0) {
 800111a:	e041      	b.n	80011a0 <GD25Q16E_Write+0x94>
        uint32_t page_offset = addr % GD25Q16E_PAGE_SIZE;
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	b2db      	uxtb	r3, r3
 8001120:	613b      	str	r3, [r7, #16]
        uint32_t write_size = GD25Q16E_PAGE_SIZE - page_offset;
 8001122:	693b      	ldr	r3, [r7, #16]
 8001124:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8001128:	617b      	str	r3, [r7, #20]
        if (write_size > len) write_size = len;
 800112a:	697a      	ldr	r2, [r7, #20]
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	429a      	cmp	r2, r3
 8001130:	d901      	bls.n	8001136 <GD25Q16E_Write+0x2a>
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	617b      	str	r3, [r7, #20]

        GD25Q16E_WriteEnable(flash);
 8001136:	68f8      	ldr	r0, [r7, #12]
 8001138:	f7ff ff47 	bl	8000fca <GD25Q16E_WriteEnable>

        CS_LOW(flash);
 800113c:	68f8      	ldr	r0, [r7, #12]
 800113e:	f7ff fea0 	bl	8000e82 <CS_LOW>
        SPI_Send(flash, GD25Q16E_CMD_PAGE_PROGRAM);
 8001142:	2102      	movs	r1, #2
 8001144:	68f8      	ldr	r0, [r7, #12]
 8001146:	f7ff febc 	bl	8000ec2 <SPI_Send>
        SPI_Send(flash, (addr >> 16) & 0xFF);
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	0c1b      	lsrs	r3, r3, #16
 800114e:	b2db      	uxtb	r3, r3
 8001150:	4619      	mov	r1, r3
 8001152:	68f8      	ldr	r0, [r7, #12]
 8001154:	f7ff feb5 	bl	8000ec2 <SPI_Send>
        SPI_Send(flash, (addr >> 8) & 0xFF);
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	0a1b      	lsrs	r3, r3, #8
 800115c:	b2db      	uxtb	r3, r3
 800115e:	4619      	mov	r1, r3
 8001160:	68f8      	ldr	r0, [r7, #12]
 8001162:	f7ff feae 	bl	8000ec2 <SPI_Send>
        SPI_Send(flash, addr & 0xFF);
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	b2db      	uxtb	r3, r3
 800116a:	4619      	mov	r1, r3
 800116c:	68f8      	ldr	r0, [r7, #12]
 800116e:	f7ff fea8 	bl	8000ec2 <SPI_Send>
        SPI_WriteBuffer(flash, data, write_size);
 8001172:	697a      	ldr	r2, [r7, #20]
 8001174:	6879      	ldr	r1, [r7, #4]
 8001176:	68f8      	ldr	r0, [r7, #12]
 8001178:	f7ff ff0e 	bl	8000f98 <SPI_WriteBuffer>
        CS_HIGH(flash);
 800117c:	68f8      	ldr	r0, [r7, #12]
 800117e:	f7ff fe90 	bl	8000ea2 <CS_HIGH>

        GD25Q16E_WaitBusy(flash);
 8001182:	68f8      	ldr	r0, [r7, #12]
 8001184:	f7ff ff4c 	bl	8001020 <GD25Q16E_WaitBusy>

        addr += write_size;
 8001188:	68ba      	ldr	r2, [r7, #8]
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	4413      	add	r3, r2
 800118e:	60bb      	str	r3, [r7, #8]
        data += write_size;
 8001190:	687a      	ldr	r2, [r7, #4]
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	4413      	add	r3, r2
 8001196:	607b      	str	r3, [r7, #4]
        len -= write_size;
 8001198:	683a      	ldr	r2, [r7, #0]
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	603b      	str	r3, [r7, #0]
    while (len > 0) {
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d1ba      	bne.n	800111c <GD25Q16E_Write+0x10>
    }
}
 80011a6:	bf00      	nop
 80011a8:	bf00      	nop
 80011aa:	3718      	adds	r7, #24
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <LL_GPIO_IsInputPinSet>:
{
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU) == ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU));
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	43da      	mvns	r2, r3
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	0a1b      	lsrs	r3, r3, #8
 80011c4:	4013      	ands	r3, r2
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	bf0c      	ite	eq
 80011cc:	2301      	moveq	r3, #1
 80011ce:	2300      	movne	r3, #0
 80011d0:	b2db      	uxtb	r3, r3
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bc80      	pop	{r7}
 80011da:	4770      	bx	lr

080011dc <TTP229_Read_8Keys>:
    while (!LL_TIM_IsActiveFlag_UPDATE(TIM4));
    // Stop the timer
    LL_TIM_DisableCounter(TIM4);
}

uint8_t TTP229_Read_8Keys(void) {
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
//        }
//        TTP229_Delay_us(50);
//    }
//    return key_state;

    uint8_t key_state = 0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	71fb      	strb	r3, [r7, #7]
    if (!LL_GPIO_IsInputPinSet(KQ0_GPIO_Port, KQ0_Pin))
 80011e6:	f640 0108 	movw	r1, #2056	@ 0x808
 80011ea:	482a      	ldr	r0, [pc, #168]	@ (8001294 <TTP229_Read_8Keys+0xb8>)
 80011ec:	f7ff ffe0 	bl	80011b0 <LL_GPIO_IsInputPinSet>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d103      	bne.n	80011fe <TTP229_Read_8Keys+0x22>
    	key_state |= 1;
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	f043 0301 	orr.w	r3, r3, #1
 80011fc:	71fb      	strb	r3, [r7, #7]
    if (!LL_GPIO_IsInputPinSet(KQ1_GPIO_Port, KQ1_Pin))
 80011fe:	f241 0110 	movw	r1, #4112	@ 0x1010
 8001202:	4824      	ldr	r0, [pc, #144]	@ (8001294 <TTP229_Read_8Keys+0xb8>)
 8001204:	f7ff ffd4 	bl	80011b0 <LL_GPIO_IsInputPinSet>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d103      	bne.n	8001216 <TTP229_Read_8Keys+0x3a>
		key_state |= 2;
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	f043 0302 	orr.w	r3, r3, #2
 8001214:	71fb      	strb	r3, [r7, #7]
    if (!LL_GPIO_IsInputPinSet(KQ2_GPIO_Port, KQ2_Pin))
 8001216:	f242 0120 	movw	r1, #8224	@ 0x2020
 800121a:	481e      	ldr	r0, [pc, #120]	@ (8001294 <TTP229_Read_8Keys+0xb8>)
 800121c:	f7ff ffc8 	bl	80011b0 <LL_GPIO_IsInputPinSet>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d103      	bne.n	800122e <TTP229_Read_8Keys+0x52>
		key_state |= 4;
 8001226:	79fb      	ldrb	r3, [r7, #7]
 8001228:	f043 0304 	orr.w	r3, r3, #4
 800122c:	71fb      	strb	r3, [r7, #7]
    if (!LL_GPIO_IsInputPinSet(KQ3_GPIO_Port, KQ3_Pin))
 800122e:	f244 0140 	movw	r1, #16448	@ 0x4040
 8001232:	4818      	ldr	r0, [pc, #96]	@ (8001294 <TTP229_Read_8Keys+0xb8>)
 8001234:	f7ff ffbc 	bl	80011b0 <LL_GPIO_IsInputPinSet>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d103      	bne.n	8001246 <TTP229_Read_8Keys+0x6a>
		key_state |= 8;
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	f043 0308 	orr.w	r3, r3, #8
 8001244:	71fb      	strb	r3, [r7, #7]
    if (!LL_GPIO_IsInputPinSet(KQ4_GPIO_Port, KQ4_Pin))
 8001246:	f248 0180 	movw	r1, #32896	@ 0x8080
 800124a:	4812      	ldr	r0, [pc, #72]	@ (8001294 <TTP229_Read_8Keys+0xb8>)
 800124c:	f7ff ffb0 	bl	80011b0 <LL_GPIO_IsInputPinSet>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d103      	bne.n	800125e <TTP229_Read_8Keys+0x82>
		key_state |= 16;
 8001256:	79fb      	ldrb	r3, [r7, #7]
 8001258:	f043 0310 	orr.w	r3, r3, #16
 800125c:	71fb      	strb	r3, [r7, #7]
    if (!LL_GPIO_IsInputPinSet(KQ5_GPIO_Port, KQ5_Pin))
 800125e:	490e      	ldr	r1, [pc, #56]	@ (8001298 <TTP229_Read_8Keys+0xbc>)
 8001260:	480c      	ldr	r0, [pc, #48]	@ (8001294 <TTP229_Read_8Keys+0xb8>)
 8001262:	f7ff ffa5 	bl	80011b0 <LL_GPIO_IsInputPinSet>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d103      	bne.n	8001274 <TTP229_Read_8Keys+0x98>
		key_state |= 32;
 800126c:	79fb      	ldrb	r3, [r7, #7]
 800126e:	f043 0320 	orr.w	r3, r3, #32
 8001272:	71fb      	strb	r3, [r7, #7]
    if (!LL_GPIO_IsInputPinSet(KQ6_GPIO_Port, KQ6_Pin))
 8001274:	4909      	ldr	r1, [pc, #36]	@ (800129c <TTP229_Read_8Keys+0xc0>)
 8001276:	4807      	ldr	r0, [pc, #28]	@ (8001294 <TTP229_Read_8Keys+0xb8>)
 8001278:	f7ff ff9a 	bl	80011b0 <LL_GPIO_IsInputPinSet>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d103      	bne.n	800128a <TTP229_Read_8Keys+0xae>
		key_state |= 64;
 8001282:	79fb      	ldrb	r3, [r7, #7]
 8001284:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001288:	71fb      	strb	r3, [r7, #7]
    return key_state;
 800128a:	79fb      	ldrb	r3, [r7, #7]
}
 800128c:	4618      	mov	r0, r3
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	40010c00 	.word	0x40010c00
 8001298:	04010001 	.word	0x04010001
 800129c:	04020002 	.word	0x04020002

080012a0 <LL_GPIO_SetPinMode>:
{
 80012a0:	b490      	push	{r4, r7}
 80012a2:	b088      	sub	sp, #32
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	60f8      	str	r0, [r7, #12]
 80012a8:	60b9      	str	r1, [r7, #8]
 80012aa:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	461a      	mov	r2, r3
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	0e1b      	lsrs	r3, r3, #24
 80012b4:	4413      	add	r3, r2
 80012b6:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 80012b8:	6822      	ldr	r2, [r4, #0]
 80012ba:	68bb      	ldr	r3, [r7, #8]
 80012bc:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	fa93 f3a3 	rbit	r3, r3
 80012c4:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	fab3 f383 	clz	r3, r3
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	009b      	lsls	r3, r3, #2
 80012d0:	210f      	movs	r1, #15
 80012d2:	fa01 f303 	lsl.w	r3, r1, r3
 80012d6:	43db      	mvns	r3, r3
 80012d8:	401a      	ands	r2, r3
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	fa93 f3a3 	rbit	r3, r3
 80012e4:	61bb      	str	r3, [r7, #24]
  return result;
 80012e6:	69bb      	ldr	r3, [r7, #24]
 80012e8:	fab3 f383 	clz	r3, r3
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	6879      	ldr	r1, [r7, #4]
 80012f2:	fa01 f303 	lsl.w	r3, r1, r3
 80012f6:	4313      	orrs	r3, r2
 80012f8:	6023      	str	r3, [r4, #0]
}
 80012fa:	bf00      	nop
 80012fc:	3720      	adds	r7, #32
 80012fe:	46bd      	mov	sp, r7
 8001300:	bc90      	pop	{r4, r7}
 8001302:	4770      	bx	lr

08001304 <LL_GPIO_SetPinSpeed>:
{
 8001304:	b490      	push	{r4, r7}
 8001306:	b088      	sub	sp, #32
 8001308:	af00      	add	r7, sp, #0
 800130a:	60f8      	str	r0, [r7, #12]
 800130c:	60b9      	str	r1, [r7, #8]
 800130e:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	461a      	mov	r2, r3
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	0e1b      	lsrs	r3, r3, #24
 8001318:	4413      	add	r3, r2
 800131a:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 800131c:	6822      	ldr	r2, [r4, #0]
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	fa93 f3a3 	rbit	r3, r3
 8001328:	613b      	str	r3, [r7, #16]
  return result;
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	fab3 f383 	clz	r3, r3
 8001330:	b2db      	uxtb	r3, r3
 8001332:	009b      	lsls	r3, r3, #2
 8001334:	2103      	movs	r1, #3
 8001336:	fa01 f303 	lsl.w	r3, r1, r3
 800133a:	43db      	mvns	r3, r3
 800133c:	401a      	ands	r2, r3
 800133e:	68bb      	ldr	r3, [r7, #8]
 8001340:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	fa93 f3a3 	rbit	r3, r3
 8001348:	61bb      	str	r3, [r7, #24]
  return result;
 800134a:	69bb      	ldr	r3, [r7, #24]
 800134c:	fab3 f383 	clz	r3, r3
 8001350:	b2db      	uxtb	r3, r3
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	6879      	ldr	r1, [r7, #4]
 8001356:	fa01 f303 	lsl.w	r3, r1, r3
 800135a:	4313      	orrs	r3, r2
 800135c:	6023      	str	r3, [r4, #0]
}
 800135e:	bf00      	nop
 8001360:	3720      	adds	r7, #32
 8001362:	46bd      	mov	sp, r7
 8001364:	bc90      	pop	{r4, r7}
 8001366:	4770      	bx	lr

08001368 <LL_GPIO_SetPinOutputType>:
{
 8001368:	b490      	push	{r4, r7}
 800136a:	b088      	sub	sp, #32
 800136c:	af00      	add	r7, sp, #0
 800136e:	60f8      	str	r0, [r7, #12]
 8001370:	60b9      	str	r1, [r7, #8]
 8001372:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	461a      	mov	r2, r3
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	0e1b      	lsrs	r3, r3, #24
 800137c:	4413      	add	r3, r2
 800137e:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8001380:	6822      	ldr	r2, [r4, #0]
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	fa93 f3a3 	rbit	r3, r3
 800138c:	613b      	str	r3, [r7, #16]
  return result;
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	fab3 f383 	clz	r3, r3
 8001394:	b2db      	uxtb	r3, r3
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	2104      	movs	r1, #4
 800139a:	fa01 f303 	lsl.w	r3, r1, r3
 800139e:	43db      	mvns	r3, r3
 80013a0:	401a      	ands	r2, r3
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	fa93 f3a3 	rbit	r3, r3
 80013ac:	61bb      	str	r3, [r7, #24]
  return result;
 80013ae:	69bb      	ldr	r3, [r7, #24]
 80013b0:	fab3 f383 	clz	r3, r3
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	6879      	ldr	r1, [r7, #4]
 80013ba:	fa01 f303 	lsl.w	r3, r1, r3
 80013be:	4313      	orrs	r3, r2
 80013c0:	6023      	str	r3, [r4, #0]
}
 80013c2:	bf00      	nop
 80013c4:	3720      	adds	r7, #32
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bc90      	pop	{r4, r7}
 80013ca:	4770      	bx	lr

080013cc <LL_GPIO_SetPinPull>:
{
 80013cc:	b480      	push	{r7}
 80013ce:	b087      	sub	sp, #28
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	60f8      	str	r0, [r7, #12]
 80013d4:	60b9      	str	r1, [r7, #8]
 80013d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	68da      	ldr	r2, [r3, #12]
 80013dc:	68bb      	ldr	r3, [r7, #8]
 80013de:	0a1b      	lsrs	r3, r3, #8
 80013e0:	43db      	mvns	r3, r3
 80013e2:	401a      	ands	r2, r3
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	0a1b      	lsrs	r3, r3, #8
 80013e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	fa93 f3a3 	rbit	r3, r3
 80013f0:	613b      	str	r3, [r7, #16]
  return result;
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	fab3 f383 	clz	r3, r3
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	4619      	mov	r1, r3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	408b      	lsls	r3, r1
 8001400:	431a      	orrs	r2, r3
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	60da      	str	r2, [r3, #12]
}
 8001406:	bf00      	nop
 8001408:	371c      	adds	r7, #28
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr

08001410 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b088      	sub	sp, #32
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	021b      	lsls	r3, r3, #8
 8001420:	0c1b      	lsrs	r3, r3, #16
 8001422:	617b      	str	r3, [r7, #20]
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001428:	693b      	ldr	r3, [r7, #16]
 800142a:	fa93 f3a3 	rbit	r3, r3
 800142e:	60fb      	str	r3, [r7, #12]
  return result;
 8001430:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 8001432:	fab3 f383 	clz	r3, r3
 8001436:	b2db      	uxtb	r3, r3
 8001438:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 800143a:	e044      	b.n	80014c6 <LL_GPIO_Init+0xb6>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 800143c:	2201      	movs	r2, #1
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	409a      	lsls	r2, r3
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	4013      	ands	r3, r2
 8001446:	2b00      	cmp	r3, #0
 8001448:	d03a      	beq.n	80014c0 <LL_GPIO_Init+0xb0>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 800144a:	69fb      	ldr	r3, [r7, #28]
 800144c:	2b07      	cmp	r3, #7
 800144e:	d806      	bhi.n	800145e <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 8001450:	f240 1201 	movw	r2, #257	@ 0x101
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	fa02 f303 	lsl.w	r3, r2, r3
 800145a:	61bb      	str	r3, [r7, #24]
 800145c:	e008      	b.n	8001470 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	3b08      	subs	r3, #8
 8001462:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 8001466:	fa02 f303 	lsl.w	r3, r2, r3
 800146a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800146e:	61bb      	str	r3, [r7, #24]
      }

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_INPUT)
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	2b08      	cmp	r3, #8
 8001476:	d106      	bne.n	8001486 <LL_GPIO_Init+0x76>
      {
        /* Check The Pull parameter */
        assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

        /* Pull-up Pull-down resistor configuration*/
        LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	691b      	ldr	r3, [r3, #16]
 800147c:	461a      	mov	r2, r3
 800147e:	69b9      	ldr	r1, [r7, #24]
 8001480:	6878      	ldr	r0, [r7, #4]
 8001482:	f7ff ffa3 	bl	80013cc <LL_GPIO_SetPinPull>
      
      /* Check Pin Mode parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	461a      	mov	r2, r3
 800148c:	69b9      	ldr	r1, [r7, #24]
 800148e:	6878      	ldr	r0, [r7, #4]
 8001490:	f7ff ff06 	bl	80012a0 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	2b01      	cmp	r3, #1
 800149a:	d003      	beq.n	80014a4 <LL_GPIO_Init+0x94>
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	2b09      	cmp	r3, #9
 80014a2:	d10d      	bne.n	80014c0 <LL_GPIO_Init+0xb0>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	689b      	ldr	r3, [r3, #8]
 80014a8:	461a      	mov	r2, r3
 80014aa:	69b9      	ldr	r1, [r7, #24]
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f7ff ff29 	bl	8001304 <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	68db      	ldr	r3, [r3, #12]
 80014b6:	461a      	mov	r2, r3
 80014b8:	69b9      	ldr	r1, [r7, #24]
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	f7ff ff54 	bl	8001368 <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 80014c0:	69fb      	ldr	r3, [r7, #28]
 80014c2:	3301      	adds	r3, #1
 80014c4:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 80014c6:	697a      	ldr	r2, [r7, #20]
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	fa22 f303 	lsr.w	r3, r2, r3
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d1b4      	bne.n	800143c <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 80014d2:	2300      	movs	r3, #0
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3720      	adds	r7, #32
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <LL_RCC_GetSysClkSource>:
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80014e0:	4b03      	ldr	r3, [pc, #12]	@ (80014f0 <LL_RCC_GetSysClkSource+0x14>)
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f003 030c 	and.w	r3, r3, #12
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bc80      	pop	{r7}
 80014ee:	4770      	bx	lr
 80014f0:	40021000 	.word	0x40021000

080014f4 <LL_RCC_GetAHBPrescaler>:
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80014f8:	4b03      	ldr	r3, [pc, #12]	@ (8001508 <LL_RCC_GetAHBPrescaler+0x14>)
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001500:	4618      	mov	r0, r3
 8001502:	46bd      	mov	sp, r7
 8001504:	bc80      	pop	{r7}
 8001506:	4770      	bx	lr
 8001508:	40021000 	.word	0x40021000

0800150c <LL_RCC_GetAPB1Prescaler>:
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001510:	4b03      	ldr	r3, [pc, #12]	@ (8001520 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8001518:	4618      	mov	r0, r3
 800151a:	46bd      	mov	sp, r7
 800151c:	bc80      	pop	{r7}
 800151e:	4770      	bx	lr
 8001520:	40021000 	.word	0x40021000

08001524 <LL_RCC_GetAPB2Prescaler>:
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001528:	4b03      	ldr	r3, [pc, #12]	@ (8001538 <LL_RCC_GetAPB2Prescaler+0x14>)
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8001530:	4618      	mov	r0, r3
 8001532:	46bd      	mov	sp, r7
 8001534:	bc80      	pop	{r7}
 8001536:	4770      	bx	lr
 8001538:	40021000 	.word	0x40021000

0800153c <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_PLL2 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8001540:	4b03      	ldr	r3, [pc, #12]	@ (8001550 <LL_RCC_PLL_GetMainSource+0x14>)
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
#endif /*RCC_CFGR2_PREDIV1SRC*/
}
 8001548:	4618      	mov	r0, r3
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr
 8001550:	40021000 	.word	0x40021000

08001554 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 8001558:	4b03      	ldr	r3, [pc, #12]	@ (8001568 <LL_RCC_PLL_GetMultiplicator+0x14>)
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
}
 8001560:	4618      	mov	r0, r3
 8001562:	46bd      	mov	sp, r7
 8001564:	bc80      	pop	{r7}
 8001566:	4770      	bx	lr
 8001568:	40021000 	.word	0x40021000

0800156c <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 8001570:	4b04      	ldr	r3, [pc, #16]	@ (8001584 <LL_RCC_PLL_GetPrediv+0x18>)
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	0c5b      	lsrs	r3, r3, #17
 8001576:	f003 0301 	and.w	r3, r3, #1
#endif /*RCC_CFGR2_PREDIV1*/
}
 800157a:	4618      	mov	r0, r3
 800157c:	46bd      	mov	sp, r7
 800157e:	bc80      	pop	{r7}
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	40021000 	.word	0x40021000

08001588 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001590:	f000 f820 	bl	80015d4 <RCC_GetSystemClockFreq>
 8001594:	4602      	mov	r2, r0
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4618      	mov	r0, r3
 80015a0:	f000 f83e 	bl	8001620 <RCC_GetHCLKClockFreq>
 80015a4:	4602      	mov	r2, r0
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f000 f84c 	bl	800164c <RCC_GetPCLK1ClockFreq>
 80015b4:	4602      	mov	r2, r0
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	4618      	mov	r0, r3
 80015c0:	f000 f858 	bl	8001674 <RCC_GetPCLK2ClockFreq>
 80015c4:	4602      	mov	r2, r0
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	60da      	str	r2, [r3, #12]
}
 80015ca:	bf00      	nop
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
	...

080015d4 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80015da:	2300      	movs	r3, #0
 80015dc:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80015de:	f7ff ff7d 	bl	80014dc <LL_RCC_GetSysClkSource>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b08      	cmp	r3, #8
 80015e6:	d00c      	beq.n	8001602 <RCC_GetSystemClockFreq+0x2e>
 80015e8:	2b08      	cmp	r3, #8
 80015ea:	d80e      	bhi.n	800160a <RCC_GetSystemClockFreq+0x36>
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d002      	beq.n	80015f6 <RCC_GetSystemClockFreq+0x22>
 80015f0:	2b04      	cmp	r3, #4
 80015f2:	d003      	beq.n	80015fc <RCC_GetSystemClockFreq+0x28>
 80015f4:	e009      	b.n	800160a <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80015f6:	4b09      	ldr	r3, [pc, #36]	@ (800161c <RCC_GetSystemClockFreq+0x48>)
 80015f8:	607b      	str	r3, [r7, #4]
      break;
 80015fa:	e009      	b.n	8001610 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80015fc:	4b07      	ldr	r3, [pc, #28]	@ (800161c <RCC_GetSystemClockFreq+0x48>)
 80015fe:	607b      	str	r3, [r7, #4]
      break;
 8001600:	e006      	b.n	8001610 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8001602:	f000 f84b 	bl	800169c <RCC_PLL_GetFreqDomain_SYS>
 8001606:	6078      	str	r0, [r7, #4]
      break;
 8001608:	e002      	b.n	8001610 <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 800160a:	4b04      	ldr	r3, [pc, #16]	@ (800161c <RCC_GetSystemClockFreq+0x48>)
 800160c:	607b      	str	r3, [r7, #4]
      break;
 800160e:	bf00      	nop
  }

  return frequency;
 8001610:	687b      	ldr	r3, [r7, #4]
}
 8001612:	4618      	mov	r0, r3
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	007a1200 	.word	0x007a1200

08001620 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001628:	f7ff ff64 	bl	80014f4 <LL_RCC_GetAHBPrescaler>
 800162c:	4603      	mov	r3, r0
 800162e:	091b      	lsrs	r3, r3, #4
 8001630:	f003 030f 	and.w	r3, r3, #15
 8001634:	4a04      	ldr	r2, [pc, #16]	@ (8001648 <RCC_GetHCLKClockFreq+0x28>)
 8001636:	5cd3      	ldrb	r3, [r2, r3]
 8001638:	461a      	mov	r2, r3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	40d3      	lsrs	r3, r2
}
 800163e:	4618      	mov	r0, r3
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	08002630 	.word	0x08002630

0800164c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001654:	f7ff ff5a 	bl	800150c <LL_RCC_GetAPB1Prescaler>
 8001658:	4603      	mov	r3, r0
 800165a:	0a1b      	lsrs	r3, r3, #8
 800165c:	4a04      	ldr	r2, [pc, #16]	@ (8001670 <RCC_GetPCLK1ClockFreq+0x24>)
 800165e:	5cd3      	ldrb	r3, [r2, r3]
 8001660:	461a      	mov	r2, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	40d3      	lsrs	r3, r2
}
 8001666:	4618      	mov	r0, r3
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	08002640 	.word	0x08002640

08001674 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800167c:	f7ff ff52 	bl	8001524 <LL_RCC_GetAPB2Prescaler>
 8001680:	4603      	mov	r3, r0
 8001682:	0adb      	lsrs	r3, r3, #11
 8001684:	4a04      	ldr	r2, [pc, #16]	@ (8001698 <RCC_GetPCLK2ClockFreq+0x24>)
 8001686:	5cd3      	ldrb	r3, [r2, r3]
 8001688:	461a      	mov	r2, r3
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	40d3      	lsrs	r3, r2
}
 800168e:	4618      	mov	r0, r3
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	08002640 	.word	0x08002640

0800169c <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 80016a2:	2300      	movs	r3, #0
 80016a4:	607b      	str	r3, [r7, #4]
 80016a6:	2300      	movs	r3, #0
 80016a8:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 80016aa:	f7ff ff47 	bl	800153c <LL_RCC_PLL_GetMainSource>
 80016ae:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d004      	beq.n	80016c0 <RCC_PLL_GetFreqDomain_SYS+0x24>
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016bc:	d003      	beq.n	80016c6 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80016be:	e00b      	b.n	80016d8 <RCC_PLL_GetFreqDomain_SYS+0x3c>
  {
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 80016c0:	4b0d      	ldr	r3, [pc, #52]	@ (80016f8 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 80016c2:	607b      	str	r3, [r7, #4]
      break;
 80016c4:	e00b      	b.n	80016de <RCC_PLL_GetFreqDomain_SYS+0x42>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 80016c6:	f7ff ff51 	bl	800156c <LL_RCC_PLL_GetPrediv>
 80016ca:	4603      	mov	r3, r0
 80016cc:	3301      	adds	r3, #1
 80016ce:	4a0b      	ldr	r2, [pc, #44]	@ (80016fc <RCC_PLL_GetFreqDomain_SYS+0x60>)
 80016d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80016d4:	607b      	str	r3, [r7, #4]
      break;
 80016d6:	e002      	b.n	80016de <RCC_PLL_GetFreqDomain_SYS+0x42>
      pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
      break;
#endif /* RCC_PLL2_SUPPORT */

    default:
      pllinputfreq = HSI_VALUE / 2U;
 80016d8:	4b07      	ldr	r3, [pc, #28]	@ (80016f8 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 80016da:	607b      	str	r3, [r7, #4]
      break;
 80016dc:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 80016de:	f7ff ff39 	bl	8001554 <LL_RCC_PLL_GetMultiplicator>
 80016e2:	4603      	mov	r3, r0
 80016e4:	0c9b      	lsrs	r3, r3, #18
 80016e6:	3302      	adds	r3, #2
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	fb02 f303 	mul.w	r3, r2, r3
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	003d0900 	.word	0x003d0900
 80016fc:	007a1200 	.word	0x007a1200

08001700 <LL_SPI_IsEnabled>:
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001710:	2b40      	cmp	r3, #64	@ 0x40
 8001712:	d101      	bne.n	8001718 <LL_SPI_IsEnabled+0x18>
 8001714:	2301      	movs	r3, #1
 8001716:	e000      	b.n	800171a <LL_SPI_IsEnabled+0x1a>
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	370c      	adds	r7, #12
 800171e:	46bd      	mov	sp, r7
 8001720:	bc80      	pop	{r7}
 8001722:	4770      	bx	lr

08001724 <LL_SPI_SetCRCPolynomial>:
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	b29b      	uxth	r3, r3
 8001732:	461a      	mov	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	611a      	str	r2, [r3, #16]
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	bc80      	pop	{r7}
 8001740:	4770      	bx	lr

08001742 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8001742:	b580      	push	{r7, lr}
 8001744:	b084      	sub	sp, #16
 8001746:	af00      	add	r7, sp, #0
 8001748:	6078      	str	r0, [r7, #4]
 800174a:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f7ff ffd5 	bl	8001700 <LL_SPI_IsEnabled>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d139      	bne.n	80017d0 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001764:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 8001768:	683a      	ldr	r2, [r7, #0]
 800176a:	6811      	ldr	r1, [r2, #0]
 800176c:	683a      	ldr	r2, [r7, #0]
 800176e:	6852      	ldr	r2, [r2, #4]
 8001770:	4311      	orrs	r1, r2
 8001772:	683a      	ldr	r2, [r7, #0]
 8001774:	6892      	ldr	r2, [r2, #8]
 8001776:	4311      	orrs	r1, r2
 8001778:	683a      	ldr	r2, [r7, #0]
 800177a:	68d2      	ldr	r2, [r2, #12]
 800177c:	4311      	orrs	r1, r2
 800177e:	683a      	ldr	r2, [r7, #0]
 8001780:	6912      	ldr	r2, [r2, #16]
 8001782:	4311      	orrs	r1, r2
 8001784:	683a      	ldr	r2, [r7, #0]
 8001786:	6952      	ldr	r2, [r2, #20]
 8001788:	4311      	orrs	r1, r2
 800178a:	683a      	ldr	r2, [r7, #0]
 800178c:	6992      	ldr	r2, [r2, #24]
 800178e:	4311      	orrs	r1, r2
 8001790:	683a      	ldr	r2, [r7, #0]
 8001792:	69d2      	ldr	r2, [r2, #28]
 8001794:	4311      	orrs	r1, r2
 8001796:	683a      	ldr	r2, [r7, #0]
 8001798:	6a12      	ldr	r2, [r2, #32]
 800179a:	430a      	orrs	r2, r1
 800179c:	431a      	orrs	r2, r3
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	f023 0204 	bic.w	r2, r3, #4
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	695b      	ldr	r3, [r3, #20]
 80017ae:	0c1b      	lsrs	r3, r3, #16
 80017b0:	431a      	orrs	r2, r3
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	6a1b      	ldr	r3, [r3, #32]
 80017ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80017be:	d105      	bne.n	80017cc <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017c4:	4619      	mov	r1, r3
 80017c6:	6878      	ldr	r0, [r7, #4]
 80017c8:	f7ff ffac 	bl	8001724 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80017cc:	2300      	movs	r3, #0
 80017ce:	73fb      	strb	r3, [r7, #15]
  }

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	69db      	ldr	r3, [r3, #28]
 80017d4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2S_SUPPORT */
  return status;
 80017dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3710      	adds	r7, #16
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}

080017e6 <LL_TIM_SetPrescaler>:
{
 80017e6:	b480      	push	{r7}
 80017e8:	b083      	sub	sp, #12
 80017ea:	af00      	add	r7, sp, #0
 80017ec:	6078      	str	r0, [r7, #4]
 80017ee:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	683a      	ldr	r2, [r7, #0]
 80017f4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80017f6:	bf00      	nop
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bc80      	pop	{r7}
 80017fe:	4770      	bx	lr

08001800 <LL_TIM_SetAutoReload>:
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	683a      	ldr	r2, [r7, #0]
 800180e:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8001810:	bf00      	nop
 8001812:	370c      	adds	r7, #12
 8001814:	46bd      	mov	sp, r7
 8001816:	bc80      	pop	{r7}
 8001818:	4770      	bx	lr

0800181a <LL_TIM_SetRepetitionCounter>:
{
 800181a:	b480      	push	{r7}
 800181c:	b083      	sub	sp, #12
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
 8001822:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	683a      	ldr	r2, [r7, #0]
 8001828:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800182a:	bf00      	nop
 800182c:	370c      	adds	r7, #12
 800182e:	46bd      	mov	sp, r7
 8001830:	bc80      	pop	{r7}
 8001832:	4770      	bx	lr

08001834 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	695b      	ldr	r3, [r3, #20]
 8001840:	f043 0201 	orr.w	r2, r3, #1
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	615a      	str	r2, [r3, #20]
}
 8001848:	bf00      	nop
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	bc80      	pop	{r7}
 8001850:	4770      	bx	lr
	...

08001854 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	4a31      	ldr	r2, [pc, #196]	@ (800192c <LL_TIM_Init+0xd8>)
 8001868:	4293      	cmp	r3, r2
 800186a:	d013      	beq.n	8001894 <LL_TIM_Init+0x40>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	4a30      	ldr	r2, [pc, #192]	@ (8001930 <LL_TIM_Init+0xdc>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d00f      	beq.n	8001894 <LL_TIM_Init+0x40>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800187a:	d00b      	beq.n	8001894 <LL_TIM_Init+0x40>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	4a2d      	ldr	r2, [pc, #180]	@ (8001934 <LL_TIM_Init+0xe0>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d007      	beq.n	8001894 <LL_TIM_Init+0x40>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	4a2c      	ldr	r2, [pc, #176]	@ (8001938 <LL_TIM_Init+0xe4>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d003      	beq.n	8001894 <LL_TIM_Init+0x40>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	4a2b      	ldr	r2, [pc, #172]	@ (800193c <LL_TIM_Init+0xe8>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d106      	bne.n	80018a2 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	4313      	orrs	r3, r2
 80018a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4a21      	ldr	r2, [pc, #132]	@ (800192c <LL_TIM_Init+0xd8>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d013      	beq.n	80018d2 <LL_TIM_Init+0x7e>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4a20      	ldr	r2, [pc, #128]	@ (8001930 <LL_TIM_Init+0xdc>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d00f      	beq.n	80018d2 <LL_TIM_Init+0x7e>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018b8:	d00b      	beq.n	80018d2 <LL_TIM_Init+0x7e>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4a1d      	ldr	r2, [pc, #116]	@ (8001934 <LL_TIM_Init+0xe0>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d007      	beq.n	80018d2 <LL_TIM_Init+0x7e>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4a1c      	ldr	r2, [pc, #112]	@ (8001938 <LL_TIM_Init+0xe4>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d003      	beq.n	80018d2 <LL_TIM_Init+0x7e>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4a1b      	ldr	r2, [pc, #108]	@ (800193c <LL_TIM_Init+0xe8>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d106      	bne.n	80018e0 <LL_TIM_Init+0x8c>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	4313      	orrs	r3, r2
 80018de:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	68fa      	ldr	r2, [r7, #12]
 80018e4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	4619      	mov	r1, r3
 80018ec:	6878      	ldr	r0, [r7, #4]
 80018ee:	f7ff ff87 	bl	8001800 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	881b      	ldrh	r3, [r3, #0]
 80018f6:	4619      	mov	r1, r3
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f7ff ff74 	bl	80017e6 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4a0a      	ldr	r2, [pc, #40]	@ (800192c <LL_TIM_Init+0xd8>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d003      	beq.n	800190e <LL_TIM_Init+0xba>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4a09      	ldr	r2, [pc, #36]	@ (8001930 <LL_TIM_Init+0xdc>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d105      	bne.n	800191a <LL_TIM_Init+0xc6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	691b      	ldr	r3, [r3, #16]
 8001912:	4619      	mov	r1, r3
 8001914:	6878      	ldr	r0, [r7, #4]
 8001916:	f7ff ff80 	bl	800181a <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800191a:	6878      	ldr	r0, [r7, #4]
 800191c:	f7ff ff8a 	bl	8001834 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3710      	adds	r7, #16
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	40012c00 	.word	0x40012c00
 8001930:	40013400 	.word	0x40013400
 8001934:	40000400 	.word	0x40000400
 8001938:	40000800 	.word	0x40000800
 800193c:	40000c00 	.word	0x40000c00

08001940 <LL_USART_IsEnabled>:
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001950:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001954:	bf0c      	ite	eq
 8001956:	2301      	moveq	r3, #1
 8001958:	2300      	movne	r3, #0
 800195a:	b2db      	uxtb	r3, r3
}
 800195c:	4618      	mov	r0, r3
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	bc80      	pop	{r7}
 8001964:	4770      	bx	lr

08001966 <LL_USART_SetStopBitsLength>:
{
 8001966:	b480      	push	{r7}
 8001968:	b083      	sub	sp, #12
 800196a:	af00      	add	r7, sp, #0
 800196c:	6078      	str	r0, [r7, #4]
 800196e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	691b      	ldr	r3, [r3, #16]
 8001974:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	431a      	orrs	r2, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	611a      	str	r2, [r3, #16]
}
 8001980:	bf00      	nop
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	bc80      	pop	{r7}
 8001988:	4770      	bx	lr

0800198a <LL_USART_SetHWFlowCtrl>:
{
 800198a:	b480      	push	{r7}
 800198c:	b083      	sub	sp, #12
 800198e:	af00      	add	r7, sp, #0
 8001990:	6078      	str	r0, [r7, #4]
 8001992:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	695b      	ldr	r3, [r3, #20]
 8001998:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	431a      	orrs	r2, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	615a      	str	r2, [r3, #20]
}
 80019a4:	bf00      	nop
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bc80      	pop	{r7}
 80019ac:	4770      	bx	lr
	...

080019b0 <LL_USART_SetBaudRate>:
{
 80019b0:	b480      	push	{r7}
 80019b2:	b085      	sub	sp, #20
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	60b9      	str	r1, [r7, #8]
 80019ba:	607a      	str	r2, [r7, #4]
  USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80019bc:	68ba      	ldr	r2, [r7, #8]
 80019be:	4613      	mov	r3, r2
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	4413      	add	r3, r2
 80019c4:	009a      	lsls	r2, r3, #2
 80019c6:	441a      	add	r2, r3
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80019d0:	4a25      	ldr	r2, [pc, #148]	@ (8001a68 <LL_USART_SetBaudRate+0xb8>)
 80019d2:	fba2 2303 	umull	r2, r3, r2, r3
 80019d6:	095b      	lsrs	r3, r3, #5
 80019d8:	b29b      	uxth	r3, r3
 80019da:	011b      	lsls	r3, r3, #4
 80019dc:	b299      	uxth	r1, r3
 80019de:	68ba      	ldr	r2, [r7, #8]
 80019e0:	4613      	mov	r3, r2
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	4413      	add	r3, r2
 80019e6:	009a      	lsls	r2, r3, #2
 80019e8:	441a      	add	r2, r3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	fbb2 f2f3 	udiv	r2, r2, r3
 80019f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001a68 <LL_USART_SetBaudRate+0xb8>)
 80019f4:	fba3 0302 	umull	r0, r3, r3, r2
 80019f8:	095b      	lsrs	r3, r3, #5
 80019fa:	2064      	movs	r0, #100	@ 0x64
 80019fc:	fb00 f303 	mul.w	r3, r0, r3
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	011b      	lsls	r3, r3, #4
 8001a04:	3332      	adds	r3, #50	@ 0x32
 8001a06:	4a18      	ldr	r2, [pc, #96]	@ (8001a68 <LL_USART_SetBaudRate+0xb8>)
 8001a08:	fba2 2303 	umull	r2, r3, r2, r3
 8001a0c:	095b      	lsrs	r3, r3, #5
 8001a0e:	b29b      	uxth	r3, r3
 8001a10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	440b      	add	r3, r1
 8001a18:	b299      	uxth	r1, r3
 8001a1a:	68ba      	ldr	r2, [r7, #8]
 8001a1c:	4613      	mov	r3, r2
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	4413      	add	r3, r2
 8001a22:	009a      	lsls	r2, r3, #2
 8001a24:	441a      	add	r2, r3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	fbb2 f2f3 	udiv	r2, r2, r3
 8001a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a68 <LL_USART_SetBaudRate+0xb8>)
 8001a30:	fba3 0302 	umull	r0, r3, r3, r2
 8001a34:	095b      	lsrs	r3, r3, #5
 8001a36:	2064      	movs	r0, #100	@ 0x64
 8001a38:	fb00 f303 	mul.w	r3, r0, r3
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	011b      	lsls	r3, r3, #4
 8001a40:	3332      	adds	r3, #50	@ 0x32
 8001a42:	4a09      	ldr	r2, [pc, #36]	@ (8001a68 <LL_USART_SetBaudRate+0xb8>)
 8001a44:	fba2 2303 	umull	r2, r3, r2, r3
 8001a48:	095b      	lsrs	r3, r3, #5
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	f003 030f 	and.w	r3, r3, #15
 8001a50:	b29b      	uxth	r3, r3
 8001a52:	440b      	add	r3, r1
 8001a54:	b29b      	uxth	r3, r3
 8001a56:	461a      	mov	r2, r3
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	609a      	str	r2, [r3, #8]
}
 8001a5c:	bf00      	nop
 8001a5e:	3714      	adds	r7, #20
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bc80      	pop	{r7}
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	51eb851f 	.word	0x51eb851f

08001a6c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b088      	sub	sp, #32
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f7ff ff5e 	bl	8001940 <LL_USART_IsEnabled>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d153      	bne.n	8001b32 <LL_USART_Init+0xc6>
               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
#else
    MODIFY_REG(USARTx->CR1,
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	68db      	ldr	r3, [r3, #12]
 8001a8e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8001a92:	f023 030c 	bic.w	r3, r3, #12
 8001a96:	683a      	ldr	r2, [r7, #0]
 8001a98:	6851      	ldr	r1, [r2, #4]
 8001a9a:	683a      	ldr	r2, [r7, #0]
 8001a9c:	68d2      	ldr	r2, [r2, #12]
 8001a9e:	4311      	orrs	r1, r2
 8001aa0:	683a      	ldr	r2, [r7, #0]
 8001aa2:	6912      	ldr	r2, [r2, #16]
 8001aa4:	430a      	orrs	r2, r1
 8001aa6:	431a      	orrs	r2, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f7ff ff57 	bl	8001966 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	695b      	ldr	r3, [r3, #20]
 8001abc:	4619      	mov	r1, r3
 8001abe:	6878      	ldr	r0, [r7, #4]
 8001ac0:	f7ff ff63 	bl	800198a <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8001ac4:	f107 0308 	add.w	r3, r7, #8
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff fd5d 	bl	8001588 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4a1a      	ldr	r2, [pc, #104]	@ (8001b3c <LL_USART_Init+0xd0>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d102      	bne.n	8001adc <LL_USART_Init+0x70>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	61bb      	str	r3, [r7, #24]
 8001ada:	e01a      	b.n	8001b12 <LL_USART_Init+0xa6>
    }
    else if (USARTx == USART2)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	4a18      	ldr	r2, [pc, #96]	@ (8001b40 <LL_USART_Init+0xd4>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d102      	bne.n	8001aea <LL_USART_Init+0x7e>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	61bb      	str	r3, [r7, #24]
 8001ae8:	e013      	b.n	8001b12 <LL_USART_Init+0xa6>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4a15      	ldr	r2, [pc, #84]	@ (8001b44 <LL_USART_Init+0xd8>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d102      	bne.n	8001af8 <LL_USART_Init+0x8c>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	61bb      	str	r3, [r7, #24]
 8001af6:	e00c      	b.n	8001b12 <LL_USART_Init+0xa6>
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	4a13      	ldr	r2, [pc, #76]	@ (8001b48 <LL_USART_Init+0xdc>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d102      	bne.n	8001b06 <LL_USART_Init+0x9a>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	61bb      	str	r3, [r7, #24]
 8001b04:	e005      	b.n	8001b12 <LL_USART_Init+0xa6>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4a10      	ldr	r2, [pc, #64]	@ (8001b4c <LL_USART_Init+0xe0>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d101      	bne.n	8001b12 <LL_USART_Init+0xa6>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8001b12:	69bb      	ldr	r3, [r7, #24]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d00c      	beq.n	8001b32 <LL_USART_Init+0xc6>
        && (USART_InitStruct->BaudRate != 0U))
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d008      	beq.n	8001b32 <LL_USART_Init+0xc6>
    {
      status = SUCCESS;
 8001b20:	2300      	movs	r3, #0
 8001b22:	77fb      	strb	r3, [r7, #31]
                           USART_InitStruct->OverSampling,
                           USART_InitStruct->BaudRate);
#else
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->BaudRate);
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8001b28:	461a      	mov	r2, r3
 8001b2a:	69b9      	ldr	r1, [r7, #24]
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f7ff ff3f 	bl	80019b0 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001b32:	7ffb      	ldrb	r3, [r7, #31]
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3720      	adds	r7, #32
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	40013800 	.word	0x40013800
 8001b40:	40004400 	.word	0x40004400
 8001b44:	40004800 	.word	0x40004800
 8001b48:	40004c00 	.word	0x40004c00
 8001b4c:	40005000 	.word	0x40005000

08001b50 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
 8001b58:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001b5a:	687a      	ldr	r2, [r7, #4]
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b62:	4a07      	ldr	r2, [pc, #28]	@ (8001b80 <LL_InitTick+0x30>)
 8001b64:	3b01      	subs	r3, #1
 8001b66:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001b68:	4b05      	ldr	r3, [pc, #20]	@ (8001b80 <LL_InitTick+0x30>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b6e:	4b04      	ldr	r3, [pc, #16]	@ (8001b80 <LL_InitTick+0x30>)
 8001b70:	2205      	movs	r2, #5
 8001b72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8001b74:	bf00      	nop
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bc80      	pop	{r7}
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	e000e010 	.word	0xe000e010

08001b84 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001b8c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	f7ff ffdd 	bl	8001b50 <LL_InitTick>
}
 8001b96:	bf00      	nop
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
	...

08001ba0 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b085      	sub	sp, #20
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8001ba8:	4b0e      	ldr	r3, [pc, #56]	@ (8001be4 <LL_mDelay+0x44>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8001bae:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bb6:	d00c      	beq.n	8001bd2 <LL_mDelay+0x32>
  {
    Delay++;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	3301      	adds	r3, #1
 8001bbc:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8001bbe:	e008      	b.n	8001bd2 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8001bc0:	4b08      	ldr	r3, [pc, #32]	@ (8001be4 <LL_mDelay+0x44>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d002      	beq.n	8001bd2 <LL_mDelay+0x32>
    {
      Delay--;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	607b      	str	r3, [r7, #4]
  while (Delay)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d1f3      	bne.n	8001bc0 <LL_mDelay+0x20>
    }
  }
}
 8001bd8:	bf00      	nop
 8001bda:	bf00      	nop
 8001bdc:	3714      	adds	r7, #20
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bc80      	pop	{r7}
 8001be2:	4770      	bx	lr
 8001be4:	e000e010 	.word	0xe000e010

08001be8 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001bf0:	4a03      	ldr	r2, [pc, #12]	@ (8001c00 <LL_SetSystemCoreClock+0x18>)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6013      	str	r3, [r2, #0]
}
 8001bf6:	bf00      	nop
 8001bf8:	370c      	adds	r7, #12
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bc80      	pop	{r7}
 8001bfe:	4770      	bx	lr
 8001c00:	2000000c 	.word	0x2000000c

08001c04 <sniprintf>:
 8001c04:	b40c      	push	{r2, r3}
 8001c06:	b530      	push	{r4, r5, lr}
 8001c08:	4b18      	ldr	r3, [pc, #96]	@ (8001c6c <sniprintf+0x68>)
 8001c0a:	1e0c      	subs	r4, r1, #0
 8001c0c:	681d      	ldr	r5, [r3, #0]
 8001c0e:	b09d      	sub	sp, #116	@ 0x74
 8001c10:	da08      	bge.n	8001c24 <sniprintf+0x20>
 8001c12:	238b      	movs	r3, #139	@ 0x8b
 8001c14:	f04f 30ff 	mov.w	r0, #4294967295
 8001c18:	602b      	str	r3, [r5, #0]
 8001c1a:	b01d      	add	sp, #116	@ 0x74
 8001c1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001c20:	b002      	add	sp, #8
 8001c22:	4770      	bx	lr
 8001c24:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8001c28:	f8ad 3014 	strh.w	r3, [sp, #20]
 8001c2c:	f04f 0300 	mov.w	r3, #0
 8001c30:	931b      	str	r3, [sp, #108]	@ 0x6c
 8001c32:	bf0c      	ite	eq
 8001c34:	4623      	moveq	r3, r4
 8001c36:	f104 33ff 	addne.w	r3, r4, #4294967295
 8001c3a:	9304      	str	r3, [sp, #16]
 8001c3c:	9307      	str	r3, [sp, #28]
 8001c3e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001c42:	9002      	str	r0, [sp, #8]
 8001c44:	9006      	str	r0, [sp, #24]
 8001c46:	f8ad 3016 	strh.w	r3, [sp, #22]
 8001c4a:	4628      	mov	r0, r5
 8001c4c:	ab21      	add	r3, sp, #132	@ 0x84
 8001c4e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8001c50:	a902      	add	r1, sp, #8
 8001c52:	9301      	str	r3, [sp, #4]
 8001c54:	f000 f992 	bl	8001f7c <_svfiprintf_r>
 8001c58:	1c43      	adds	r3, r0, #1
 8001c5a:	bfbc      	itt	lt
 8001c5c:	238b      	movlt	r3, #139	@ 0x8b
 8001c5e:	602b      	strlt	r3, [r5, #0]
 8001c60:	2c00      	cmp	r4, #0
 8001c62:	d0da      	beq.n	8001c1a <sniprintf+0x16>
 8001c64:	2200      	movs	r2, #0
 8001c66:	9b02      	ldr	r3, [sp, #8]
 8001c68:	701a      	strb	r2, [r3, #0]
 8001c6a:	e7d6      	b.n	8001c1a <sniprintf+0x16>
 8001c6c:	20000010 	.word	0x20000010

08001c70 <memset>:
 8001c70:	4603      	mov	r3, r0
 8001c72:	4402      	add	r2, r0
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d100      	bne.n	8001c7a <memset+0xa>
 8001c78:	4770      	bx	lr
 8001c7a:	f803 1b01 	strb.w	r1, [r3], #1
 8001c7e:	e7f9      	b.n	8001c74 <memset+0x4>

08001c80 <__errno>:
 8001c80:	4b01      	ldr	r3, [pc, #4]	@ (8001c88 <__errno+0x8>)
 8001c82:	6818      	ldr	r0, [r3, #0]
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	20000010 	.word	0x20000010

08001c8c <__libc_init_array>:
 8001c8c:	b570      	push	{r4, r5, r6, lr}
 8001c8e:	2600      	movs	r6, #0
 8001c90:	4d0c      	ldr	r5, [pc, #48]	@ (8001cc4 <__libc_init_array+0x38>)
 8001c92:	4c0d      	ldr	r4, [pc, #52]	@ (8001cc8 <__libc_init_array+0x3c>)
 8001c94:	1b64      	subs	r4, r4, r5
 8001c96:	10a4      	asrs	r4, r4, #2
 8001c98:	42a6      	cmp	r6, r4
 8001c9a:	d109      	bne.n	8001cb0 <__libc_init_array+0x24>
 8001c9c:	f000 fc76 	bl	800258c <_init>
 8001ca0:	2600      	movs	r6, #0
 8001ca2:	4d0a      	ldr	r5, [pc, #40]	@ (8001ccc <__libc_init_array+0x40>)
 8001ca4:	4c0a      	ldr	r4, [pc, #40]	@ (8001cd0 <__libc_init_array+0x44>)
 8001ca6:	1b64      	subs	r4, r4, r5
 8001ca8:	10a4      	asrs	r4, r4, #2
 8001caa:	42a6      	cmp	r6, r4
 8001cac:	d105      	bne.n	8001cba <__libc_init_array+0x2e>
 8001cae:	bd70      	pop	{r4, r5, r6, pc}
 8001cb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8001cb4:	4798      	blx	r3
 8001cb6:	3601      	adds	r6, #1
 8001cb8:	e7ee      	b.n	8001c98 <__libc_init_array+0xc>
 8001cba:	f855 3b04 	ldr.w	r3, [r5], #4
 8001cbe:	4798      	blx	r3
 8001cc0:	3601      	adds	r6, #1
 8001cc2:	e7f2      	b.n	8001caa <__libc_init_array+0x1e>
 8001cc4:	08002684 	.word	0x08002684
 8001cc8:	08002684 	.word	0x08002684
 8001ccc:	08002684 	.word	0x08002684
 8001cd0:	08002688 	.word	0x08002688

08001cd4 <__retarget_lock_acquire_recursive>:
 8001cd4:	4770      	bx	lr

08001cd6 <__retarget_lock_release_recursive>:
 8001cd6:	4770      	bx	lr

08001cd8 <_free_r>:
 8001cd8:	b538      	push	{r3, r4, r5, lr}
 8001cda:	4605      	mov	r5, r0
 8001cdc:	2900      	cmp	r1, #0
 8001cde:	d040      	beq.n	8001d62 <_free_r+0x8a>
 8001ce0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001ce4:	1f0c      	subs	r4, r1, #4
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	bfb8      	it	lt
 8001cea:	18e4      	addlt	r4, r4, r3
 8001cec:	f000 f8de 	bl	8001eac <__malloc_lock>
 8001cf0:	4a1c      	ldr	r2, [pc, #112]	@ (8001d64 <_free_r+0x8c>)
 8001cf2:	6813      	ldr	r3, [r2, #0]
 8001cf4:	b933      	cbnz	r3, 8001d04 <_free_r+0x2c>
 8001cf6:	6063      	str	r3, [r4, #4]
 8001cf8:	6014      	str	r4, [r2, #0]
 8001cfa:	4628      	mov	r0, r5
 8001cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001d00:	f000 b8da 	b.w	8001eb8 <__malloc_unlock>
 8001d04:	42a3      	cmp	r3, r4
 8001d06:	d908      	bls.n	8001d1a <_free_r+0x42>
 8001d08:	6820      	ldr	r0, [r4, #0]
 8001d0a:	1821      	adds	r1, r4, r0
 8001d0c:	428b      	cmp	r3, r1
 8001d0e:	bf01      	itttt	eq
 8001d10:	6819      	ldreq	r1, [r3, #0]
 8001d12:	685b      	ldreq	r3, [r3, #4]
 8001d14:	1809      	addeq	r1, r1, r0
 8001d16:	6021      	streq	r1, [r4, #0]
 8001d18:	e7ed      	b.n	8001cf6 <_free_r+0x1e>
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	b10b      	cbz	r3, 8001d24 <_free_r+0x4c>
 8001d20:	42a3      	cmp	r3, r4
 8001d22:	d9fa      	bls.n	8001d1a <_free_r+0x42>
 8001d24:	6811      	ldr	r1, [r2, #0]
 8001d26:	1850      	adds	r0, r2, r1
 8001d28:	42a0      	cmp	r0, r4
 8001d2a:	d10b      	bne.n	8001d44 <_free_r+0x6c>
 8001d2c:	6820      	ldr	r0, [r4, #0]
 8001d2e:	4401      	add	r1, r0
 8001d30:	1850      	adds	r0, r2, r1
 8001d32:	4283      	cmp	r3, r0
 8001d34:	6011      	str	r1, [r2, #0]
 8001d36:	d1e0      	bne.n	8001cfa <_free_r+0x22>
 8001d38:	6818      	ldr	r0, [r3, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	4408      	add	r0, r1
 8001d3e:	6010      	str	r0, [r2, #0]
 8001d40:	6053      	str	r3, [r2, #4]
 8001d42:	e7da      	b.n	8001cfa <_free_r+0x22>
 8001d44:	d902      	bls.n	8001d4c <_free_r+0x74>
 8001d46:	230c      	movs	r3, #12
 8001d48:	602b      	str	r3, [r5, #0]
 8001d4a:	e7d6      	b.n	8001cfa <_free_r+0x22>
 8001d4c:	6820      	ldr	r0, [r4, #0]
 8001d4e:	1821      	adds	r1, r4, r0
 8001d50:	428b      	cmp	r3, r1
 8001d52:	bf01      	itttt	eq
 8001d54:	6819      	ldreq	r1, [r3, #0]
 8001d56:	685b      	ldreq	r3, [r3, #4]
 8001d58:	1809      	addeq	r1, r1, r0
 8001d5a:	6021      	streq	r1, [r4, #0]
 8001d5c:	6063      	str	r3, [r4, #4]
 8001d5e:	6054      	str	r4, [r2, #4]
 8001d60:	e7cb      	b.n	8001cfa <_free_r+0x22>
 8001d62:	bd38      	pop	{r3, r4, r5, pc}
 8001d64:	200001c4 	.word	0x200001c4

08001d68 <sbrk_aligned>:
 8001d68:	b570      	push	{r4, r5, r6, lr}
 8001d6a:	4e0f      	ldr	r6, [pc, #60]	@ (8001da8 <sbrk_aligned+0x40>)
 8001d6c:	460c      	mov	r4, r1
 8001d6e:	6831      	ldr	r1, [r6, #0]
 8001d70:	4605      	mov	r5, r0
 8001d72:	b911      	cbnz	r1, 8001d7a <sbrk_aligned+0x12>
 8001d74:	f000 fba8 	bl	80024c8 <_sbrk_r>
 8001d78:	6030      	str	r0, [r6, #0]
 8001d7a:	4621      	mov	r1, r4
 8001d7c:	4628      	mov	r0, r5
 8001d7e:	f000 fba3 	bl	80024c8 <_sbrk_r>
 8001d82:	1c43      	adds	r3, r0, #1
 8001d84:	d103      	bne.n	8001d8e <sbrk_aligned+0x26>
 8001d86:	f04f 34ff 	mov.w	r4, #4294967295
 8001d8a:	4620      	mov	r0, r4
 8001d8c:	bd70      	pop	{r4, r5, r6, pc}
 8001d8e:	1cc4      	adds	r4, r0, #3
 8001d90:	f024 0403 	bic.w	r4, r4, #3
 8001d94:	42a0      	cmp	r0, r4
 8001d96:	d0f8      	beq.n	8001d8a <sbrk_aligned+0x22>
 8001d98:	1a21      	subs	r1, r4, r0
 8001d9a:	4628      	mov	r0, r5
 8001d9c:	f000 fb94 	bl	80024c8 <_sbrk_r>
 8001da0:	3001      	adds	r0, #1
 8001da2:	d1f2      	bne.n	8001d8a <sbrk_aligned+0x22>
 8001da4:	e7ef      	b.n	8001d86 <sbrk_aligned+0x1e>
 8001da6:	bf00      	nop
 8001da8:	200001c0 	.word	0x200001c0

08001dac <_malloc_r>:
 8001dac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001db0:	1ccd      	adds	r5, r1, #3
 8001db2:	f025 0503 	bic.w	r5, r5, #3
 8001db6:	3508      	adds	r5, #8
 8001db8:	2d0c      	cmp	r5, #12
 8001dba:	bf38      	it	cc
 8001dbc:	250c      	movcc	r5, #12
 8001dbe:	2d00      	cmp	r5, #0
 8001dc0:	4606      	mov	r6, r0
 8001dc2:	db01      	blt.n	8001dc8 <_malloc_r+0x1c>
 8001dc4:	42a9      	cmp	r1, r5
 8001dc6:	d904      	bls.n	8001dd2 <_malloc_r+0x26>
 8001dc8:	230c      	movs	r3, #12
 8001dca:	6033      	str	r3, [r6, #0]
 8001dcc:	2000      	movs	r0, #0
 8001dce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001dd2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001ea8 <_malloc_r+0xfc>
 8001dd6:	f000 f869 	bl	8001eac <__malloc_lock>
 8001dda:	f8d8 3000 	ldr.w	r3, [r8]
 8001dde:	461c      	mov	r4, r3
 8001de0:	bb44      	cbnz	r4, 8001e34 <_malloc_r+0x88>
 8001de2:	4629      	mov	r1, r5
 8001de4:	4630      	mov	r0, r6
 8001de6:	f7ff ffbf 	bl	8001d68 <sbrk_aligned>
 8001dea:	1c43      	adds	r3, r0, #1
 8001dec:	4604      	mov	r4, r0
 8001dee:	d158      	bne.n	8001ea2 <_malloc_r+0xf6>
 8001df0:	f8d8 4000 	ldr.w	r4, [r8]
 8001df4:	4627      	mov	r7, r4
 8001df6:	2f00      	cmp	r7, #0
 8001df8:	d143      	bne.n	8001e82 <_malloc_r+0xd6>
 8001dfa:	2c00      	cmp	r4, #0
 8001dfc:	d04b      	beq.n	8001e96 <_malloc_r+0xea>
 8001dfe:	6823      	ldr	r3, [r4, #0]
 8001e00:	4639      	mov	r1, r7
 8001e02:	4630      	mov	r0, r6
 8001e04:	eb04 0903 	add.w	r9, r4, r3
 8001e08:	f000 fb5e 	bl	80024c8 <_sbrk_r>
 8001e0c:	4581      	cmp	r9, r0
 8001e0e:	d142      	bne.n	8001e96 <_malloc_r+0xea>
 8001e10:	6821      	ldr	r1, [r4, #0]
 8001e12:	4630      	mov	r0, r6
 8001e14:	1a6d      	subs	r5, r5, r1
 8001e16:	4629      	mov	r1, r5
 8001e18:	f7ff ffa6 	bl	8001d68 <sbrk_aligned>
 8001e1c:	3001      	adds	r0, #1
 8001e1e:	d03a      	beq.n	8001e96 <_malloc_r+0xea>
 8001e20:	6823      	ldr	r3, [r4, #0]
 8001e22:	442b      	add	r3, r5
 8001e24:	6023      	str	r3, [r4, #0]
 8001e26:	f8d8 3000 	ldr.w	r3, [r8]
 8001e2a:	685a      	ldr	r2, [r3, #4]
 8001e2c:	bb62      	cbnz	r2, 8001e88 <_malloc_r+0xdc>
 8001e2e:	f8c8 7000 	str.w	r7, [r8]
 8001e32:	e00f      	b.n	8001e54 <_malloc_r+0xa8>
 8001e34:	6822      	ldr	r2, [r4, #0]
 8001e36:	1b52      	subs	r2, r2, r5
 8001e38:	d420      	bmi.n	8001e7c <_malloc_r+0xd0>
 8001e3a:	2a0b      	cmp	r2, #11
 8001e3c:	d917      	bls.n	8001e6e <_malloc_r+0xc2>
 8001e3e:	1961      	adds	r1, r4, r5
 8001e40:	42a3      	cmp	r3, r4
 8001e42:	6025      	str	r5, [r4, #0]
 8001e44:	bf18      	it	ne
 8001e46:	6059      	strne	r1, [r3, #4]
 8001e48:	6863      	ldr	r3, [r4, #4]
 8001e4a:	bf08      	it	eq
 8001e4c:	f8c8 1000 	streq.w	r1, [r8]
 8001e50:	5162      	str	r2, [r4, r5]
 8001e52:	604b      	str	r3, [r1, #4]
 8001e54:	4630      	mov	r0, r6
 8001e56:	f000 f82f 	bl	8001eb8 <__malloc_unlock>
 8001e5a:	f104 000b 	add.w	r0, r4, #11
 8001e5e:	1d23      	adds	r3, r4, #4
 8001e60:	f020 0007 	bic.w	r0, r0, #7
 8001e64:	1ac2      	subs	r2, r0, r3
 8001e66:	bf1c      	itt	ne
 8001e68:	1a1b      	subne	r3, r3, r0
 8001e6a:	50a3      	strne	r3, [r4, r2]
 8001e6c:	e7af      	b.n	8001dce <_malloc_r+0x22>
 8001e6e:	6862      	ldr	r2, [r4, #4]
 8001e70:	42a3      	cmp	r3, r4
 8001e72:	bf0c      	ite	eq
 8001e74:	f8c8 2000 	streq.w	r2, [r8]
 8001e78:	605a      	strne	r2, [r3, #4]
 8001e7a:	e7eb      	b.n	8001e54 <_malloc_r+0xa8>
 8001e7c:	4623      	mov	r3, r4
 8001e7e:	6864      	ldr	r4, [r4, #4]
 8001e80:	e7ae      	b.n	8001de0 <_malloc_r+0x34>
 8001e82:	463c      	mov	r4, r7
 8001e84:	687f      	ldr	r7, [r7, #4]
 8001e86:	e7b6      	b.n	8001df6 <_malloc_r+0x4a>
 8001e88:	461a      	mov	r2, r3
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	42a3      	cmp	r3, r4
 8001e8e:	d1fb      	bne.n	8001e88 <_malloc_r+0xdc>
 8001e90:	2300      	movs	r3, #0
 8001e92:	6053      	str	r3, [r2, #4]
 8001e94:	e7de      	b.n	8001e54 <_malloc_r+0xa8>
 8001e96:	230c      	movs	r3, #12
 8001e98:	4630      	mov	r0, r6
 8001e9a:	6033      	str	r3, [r6, #0]
 8001e9c:	f000 f80c 	bl	8001eb8 <__malloc_unlock>
 8001ea0:	e794      	b.n	8001dcc <_malloc_r+0x20>
 8001ea2:	6005      	str	r5, [r0, #0]
 8001ea4:	e7d6      	b.n	8001e54 <_malloc_r+0xa8>
 8001ea6:	bf00      	nop
 8001ea8:	200001c4 	.word	0x200001c4

08001eac <__malloc_lock>:
 8001eac:	4801      	ldr	r0, [pc, #4]	@ (8001eb4 <__malloc_lock+0x8>)
 8001eae:	f7ff bf11 	b.w	8001cd4 <__retarget_lock_acquire_recursive>
 8001eb2:	bf00      	nop
 8001eb4:	200001bc 	.word	0x200001bc

08001eb8 <__malloc_unlock>:
 8001eb8:	4801      	ldr	r0, [pc, #4]	@ (8001ec0 <__malloc_unlock+0x8>)
 8001eba:	f7ff bf0c 	b.w	8001cd6 <__retarget_lock_release_recursive>
 8001ebe:	bf00      	nop
 8001ec0:	200001bc 	.word	0x200001bc

08001ec4 <__ssputs_r>:
 8001ec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ec8:	461f      	mov	r7, r3
 8001eca:	688e      	ldr	r6, [r1, #8]
 8001ecc:	4682      	mov	sl, r0
 8001ece:	42be      	cmp	r6, r7
 8001ed0:	460c      	mov	r4, r1
 8001ed2:	4690      	mov	r8, r2
 8001ed4:	680b      	ldr	r3, [r1, #0]
 8001ed6:	d82d      	bhi.n	8001f34 <__ssputs_r+0x70>
 8001ed8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001edc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8001ee0:	d026      	beq.n	8001f30 <__ssputs_r+0x6c>
 8001ee2:	6965      	ldr	r5, [r4, #20]
 8001ee4:	6909      	ldr	r1, [r1, #16]
 8001ee6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001eea:	eba3 0901 	sub.w	r9, r3, r1
 8001eee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001ef2:	1c7b      	adds	r3, r7, #1
 8001ef4:	444b      	add	r3, r9
 8001ef6:	106d      	asrs	r5, r5, #1
 8001ef8:	429d      	cmp	r5, r3
 8001efa:	bf38      	it	cc
 8001efc:	461d      	movcc	r5, r3
 8001efe:	0553      	lsls	r3, r2, #21
 8001f00:	d527      	bpl.n	8001f52 <__ssputs_r+0x8e>
 8001f02:	4629      	mov	r1, r5
 8001f04:	f7ff ff52 	bl	8001dac <_malloc_r>
 8001f08:	4606      	mov	r6, r0
 8001f0a:	b360      	cbz	r0, 8001f66 <__ssputs_r+0xa2>
 8001f0c:	464a      	mov	r2, r9
 8001f0e:	6921      	ldr	r1, [r4, #16]
 8001f10:	f000 faf8 	bl	8002504 <memcpy>
 8001f14:	89a3      	ldrh	r3, [r4, #12]
 8001f16:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8001f1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f1e:	81a3      	strh	r3, [r4, #12]
 8001f20:	6126      	str	r6, [r4, #16]
 8001f22:	444e      	add	r6, r9
 8001f24:	6026      	str	r6, [r4, #0]
 8001f26:	463e      	mov	r6, r7
 8001f28:	6165      	str	r5, [r4, #20]
 8001f2a:	eba5 0509 	sub.w	r5, r5, r9
 8001f2e:	60a5      	str	r5, [r4, #8]
 8001f30:	42be      	cmp	r6, r7
 8001f32:	d900      	bls.n	8001f36 <__ssputs_r+0x72>
 8001f34:	463e      	mov	r6, r7
 8001f36:	4632      	mov	r2, r6
 8001f38:	4641      	mov	r1, r8
 8001f3a:	6820      	ldr	r0, [r4, #0]
 8001f3c:	f000 faaa 	bl	8002494 <memmove>
 8001f40:	2000      	movs	r0, #0
 8001f42:	68a3      	ldr	r3, [r4, #8]
 8001f44:	1b9b      	subs	r3, r3, r6
 8001f46:	60a3      	str	r3, [r4, #8]
 8001f48:	6823      	ldr	r3, [r4, #0]
 8001f4a:	4433      	add	r3, r6
 8001f4c:	6023      	str	r3, [r4, #0]
 8001f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f52:	462a      	mov	r2, r5
 8001f54:	f000 fae4 	bl	8002520 <_realloc_r>
 8001f58:	4606      	mov	r6, r0
 8001f5a:	2800      	cmp	r0, #0
 8001f5c:	d1e0      	bne.n	8001f20 <__ssputs_r+0x5c>
 8001f5e:	4650      	mov	r0, sl
 8001f60:	6921      	ldr	r1, [r4, #16]
 8001f62:	f7ff feb9 	bl	8001cd8 <_free_r>
 8001f66:	230c      	movs	r3, #12
 8001f68:	f8ca 3000 	str.w	r3, [sl]
 8001f6c:	89a3      	ldrh	r3, [r4, #12]
 8001f6e:	f04f 30ff 	mov.w	r0, #4294967295
 8001f72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f76:	81a3      	strh	r3, [r4, #12]
 8001f78:	e7e9      	b.n	8001f4e <__ssputs_r+0x8a>
	...

08001f7c <_svfiprintf_r>:
 8001f7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f80:	4698      	mov	r8, r3
 8001f82:	898b      	ldrh	r3, [r1, #12]
 8001f84:	4607      	mov	r7, r0
 8001f86:	061b      	lsls	r3, r3, #24
 8001f88:	460d      	mov	r5, r1
 8001f8a:	4614      	mov	r4, r2
 8001f8c:	b09d      	sub	sp, #116	@ 0x74
 8001f8e:	d510      	bpl.n	8001fb2 <_svfiprintf_r+0x36>
 8001f90:	690b      	ldr	r3, [r1, #16]
 8001f92:	b973      	cbnz	r3, 8001fb2 <_svfiprintf_r+0x36>
 8001f94:	2140      	movs	r1, #64	@ 0x40
 8001f96:	f7ff ff09 	bl	8001dac <_malloc_r>
 8001f9a:	6028      	str	r0, [r5, #0]
 8001f9c:	6128      	str	r0, [r5, #16]
 8001f9e:	b930      	cbnz	r0, 8001fae <_svfiprintf_r+0x32>
 8001fa0:	230c      	movs	r3, #12
 8001fa2:	603b      	str	r3, [r7, #0]
 8001fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fa8:	b01d      	add	sp, #116	@ 0x74
 8001faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001fae:	2340      	movs	r3, #64	@ 0x40
 8001fb0:	616b      	str	r3, [r5, #20]
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8001fb6:	2320      	movs	r3, #32
 8001fb8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001fbc:	2330      	movs	r3, #48	@ 0x30
 8001fbe:	f04f 0901 	mov.w	r9, #1
 8001fc2:	f8cd 800c 	str.w	r8, [sp, #12]
 8001fc6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8002160 <_svfiprintf_r+0x1e4>
 8001fca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001fce:	4623      	mov	r3, r4
 8001fd0:	469a      	mov	sl, r3
 8001fd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001fd6:	b10a      	cbz	r2, 8001fdc <_svfiprintf_r+0x60>
 8001fd8:	2a25      	cmp	r2, #37	@ 0x25
 8001fda:	d1f9      	bne.n	8001fd0 <_svfiprintf_r+0x54>
 8001fdc:	ebba 0b04 	subs.w	fp, sl, r4
 8001fe0:	d00b      	beq.n	8001ffa <_svfiprintf_r+0x7e>
 8001fe2:	465b      	mov	r3, fp
 8001fe4:	4622      	mov	r2, r4
 8001fe6:	4629      	mov	r1, r5
 8001fe8:	4638      	mov	r0, r7
 8001fea:	f7ff ff6b 	bl	8001ec4 <__ssputs_r>
 8001fee:	3001      	adds	r0, #1
 8001ff0:	f000 80a7 	beq.w	8002142 <_svfiprintf_r+0x1c6>
 8001ff4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001ff6:	445a      	add	r2, fp
 8001ff8:	9209      	str	r2, [sp, #36]	@ 0x24
 8001ffa:	f89a 3000 	ldrb.w	r3, [sl]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	f000 809f 	beq.w	8002142 <_svfiprintf_r+0x1c6>
 8002004:	2300      	movs	r3, #0
 8002006:	f04f 32ff 	mov.w	r2, #4294967295
 800200a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800200e:	f10a 0a01 	add.w	sl, sl, #1
 8002012:	9304      	str	r3, [sp, #16]
 8002014:	9307      	str	r3, [sp, #28]
 8002016:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800201a:	931a      	str	r3, [sp, #104]	@ 0x68
 800201c:	4654      	mov	r4, sl
 800201e:	2205      	movs	r2, #5
 8002020:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002024:	484e      	ldr	r0, [pc, #312]	@ (8002160 <_svfiprintf_r+0x1e4>)
 8002026:	f000 fa5f 	bl	80024e8 <memchr>
 800202a:	9a04      	ldr	r2, [sp, #16]
 800202c:	b9d8      	cbnz	r0, 8002066 <_svfiprintf_r+0xea>
 800202e:	06d0      	lsls	r0, r2, #27
 8002030:	bf44      	itt	mi
 8002032:	2320      	movmi	r3, #32
 8002034:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002038:	0711      	lsls	r1, r2, #28
 800203a:	bf44      	itt	mi
 800203c:	232b      	movmi	r3, #43	@ 0x2b
 800203e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002042:	f89a 3000 	ldrb.w	r3, [sl]
 8002046:	2b2a      	cmp	r3, #42	@ 0x2a
 8002048:	d015      	beq.n	8002076 <_svfiprintf_r+0xfa>
 800204a:	4654      	mov	r4, sl
 800204c:	2000      	movs	r0, #0
 800204e:	f04f 0c0a 	mov.w	ip, #10
 8002052:	9a07      	ldr	r2, [sp, #28]
 8002054:	4621      	mov	r1, r4
 8002056:	f811 3b01 	ldrb.w	r3, [r1], #1
 800205a:	3b30      	subs	r3, #48	@ 0x30
 800205c:	2b09      	cmp	r3, #9
 800205e:	d94b      	bls.n	80020f8 <_svfiprintf_r+0x17c>
 8002060:	b1b0      	cbz	r0, 8002090 <_svfiprintf_r+0x114>
 8002062:	9207      	str	r2, [sp, #28]
 8002064:	e014      	b.n	8002090 <_svfiprintf_r+0x114>
 8002066:	eba0 0308 	sub.w	r3, r0, r8
 800206a:	fa09 f303 	lsl.w	r3, r9, r3
 800206e:	4313      	orrs	r3, r2
 8002070:	46a2      	mov	sl, r4
 8002072:	9304      	str	r3, [sp, #16]
 8002074:	e7d2      	b.n	800201c <_svfiprintf_r+0xa0>
 8002076:	9b03      	ldr	r3, [sp, #12]
 8002078:	1d19      	adds	r1, r3, #4
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	9103      	str	r1, [sp, #12]
 800207e:	2b00      	cmp	r3, #0
 8002080:	bfbb      	ittet	lt
 8002082:	425b      	neglt	r3, r3
 8002084:	f042 0202 	orrlt.w	r2, r2, #2
 8002088:	9307      	strge	r3, [sp, #28]
 800208a:	9307      	strlt	r3, [sp, #28]
 800208c:	bfb8      	it	lt
 800208e:	9204      	strlt	r2, [sp, #16]
 8002090:	7823      	ldrb	r3, [r4, #0]
 8002092:	2b2e      	cmp	r3, #46	@ 0x2e
 8002094:	d10a      	bne.n	80020ac <_svfiprintf_r+0x130>
 8002096:	7863      	ldrb	r3, [r4, #1]
 8002098:	2b2a      	cmp	r3, #42	@ 0x2a
 800209a:	d132      	bne.n	8002102 <_svfiprintf_r+0x186>
 800209c:	9b03      	ldr	r3, [sp, #12]
 800209e:	3402      	adds	r4, #2
 80020a0:	1d1a      	adds	r2, r3, #4
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	9203      	str	r2, [sp, #12]
 80020a6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80020aa:	9305      	str	r3, [sp, #20]
 80020ac:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8002164 <_svfiprintf_r+0x1e8>
 80020b0:	2203      	movs	r2, #3
 80020b2:	4650      	mov	r0, sl
 80020b4:	7821      	ldrb	r1, [r4, #0]
 80020b6:	f000 fa17 	bl	80024e8 <memchr>
 80020ba:	b138      	cbz	r0, 80020cc <_svfiprintf_r+0x150>
 80020bc:	2240      	movs	r2, #64	@ 0x40
 80020be:	9b04      	ldr	r3, [sp, #16]
 80020c0:	eba0 000a 	sub.w	r0, r0, sl
 80020c4:	4082      	lsls	r2, r0
 80020c6:	4313      	orrs	r3, r2
 80020c8:	3401      	adds	r4, #1
 80020ca:	9304      	str	r3, [sp, #16]
 80020cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80020d0:	2206      	movs	r2, #6
 80020d2:	4825      	ldr	r0, [pc, #148]	@ (8002168 <_svfiprintf_r+0x1ec>)
 80020d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80020d8:	f000 fa06 	bl	80024e8 <memchr>
 80020dc:	2800      	cmp	r0, #0
 80020de:	d036      	beq.n	800214e <_svfiprintf_r+0x1d2>
 80020e0:	4b22      	ldr	r3, [pc, #136]	@ (800216c <_svfiprintf_r+0x1f0>)
 80020e2:	bb1b      	cbnz	r3, 800212c <_svfiprintf_r+0x1b0>
 80020e4:	9b03      	ldr	r3, [sp, #12]
 80020e6:	3307      	adds	r3, #7
 80020e8:	f023 0307 	bic.w	r3, r3, #7
 80020ec:	3308      	adds	r3, #8
 80020ee:	9303      	str	r3, [sp, #12]
 80020f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80020f2:	4433      	add	r3, r6
 80020f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80020f6:	e76a      	b.n	8001fce <_svfiprintf_r+0x52>
 80020f8:	460c      	mov	r4, r1
 80020fa:	2001      	movs	r0, #1
 80020fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8002100:	e7a8      	b.n	8002054 <_svfiprintf_r+0xd8>
 8002102:	2300      	movs	r3, #0
 8002104:	f04f 0c0a 	mov.w	ip, #10
 8002108:	4619      	mov	r1, r3
 800210a:	3401      	adds	r4, #1
 800210c:	9305      	str	r3, [sp, #20]
 800210e:	4620      	mov	r0, r4
 8002110:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002114:	3a30      	subs	r2, #48	@ 0x30
 8002116:	2a09      	cmp	r2, #9
 8002118:	d903      	bls.n	8002122 <_svfiprintf_r+0x1a6>
 800211a:	2b00      	cmp	r3, #0
 800211c:	d0c6      	beq.n	80020ac <_svfiprintf_r+0x130>
 800211e:	9105      	str	r1, [sp, #20]
 8002120:	e7c4      	b.n	80020ac <_svfiprintf_r+0x130>
 8002122:	4604      	mov	r4, r0
 8002124:	2301      	movs	r3, #1
 8002126:	fb0c 2101 	mla	r1, ip, r1, r2
 800212a:	e7f0      	b.n	800210e <_svfiprintf_r+0x192>
 800212c:	ab03      	add	r3, sp, #12
 800212e:	9300      	str	r3, [sp, #0]
 8002130:	462a      	mov	r2, r5
 8002132:	4638      	mov	r0, r7
 8002134:	4b0e      	ldr	r3, [pc, #56]	@ (8002170 <_svfiprintf_r+0x1f4>)
 8002136:	a904      	add	r1, sp, #16
 8002138:	f3af 8000 	nop.w
 800213c:	1c42      	adds	r2, r0, #1
 800213e:	4606      	mov	r6, r0
 8002140:	d1d6      	bne.n	80020f0 <_svfiprintf_r+0x174>
 8002142:	89ab      	ldrh	r3, [r5, #12]
 8002144:	065b      	lsls	r3, r3, #25
 8002146:	f53f af2d 	bmi.w	8001fa4 <_svfiprintf_r+0x28>
 800214a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800214c:	e72c      	b.n	8001fa8 <_svfiprintf_r+0x2c>
 800214e:	ab03      	add	r3, sp, #12
 8002150:	9300      	str	r3, [sp, #0]
 8002152:	462a      	mov	r2, r5
 8002154:	4638      	mov	r0, r7
 8002156:	4b06      	ldr	r3, [pc, #24]	@ (8002170 <_svfiprintf_r+0x1f4>)
 8002158:	a904      	add	r1, sp, #16
 800215a:	f000 f87d 	bl	8002258 <_printf_i>
 800215e:	e7ed      	b.n	800213c <_svfiprintf_r+0x1c0>
 8002160:	08002648 	.word	0x08002648
 8002164:	0800264e 	.word	0x0800264e
 8002168:	08002652 	.word	0x08002652
 800216c:	00000000 	.word	0x00000000
 8002170:	08001ec5 	.word	0x08001ec5

08002174 <_printf_common>:
 8002174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002178:	4616      	mov	r6, r2
 800217a:	4698      	mov	r8, r3
 800217c:	688a      	ldr	r2, [r1, #8]
 800217e:	690b      	ldr	r3, [r1, #16]
 8002180:	4607      	mov	r7, r0
 8002182:	4293      	cmp	r3, r2
 8002184:	bfb8      	it	lt
 8002186:	4613      	movlt	r3, r2
 8002188:	6033      	str	r3, [r6, #0]
 800218a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800218e:	460c      	mov	r4, r1
 8002190:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002194:	b10a      	cbz	r2, 800219a <_printf_common+0x26>
 8002196:	3301      	adds	r3, #1
 8002198:	6033      	str	r3, [r6, #0]
 800219a:	6823      	ldr	r3, [r4, #0]
 800219c:	0699      	lsls	r1, r3, #26
 800219e:	bf42      	ittt	mi
 80021a0:	6833      	ldrmi	r3, [r6, #0]
 80021a2:	3302      	addmi	r3, #2
 80021a4:	6033      	strmi	r3, [r6, #0]
 80021a6:	6825      	ldr	r5, [r4, #0]
 80021a8:	f015 0506 	ands.w	r5, r5, #6
 80021ac:	d106      	bne.n	80021bc <_printf_common+0x48>
 80021ae:	f104 0a19 	add.w	sl, r4, #25
 80021b2:	68e3      	ldr	r3, [r4, #12]
 80021b4:	6832      	ldr	r2, [r6, #0]
 80021b6:	1a9b      	subs	r3, r3, r2
 80021b8:	42ab      	cmp	r3, r5
 80021ba:	dc2b      	bgt.n	8002214 <_printf_common+0xa0>
 80021bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80021c0:	6822      	ldr	r2, [r4, #0]
 80021c2:	3b00      	subs	r3, #0
 80021c4:	bf18      	it	ne
 80021c6:	2301      	movne	r3, #1
 80021c8:	0692      	lsls	r2, r2, #26
 80021ca:	d430      	bmi.n	800222e <_printf_common+0xba>
 80021cc:	4641      	mov	r1, r8
 80021ce:	4638      	mov	r0, r7
 80021d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80021d4:	47c8      	blx	r9
 80021d6:	3001      	adds	r0, #1
 80021d8:	d023      	beq.n	8002222 <_printf_common+0xae>
 80021da:	6823      	ldr	r3, [r4, #0]
 80021dc:	6922      	ldr	r2, [r4, #16]
 80021de:	f003 0306 	and.w	r3, r3, #6
 80021e2:	2b04      	cmp	r3, #4
 80021e4:	bf14      	ite	ne
 80021e6:	2500      	movne	r5, #0
 80021e8:	6833      	ldreq	r3, [r6, #0]
 80021ea:	f04f 0600 	mov.w	r6, #0
 80021ee:	bf08      	it	eq
 80021f0:	68e5      	ldreq	r5, [r4, #12]
 80021f2:	f104 041a 	add.w	r4, r4, #26
 80021f6:	bf08      	it	eq
 80021f8:	1aed      	subeq	r5, r5, r3
 80021fa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80021fe:	bf08      	it	eq
 8002200:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002204:	4293      	cmp	r3, r2
 8002206:	bfc4      	itt	gt
 8002208:	1a9b      	subgt	r3, r3, r2
 800220a:	18ed      	addgt	r5, r5, r3
 800220c:	42b5      	cmp	r5, r6
 800220e:	d11a      	bne.n	8002246 <_printf_common+0xd2>
 8002210:	2000      	movs	r0, #0
 8002212:	e008      	b.n	8002226 <_printf_common+0xb2>
 8002214:	2301      	movs	r3, #1
 8002216:	4652      	mov	r2, sl
 8002218:	4641      	mov	r1, r8
 800221a:	4638      	mov	r0, r7
 800221c:	47c8      	blx	r9
 800221e:	3001      	adds	r0, #1
 8002220:	d103      	bne.n	800222a <_printf_common+0xb6>
 8002222:	f04f 30ff 	mov.w	r0, #4294967295
 8002226:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800222a:	3501      	adds	r5, #1
 800222c:	e7c1      	b.n	80021b2 <_printf_common+0x3e>
 800222e:	2030      	movs	r0, #48	@ 0x30
 8002230:	18e1      	adds	r1, r4, r3
 8002232:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002236:	1c5a      	adds	r2, r3, #1
 8002238:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800223c:	4422      	add	r2, r4
 800223e:	3302      	adds	r3, #2
 8002240:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002244:	e7c2      	b.n	80021cc <_printf_common+0x58>
 8002246:	2301      	movs	r3, #1
 8002248:	4622      	mov	r2, r4
 800224a:	4641      	mov	r1, r8
 800224c:	4638      	mov	r0, r7
 800224e:	47c8      	blx	r9
 8002250:	3001      	adds	r0, #1
 8002252:	d0e6      	beq.n	8002222 <_printf_common+0xae>
 8002254:	3601      	adds	r6, #1
 8002256:	e7d9      	b.n	800220c <_printf_common+0x98>

08002258 <_printf_i>:
 8002258:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800225c:	7e0f      	ldrb	r7, [r1, #24]
 800225e:	4691      	mov	r9, r2
 8002260:	2f78      	cmp	r7, #120	@ 0x78
 8002262:	4680      	mov	r8, r0
 8002264:	460c      	mov	r4, r1
 8002266:	469a      	mov	sl, r3
 8002268:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800226a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800226e:	d807      	bhi.n	8002280 <_printf_i+0x28>
 8002270:	2f62      	cmp	r7, #98	@ 0x62
 8002272:	d80a      	bhi.n	800228a <_printf_i+0x32>
 8002274:	2f00      	cmp	r7, #0
 8002276:	f000 80d1 	beq.w	800241c <_printf_i+0x1c4>
 800227a:	2f58      	cmp	r7, #88	@ 0x58
 800227c:	f000 80b8 	beq.w	80023f0 <_printf_i+0x198>
 8002280:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002284:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002288:	e03a      	b.n	8002300 <_printf_i+0xa8>
 800228a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800228e:	2b15      	cmp	r3, #21
 8002290:	d8f6      	bhi.n	8002280 <_printf_i+0x28>
 8002292:	a101      	add	r1, pc, #4	@ (adr r1, 8002298 <_printf_i+0x40>)
 8002294:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002298:	080022f1 	.word	0x080022f1
 800229c:	08002305 	.word	0x08002305
 80022a0:	08002281 	.word	0x08002281
 80022a4:	08002281 	.word	0x08002281
 80022a8:	08002281 	.word	0x08002281
 80022ac:	08002281 	.word	0x08002281
 80022b0:	08002305 	.word	0x08002305
 80022b4:	08002281 	.word	0x08002281
 80022b8:	08002281 	.word	0x08002281
 80022bc:	08002281 	.word	0x08002281
 80022c0:	08002281 	.word	0x08002281
 80022c4:	08002403 	.word	0x08002403
 80022c8:	0800232f 	.word	0x0800232f
 80022cc:	080023bd 	.word	0x080023bd
 80022d0:	08002281 	.word	0x08002281
 80022d4:	08002281 	.word	0x08002281
 80022d8:	08002425 	.word	0x08002425
 80022dc:	08002281 	.word	0x08002281
 80022e0:	0800232f 	.word	0x0800232f
 80022e4:	08002281 	.word	0x08002281
 80022e8:	08002281 	.word	0x08002281
 80022ec:	080023c5 	.word	0x080023c5
 80022f0:	6833      	ldr	r3, [r6, #0]
 80022f2:	1d1a      	adds	r2, r3, #4
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	6032      	str	r2, [r6, #0]
 80022f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80022fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002300:	2301      	movs	r3, #1
 8002302:	e09c      	b.n	800243e <_printf_i+0x1e6>
 8002304:	6833      	ldr	r3, [r6, #0]
 8002306:	6820      	ldr	r0, [r4, #0]
 8002308:	1d19      	adds	r1, r3, #4
 800230a:	6031      	str	r1, [r6, #0]
 800230c:	0606      	lsls	r6, r0, #24
 800230e:	d501      	bpl.n	8002314 <_printf_i+0xbc>
 8002310:	681d      	ldr	r5, [r3, #0]
 8002312:	e003      	b.n	800231c <_printf_i+0xc4>
 8002314:	0645      	lsls	r5, r0, #25
 8002316:	d5fb      	bpl.n	8002310 <_printf_i+0xb8>
 8002318:	f9b3 5000 	ldrsh.w	r5, [r3]
 800231c:	2d00      	cmp	r5, #0
 800231e:	da03      	bge.n	8002328 <_printf_i+0xd0>
 8002320:	232d      	movs	r3, #45	@ 0x2d
 8002322:	426d      	negs	r5, r5
 8002324:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002328:	230a      	movs	r3, #10
 800232a:	4858      	ldr	r0, [pc, #352]	@ (800248c <_printf_i+0x234>)
 800232c:	e011      	b.n	8002352 <_printf_i+0xfa>
 800232e:	6821      	ldr	r1, [r4, #0]
 8002330:	6833      	ldr	r3, [r6, #0]
 8002332:	0608      	lsls	r0, r1, #24
 8002334:	f853 5b04 	ldr.w	r5, [r3], #4
 8002338:	d402      	bmi.n	8002340 <_printf_i+0xe8>
 800233a:	0649      	lsls	r1, r1, #25
 800233c:	bf48      	it	mi
 800233e:	b2ad      	uxthmi	r5, r5
 8002340:	2f6f      	cmp	r7, #111	@ 0x6f
 8002342:	6033      	str	r3, [r6, #0]
 8002344:	bf14      	ite	ne
 8002346:	230a      	movne	r3, #10
 8002348:	2308      	moveq	r3, #8
 800234a:	4850      	ldr	r0, [pc, #320]	@ (800248c <_printf_i+0x234>)
 800234c:	2100      	movs	r1, #0
 800234e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002352:	6866      	ldr	r6, [r4, #4]
 8002354:	2e00      	cmp	r6, #0
 8002356:	60a6      	str	r6, [r4, #8]
 8002358:	db05      	blt.n	8002366 <_printf_i+0x10e>
 800235a:	6821      	ldr	r1, [r4, #0]
 800235c:	432e      	orrs	r6, r5
 800235e:	f021 0104 	bic.w	r1, r1, #4
 8002362:	6021      	str	r1, [r4, #0]
 8002364:	d04b      	beq.n	80023fe <_printf_i+0x1a6>
 8002366:	4616      	mov	r6, r2
 8002368:	fbb5 f1f3 	udiv	r1, r5, r3
 800236c:	fb03 5711 	mls	r7, r3, r1, r5
 8002370:	5dc7      	ldrb	r7, [r0, r7]
 8002372:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002376:	462f      	mov	r7, r5
 8002378:	42bb      	cmp	r3, r7
 800237a:	460d      	mov	r5, r1
 800237c:	d9f4      	bls.n	8002368 <_printf_i+0x110>
 800237e:	2b08      	cmp	r3, #8
 8002380:	d10b      	bne.n	800239a <_printf_i+0x142>
 8002382:	6823      	ldr	r3, [r4, #0]
 8002384:	07df      	lsls	r7, r3, #31
 8002386:	d508      	bpl.n	800239a <_printf_i+0x142>
 8002388:	6923      	ldr	r3, [r4, #16]
 800238a:	6861      	ldr	r1, [r4, #4]
 800238c:	4299      	cmp	r1, r3
 800238e:	bfde      	ittt	le
 8002390:	2330      	movle	r3, #48	@ 0x30
 8002392:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002396:	f106 36ff 	addle.w	r6, r6, #4294967295
 800239a:	1b92      	subs	r2, r2, r6
 800239c:	6122      	str	r2, [r4, #16]
 800239e:	464b      	mov	r3, r9
 80023a0:	4621      	mov	r1, r4
 80023a2:	4640      	mov	r0, r8
 80023a4:	f8cd a000 	str.w	sl, [sp]
 80023a8:	aa03      	add	r2, sp, #12
 80023aa:	f7ff fee3 	bl	8002174 <_printf_common>
 80023ae:	3001      	adds	r0, #1
 80023b0:	d14a      	bne.n	8002448 <_printf_i+0x1f0>
 80023b2:	f04f 30ff 	mov.w	r0, #4294967295
 80023b6:	b004      	add	sp, #16
 80023b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80023bc:	6823      	ldr	r3, [r4, #0]
 80023be:	f043 0320 	orr.w	r3, r3, #32
 80023c2:	6023      	str	r3, [r4, #0]
 80023c4:	2778      	movs	r7, #120	@ 0x78
 80023c6:	4832      	ldr	r0, [pc, #200]	@ (8002490 <_printf_i+0x238>)
 80023c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80023cc:	6823      	ldr	r3, [r4, #0]
 80023ce:	6831      	ldr	r1, [r6, #0]
 80023d0:	061f      	lsls	r7, r3, #24
 80023d2:	f851 5b04 	ldr.w	r5, [r1], #4
 80023d6:	d402      	bmi.n	80023de <_printf_i+0x186>
 80023d8:	065f      	lsls	r7, r3, #25
 80023da:	bf48      	it	mi
 80023dc:	b2ad      	uxthmi	r5, r5
 80023de:	6031      	str	r1, [r6, #0]
 80023e0:	07d9      	lsls	r1, r3, #31
 80023e2:	bf44      	itt	mi
 80023e4:	f043 0320 	orrmi.w	r3, r3, #32
 80023e8:	6023      	strmi	r3, [r4, #0]
 80023ea:	b11d      	cbz	r5, 80023f4 <_printf_i+0x19c>
 80023ec:	2310      	movs	r3, #16
 80023ee:	e7ad      	b.n	800234c <_printf_i+0xf4>
 80023f0:	4826      	ldr	r0, [pc, #152]	@ (800248c <_printf_i+0x234>)
 80023f2:	e7e9      	b.n	80023c8 <_printf_i+0x170>
 80023f4:	6823      	ldr	r3, [r4, #0]
 80023f6:	f023 0320 	bic.w	r3, r3, #32
 80023fa:	6023      	str	r3, [r4, #0]
 80023fc:	e7f6      	b.n	80023ec <_printf_i+0x194>
 80023fe:	4616      	mov	r6, r2
 8002400:	e7bd      	b.n	800237e <_printf_i+0x126>
 8002402:	6833      	ldr	r3, [r6, #0]
 8002404:	6825      	ldr	r5, [r4, #0]
 8002406:	1d18      	adds	r0, r3, #4
 8002408:	6961      	ldr	r1, [r4, #20]
 800240a:	6030      	str	r0, [r6, #0]
 800240c:	062e      	lsls	r6, r5, #24
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	d501      	bpl.n	8002416 <_printf_i+0x1be>
 8002412:	6019      	str	r1, [r3, #0]
 8002414:	e002      	b.n	800241c <_printf_i+0x1c4>
 8002416:	0668      	lsls	r0, r5, #25
 8002418:	d5fb      	bpl.n	8002412 <_printf_i+0x1ba>
 800241a:	8019      	strh	r1, [r3, #0]
 800241c:	2300      	movs	r3, #0
 800241e:	4616      	mov	r6, r2
 8002420:	6123      	str	r3, [r4, #16]
 8002422:	e7bc      	b.n	800239e <_printf_i+0x146>
 8002424:	6833      	ldr	r3, [r6, #0]
 8002426:	2100      	movs	r1, #0
 8002428:	1d1a      	adds	r2, r3, #4
 800242a:	6032      	str	r2, [r6, #0]
 800242c:	681e      	ldr	r6, [r3, #0]
 800242e:	6862      	ldr	r2, [r4, #4]
 8002430:	4630      	mov	r0, r6
 8002432:	f000 f859 	bl	80024e8 <memchr>
 8002436:	b108      	cbz	r0, 800243c <_printf_i+0x1e4>
 8002438:	1b80      	subs	r0, r0, r6
 800243a:	6060      	str	r0, [r4, #4]
 800243c:	6863      	ldr	r3, [r4, #4]
 800243e:	6123      	str	r3, [r4, #16]
 8002440:	2300      	movs	r3, #0
 8002442:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002446:	e7aa      	b.n	800239e <_printf_i+0x146>
 8002448:	4632      	mov	r2, r6
 800244a:	4649      	mov	r1, r9
 800244c:	4640      	mov	r0, r8
 800244e:	6923      	ldr	r3, [r4, #16]
 8002450:	47d0      	blx	sl
 8002452:	3001      	adds	r0, #1
 8002454:	d0ad      	beq.n	80023b2 <_printf_i+0x15a>
 8002456:	6823      	ldr	r3, [r4, #0]
 8002458:	079b      	lsls	r3, r3, #30
 800245a:	d413      	bmi.n	8002484 <_printf_i+0x22c>
 800245c:	68e0      	ldr	r0, [r4, #12]
 800245e:	9b03      	ldr	r3, [sp, #12]
 8002460:	4298      	cmp	r0, r3
 8002462:	bfb8      	it	lt
 8002464:	4618      	movlt	r0, r3
 8002466:	e7a6      	b.n	80023b6 <_printf_i+0x15e>
 8002468:	2301      	movs	r3, #1
 800246a:	4632      	mov	r2, r6
 800246c:	4649      	mov	r1, r9
 800246e:	4640      	mov	r0, r8
 8002470:	47d0      	blx	sl
 8002472:	3001      	adds	r0, #1
 8002474:	d09d      	beq.n	80023b2 <_printf_i+0x15a>
 8002476:	3501      	adds	r5, #1
 8002478:	68e3      	ldr	r3, [r4, #12]
 800247a:	9903      	ldr	r1, [sp, #12]
 800247c:	1a5b      	subs	r3, r3, r1
 800247e:	42ab      	cmp	r3, r5
 8002480:	dcf2      	bgt.n	8002468 <_printf_i+0x210>
 8002482:	e7eb      	b.n	800245c <_printf_i+0x204>
 8002484:	2500      	movs	r5, #0
 8002486:	f104 0619 	add.w	r6, r4, #25
 800248a:	e7f5      	b.n	8002478 <_printf_i+0x220>
 800248c:	08002659 	.word	0x08002659
 8002490:	0800266a 	.word	0x0800266a

08002494 <memmove>:
 8002494:	4288      	cmp	r0, r1
 8002496:	b510      	push	{r4, lr}
 8002498:	eb01 0402 	add.w	r4, r1, r2
 800249c:	d902      	bls.n	80024a4 <memmove+0x10>
 800249e:	4284      	cmp	r4, r0
 80024a0:	4623      	mov	r3, r4
 80024a2:	d807      	bhi.n	80024b4 <memmove+0x20>
 80024a4:	1e43      	subs	r3, r0, #1
 80024a6:	42a1      	cmp	r1, r4
 80024a8:	d008      	beq.n	80024bc <memmove+0x28>
 80024aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80024ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80024b2:	e7f8      	b.n	80024a6 <memmove+0x12>
 80024b4:	4601      	mov	r1, r0
 80024b6:	4402      	add	r2, r0
 80024b8:	428a      	cmp	r2, r1
 80024ba:	d100      	bne.n	80024be <memmove+0x2a>
 80024bc:	bd10      	pop	{r4, pc}
 80024be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80024c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80024c6:	e7f7      	b.n	80024b8 <memmove+0x24>

080024c8 <_sbrk_r>:
 80024c8:	b538      	push	{r3, r4, r5, lr}
 80024ca:	2300      	movs	r3, #0
 80024cc:	4d05      	ldr	r5, [pc, #20]	@ (80024e4 <_sbrk_r+0x1c>)
 80024ce:	4604      	mov	r4, r0
 80024d0:	4608      	mov	r0, r1
 80024d2:	602b      	str	r3, [r5, #0]
 80024d4:	f7fe fc14 	bl	8000d00 <_sbrk>
 80024d8:	1c43      	adds	r3, r0, #1
 80024da:	d102      	bne.n	80024e2 <_sbrk_r+0x1a>
 80024dc:	682b      	ldr	r3, [r5, #0]
 80024de:	b103      	cbz	r3, 80024e2 <_sbrk_r+0x1a>
 80024e0:	6023      	str	r3, [r4, #0]
 80024e2:	bd38      	pop	{r3, r4, r5, pc}
 80024e4:	200001b8 	.word	0x200001b8

080024e8 <memchr>:
 80024e8:	4603      	mov	r3, r0
 80024ea:	b510      	push	{r4, lr}
 80024ec:	b2c9      	uxtb	r1, r1
 80024ee:	4402      	add	r2, r0
 80024f0:	4293      	cmp	r3, r2
 80024f2:	4618      	mov	r0, r3
 80024f4:	d101      	bne.n	80024fa <memchr+0x12>
 80024f6:	2000      	movs	r0, #0
 80024f8:	e003      	b.n	8002502 <memchr+0x1a>
 80024fa:	7804      	ldrb	r4, [r0, #0]
 80024fc:	3301      	adds	r3, #1
 80024fe:	428c      	cmp	r4, r1
 8002500:	d1f6      	bne.n	80024f0 <memchr+0x8>
 8002502:	bd10      	pop	{r4, pc}

08002504 <memcpy>:
 8002504:	440a      	add	r2, r1
 8002506:	4291      	cmp	r1, r2
 8002508:	f100 33ff 	add.w	r3, r0, #4294967295
 800250c:	d100      	bne.n	8002510 <memcpy+0xc>
 800250e:	4770      	bx	lr
 8002510:	b510      	push	{r4, lr}
 8002512:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002516:	4291      	cmp	r1, r2
 8002518:	f803 4f01 	strb.w	r4, [r3, #1]!
 800251c:	d1f9      	bne.n	8002512 <memcpy+0xe>
 800251e:	bd10      	pop	{r4, pc}

08002520 <_realloc_r>:
 8002520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002524:	4607      	mov	r7, r0
 8002526:	4614      	mov	r4, r2
 8002528:	460d      	mov	r5, r1
 800252a:	b921      	cbnz	r1, 8002536 <_realloc_r+0x16>
 800252c:	4611      	mov	r1, r2
 800252e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002532:	f7ff bc3b 	b.w	8001dac <_malloc_r>
 8002536:	b92a      	cbnz	r2, 8002544 <_realloc_r+0x24>
 8002538:	f7ff fbce 	bl	8001cd8 <_free_r>
 800253c:	4625      	mov	r5, r4
 800253e:	4628      	mov	r0, r5
 8002540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002544:	f000 f81a 	bl	800257c <_malloc_usable_size_r>
 8002548:	4284      	cmp	r4, r0
 800254a:	4606      	mov	r6, r0
 800254c:	d802      	bhi.n	8002554 <_realloc_r+0x34>
 800254e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002552:	d8f4      	bhi.n	800253e <_realloc_r+0x1e>
 8002554:	4621      	mov	r1, r4
 8002556:	4638      	mov	r0, r7
 8002558:	f7ff fc28 	bl	8001dac <_malloc_r>
 800255c:	4680      	mov	r8, r0
 800255e:	b908      	cbnz	r0, 8002564 <_realloc_r+0x44>
 8002560:	4645      	mov	r5, r8
 8002562:	e7ec      	b.n	800253e <_realloc_r+0x1e>
 8002564:	42b4      	cmp	r4, r6
 8002566:	4622      	mov	r2, r4
 8002568:	4629      	mov	r1, r5
 800256a:	bf28      	it	cs
 800256c:	4632      	movcs	r2, r6
 800256e:	f7ff ffc9 	bl	8002504 <memcpy>
 8002572:	4629      	mov	r1, r5
 8002574:	4638      	mov	r0, r7
 8002576:	f7ff fbaf 	bl	8001cd8 <_free_r>
 800257a:	e7f1      	b.n	8002560 <_realloc_r+0x40>

0800257c <_malloc_usable_size_r>:
 800257c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002580:	1f18      	subs	r0, r3, #4
 8002582:	2b00      	cmp	r3, #0
 8002584:	bfbc      	itt	lt
 8002586:	580b      	ldrlt	r3, [r1, r0]
 8002588:	18c0      	addlt	r0, r0, r3
 800258a:	4770      	bx	lr

0800258c <_init>:
 800258c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800258e:	bf00      	nop
 8002590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002592:	bc08      	pop	{r3}
 8002594:	469e      	mov	lr, r3
 8002596:	4770      	bx	lr

08002598 <_fini>:
 8002598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800259a:	bf00      	nop
 800259c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800259e:	bc08      	pop	{r3}
 80025a0:	469e      	mov	lr, r3
 80025a2:	4770      	bx	lr
