// Seed: 2591740993
module module_0;
  id_1 :
  assert property (@(posedge id_1) 1)
  else $display(1'b0, id_1, id_1);
  assign id_1 = $display;
  wire id_3;
  wire id_5;
  wor  id_6;
  wire id_7;
  assign id_6 = id_2;
  assign module_1.id_0 = 0;
  wire id_8;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input tri1 id_2
);
  uwire id_4;
  module_0 modCall_1 ();
  always @(posedge 1'b0 or $display(id_0 - 1, id_4, 1, 1'h0, 1, 1, 1, 1)) $display(id_4, id_0);
  wire id_5;
  assign id_1 = id_2;
endmodule
