<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Status Register - stat</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___r_s_t_m_g_r___s_t_a_t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Status Register - stat</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___r_s_t_m_g_r.html">Component : Reset Manager Module - ALT_RSTMGR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The STAT register contains bits that indicate the reset source or a timeout event. For reset sources, a field is 1 if its associated reset requester caused the reset. For timeout events, a field is 1 if its associated timeout occured as part of a hardware sequenced warm/debug reset.</p>
<p>Software clears bits by writing them with a value of 1. Writes to bits with a value of 0 are ignored.</p>
<p>After a cold reset is complete, all bits are reset to their reset value except for the bit(s) that indicate the source of the cold reset. If multiple cold reset requests overlap with each other, the source de-asserts the request last will be logged. The other reset request source(s) de-assert the request in the same cycle will also be logged, the rest of the fields are reset to default value of 0.</p>
<p>After a warm reset is complete, the bit(s) that indicate the source of the warm reset are set to 1. A warm reset doesn't clear any of the bits in the STAT register; these bits must be cleared by software writing the STAT register.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORVOLTRST">Power-On Voltage Detector Cold Reset</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NPORPINRST">nPOR Pin Cold Reset</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGACOLDRST">FPGA Core Cold Reset</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CFGIOCOLDRST">CONFIG_IO Cold Reset</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWCOLDRST">Software Cold Reset</a> </td></tr>
<tr>
<td align="left">[7:5] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NRSTPINRST">nRST Pin Warm Reset</a> </td></tr>
<tr>
<td align="left">[9] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAWARMRST">FPGA Core Warm Reset</a> </td></tr>
<tr>
<td align="left">[10] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWWARMRST">Software Warm Reset</a> </td></tr>
<tr>
<td align="left">[11] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD0RST">MPU Watchdog 0 Warm Reset</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD1RST">MPU Watchdog 1 Warm Reset</a> </td></tr>
<tr>
<td align="left">[14] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD0RST">L4 Watchdog 0 Warm Reset</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD1RST">L4 Watchdog 1 Warm Reset</a> </td></tr>
<tr>
<td align="left">[17:16] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[18] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGADBGRST">FPGA Core Debug Reset</a> </td></tr>
<tr>
<td align="left">[19] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CDBGREQRST">DAP Debug Reset</a> </td></tr>
<tr>
<td align="left">[23:20] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SDRSELFREFTMO">SDRAM Self-Refresh Timeout</a> </td></tr>
<tr>
<td align="left">[25] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAMGRHSTMO">FPGA manager handshake Timeout</a> </td></tr>
<tr>
<td align="left">[26] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SCANHSTMO">SCAN manager handshake Timeout</a> </td></tr>
<tr>
<td align="left">[27] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAHSTMO">FPGA handshake Timeout</a> </td></tr>
<tr>
<td align="left">[28] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_ETRSTALLTMO">ETR Stall Timeout</a> </td></tr>
<tr>
<td align="left">[31:29] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Power-On Voltage Detector Cold Reset - porvoltrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp96d13fa63326b04f3c9ed3dfe244ffd9"></a><a class="anchor" id="ALT_RSTMGR_STAT_PORVOLTRST"></a></p>
<p>Built-in POR voltage detector triggered a cold reset (por_voltage_req = 1)</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gafe77508ef8d168ac9811e9def53665a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gafe77508ef8d168ac9811e9def53665a8">ALT_RSTMGR_STAT_PORVOLTRST_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafe77508ef8d168ac9811e9def53665a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54eecb33c4f11888a05f0db41499ee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gad54eecb33c4f11888a05f0db41499ee5">ALT_RSTMGR_STAT_PORVOLTRST_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad54eecb33c4f11888a05f0db41499ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga922412be1df1ce84c4963f73a7c0ec3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga922412be1df1ce84c4963f73a7c0ec3d">ALT_RSTMGR_STAT_PORVOLTRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga922412be1df1ce84c4963f73a7c0ec3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c0c555247ff26bdb2e48ccc2b90b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gae8c0c555247ff26bdb2e48ccc2b90b1b">ALT_RSTMGR_STAT_PORVOLTRST_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gae8c0c555247ff26bdb2e48ccc2b90b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga219eceef4aabf461ae47f218e698f307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga219eceef4aabf461ae47f218e698f307">ALT_RSTMGR_STAT_PORVOLTRST_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga219eceef4aabf461ae47f218e698f307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb484d4ad080ee4e99cd331500a78915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gacb484d4ad080ee4e99cd331500a78915">ALT_RSTMGR_STAT_PORVOLTRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gacb484d4ad080ee4e99cd331500a78915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98fc4ff2283c7d2bda2a0f171d22b57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga98fc4ff2283c7d2bda2a0f171d22b57b">ALT_RSTMGR_STAT_PORVOLTRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga98fc4ff2283c7d2bda2a0f171d22b57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc022b0e48009078a3dd026af370178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga7cc022b0e48009078a3dd026af370178">ALT_RSTMGR_STAT_PORVOLTRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga7cc022b0e48009078a3dd026af370178"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : nPOR Pin Cold Reset - nporpinrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcc473990b5241e5e4abfa0f72aeba2aa"></a><a class="anchor" id="ALT_RSTMGR_STAT_NPORPINRST"></a></p>
<p>nPOR pin triggered a cold reset (por_pin_req = 1)</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf0d899a0a0a220a287593a0f4e652f84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaf0d899a0a0a220a287593a0f4e652f84">ALT_RSTMGR_STAT_NPORPINRST_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf0d899a0a0a220a287593a0f4e652f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b2a369601f418160b42374715fa4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaa5b2a369601f418160b42374715fa4dc">ALT_RSTMGR_STAT_NPORPINRST_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa5b2a369601f418160b42374715fa4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608b61931e3b76b000abcb05756464cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga608b61931e3b76b000abcb05756464cb">ALT_RSTMGR_STAT_NPORPINRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga608b61931e3b76b000abcb05756464cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c16823de6e95ba630805f1e60a2d9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga74c16823de6e95ba630805f1e60a2d9f">ALT_RSTMGR_STAT_NPORPINRST_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga74c16823de6e95ba630805f1e60a2d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12805313927e81ee2746e8b19766c1ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga12805313927e81ee2746e8b19766c1ff">ALT_RSTMGR_STAT_NPORPINRST_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga12805313927e81ee2746e8b19766c1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35278e68b683005c3ffc827307e0ff5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga35278e68b683005c3ffc827307e0ff5f">ALT_RSTMGR_STAT_NPORPINRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga35278e68b683005c3ffc827307e0ff5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22e487e1fb9489bfc94928758cae8fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gac22e487e1fb9489bfc94928758cae8fa">ALT_RSTMGR_STAT_NPORPINRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:gac22e487e1fb9489bfc94928758cae8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4c8b9a54986a52dfcf0f4b8c43b641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaad4c8b9a54986a52dfcf0f4b8c43b641">ALT_RSTMGR_STAT_NPORPINRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:gaad4c8b9a54986a52dfcf0f4b8c43b641"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA Core Cold Reset - fpgacoldrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb31a06d916e3c1db451b8fa43431c98e"></a><a class="anchor" id="ALT_RSTMGR_STAT_FPGACOLDRST"></a></p>
<p>FPGA core triggered a cold reset (f2h_cold_rst_req_n = 1)</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga429c191a5dcd9f0539e2e3d03b07583b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga429c191a5dcd9f0539e2e3d03b07583b">ALT_RSTMGR_STAT_FPGACOLDRST_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga429c191a5dcd9f0539e2e3d03b07583b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac517870cd8fa6664d87ebb9fbd6ee397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gac517870cd8fa6664d87ebb9fbd6ee397">ALT_RSTMGR_STAT_FPGACOLDRST_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gac517870cd8fa6664d87ebb9fbd6ee397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d37dbe7c32ca2fac21c5df53d3f1c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga02d37dbe7c32ca2fac21c5df53d3f1c8">ALT_RSTMGR_STAT_FPGACOLDRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga02d37dbe7c32ca2fac21c5df53d3f1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35cbf4694d998e81487cc6857ad663de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga35cbf4694d998e81487cc6857ad663de">ALT_RSTMGR_STAT_FPGACOLDRST_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga35cbf4694d998e81487cc6857ad663de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34576f1c3ff99ca0c39bd7751ca44da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga34576f1c3ff99ca0c39bd7751ca44da6">ALT_RSTMGR_STAT_FPGACOLDRST_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga34576f1c3ff99ca0c39bd7751ca44da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7756936fcea88c976a49b602b321f69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga7756936fcea88c976a49b602b321f69d">ALT_RSTMGR_STAT_FPGACOLDRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7756936fcea88c976a49b602b321f69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6c30142ebca890420e8bad6553ef13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga9f6c30142ebca890420e8bad6553ef13">ALT_RSTMGR_STAT_FPGACOLDRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga9f6c30142ebca890420e8bad6553ef13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e7be9b5af70d6ccc4571574de8d682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga85e7be9b5af70d6ccc4571574de8d682">ALT_RSTMGR_STAT_FPGACOLDRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga85e7be9b5af70d6ccc4571574de8d682"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : CONFIG_IO Cold Reset - configiocoldrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa891e0e20fed20b186083ba6e6afa19c"></a><a class="anchor" id="ALT_RSTMGR_STAT_CFGIOCOLDRST"></a></p>
<p>FPGA entered CONFIG_IO mode and a triggered a cold reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0ed35f4775786b700298e5b4a2c5213f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga0ed35f4775786b700298e5b4a2c5213f">ALT_RSTMGR_STAT_CFGIOCOLDRST_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga0ed35f4775786b700298e5b4a2c5213f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97473e7efbe6e493435747c7b59c546b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga97473e7efbe6e493435747c7b59c546b">ALT_RSTMGR_STAT_CFGIOCOLDRST_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga97473e7efbe6e493435747c7b59c546b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6993560b83607572f0aeea86415356dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga6993560b83607572f0aeea86415356dd">ALT_RSTMGR_STAT_CFGIOCOLDRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6993560b83607572f0aeea86415356dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a4f15c1f8914dd8e5f24e098e59309c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga1a4f15c1f8914dd8e5f24e098e59309c">ALT_RSTMGR_STAT_CFGIOCOLDRST_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga1a4f15c1f8914dd8e5f24e098e59309c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba15b755412dd119733d0e1fc14cd4db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaba15b755412dd119733d0e1fc14cd4db">ALT_RSTMGR_STAT_CFGIOCOLDRST_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:gaba15b755412dd119733d0e1fc14cd4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae367c4a015a43a91d53ae9fc469654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga3ae367c4a015a43a91d53ae9fc469654">ALT_RSTMGR_STAT_CFGIOCOLDRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3ae367c4a015a43a91d53ae9fc469654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa130d9b2b288298089f9edd554da54f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaa130d9b2b288298089f9edd554da54f9">ALT_RSTMGR_STAT_CFGIOCOLDRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:gaa130d9b2b288298089f9edd554da54f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ebfd538b200e9bb03f253ba62a939c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga87ebfd538b200e9bb03f253ba62a939c">ALT_RSTMGR_STAT_CFGIOCOLDRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga87ebfd538b200e9bb03f253ba62a939c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Software Cold Reset - swcoldrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp103a0fcb41dc0a299ac7594e62bde747"></a><a class="anchor" id="ALT_RSTMGR_STAT_SWCOLDRST"></a></p>
<p>Software wrote CTRL.SWCOLDRSTREQ to 1 and triggered a cold reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf7daba042ecd5ce0d096b6806bc0fb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaf7daba042ecd5ce0d096b6806bc0fb9a">ALT_RSTMGR_STAT_SWCOLDRST_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaf7daba042ecd5ce0d096b6806bc0fb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1958189cf726456d4f43ee8c45e92125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga1958189cf726456d4f43ee8c45e92125">ALT_RSTMGR_STAT_SWCOLDRST_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga1958189cf726456d4f43ee8c45e92125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2ca04238b4a55a9a311432b8337801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga3b2ca04238b4a55a9a311432b8337801">ALT_RSTMGR_STAT_SWCOLDRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3b2ca04238b4a55a9a311432b8337801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga359e84b619a3866583df38431036c606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga359e84b619a3866583df38431036c606">ALT_RSTMGR_STAT_SWCOLDRST_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga359e84b619a3866583df38431036c606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad79051aa91000d090d9d2b1c3b0f7a3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gad79051aa91000d090d9d2b1c3b0f7a3e">ALT_RSTMGR_STAT_SWCOLDRST_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:gad79051aa91000d090d9d2b1c3b0f7a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b8fe794ba75b4156188f92942e1723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga66b8fe794ba75b4156188f92942e1723">ALT_RSTMGR_STAT_SWCOLDRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga66b8fe794ba75b4156188f92942e1723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a973b321073a6a30377f6899502801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga34a973b321073a6a30377f6899502801">ALT_RSTMGR_STAT_SWCOLDRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga34a973b321073a6a30377f6899502801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528561c23ef9fffd264c077d01fa1c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga528561c23ef9fffd264c077d01fa1c91">ALT_RSTMGR_STAT_SWCOLDRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga528561c23ef9fffd264c077d01fa1c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : nRST Pin Warm Reset - nrstpinrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf8982c8d5f824e51a6f13e049e96e508"></a><a class="anchor" id="ALT_RSTMGR_STAT_NRSTPINRST"></a></p>
<p>nRST pin triggered a hardware sequenced warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9b1cbfa302223d5c3e54460848be8f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga9b1cbfa302223d5c3e54460848be8f32">ALT_RSTMGR_STAT_NRSTPINRST_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga9b1cbfa302223d5c3e54460848be8f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaa6694601b8dafb38c54d18be70639b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaaaa6694601b8dafb38c54d18be70639b">ALT_RSTMGR_STAT_NRSTPINRST_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaaaa6694601b8dafb38c54d18be70639b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4eab41df7c004bff96c4e951d17cc12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaf4eab41df7c004bff96c4e951d17cc12">ALT_RSTMGR_STAT_NRSTPINRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf4eab41df7c004bff96c4e951d17cc12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc3a037757f0618830139160cda72dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga3fc3a037757f0618830139160cda72dd">ALT_RSTMGR_STAT_NRSTPINRST_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ga3fc3a037757f0618830139160cda72dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c137c9b7d7c4269d20acf7ee5934326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga4c137c9b7d7c4269d20acf7ee5934326">ALT_RSTMGR_STAT_NRSTPINRST_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:ga4c137c9b7d7c4269d20acf7ee5934326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed6d9170bd55f61098fd0fda02b5363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga9ed6d9170bd55f61098fd0fda02b5363">ALT_RSTMGR_STAT_NRSTPINRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9ed6d9170bd55f61098fd0fda02b5363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f72ff23bd77a9ad336e1ba95364c04b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga6f72ff23bd77a9ad336e1ba95364c04b">ALT_RSTMGR_STAT_NRSTPINRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:ga6f72ff23bd77a9ad336e1ba95364c04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3ffb203525cdaf1ffb82edd90127a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gade3ffb203525cdaf1ffb82edd90127a3">ALT_RSTMGR_STAT_NRSTPINRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:gade3ffb203525cdaf1ffb82edd90127a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA Core Warm Reset - fpgawarmrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7e5c65a5fa5f6293451642d4779ae1fe"></a><a class="anchor" id="ALT_RSTMGR_STAT_FPGAWARMRST"></a></p>
<p>FPGA core triggered a hardware sequenced warm reset (f2h_warm_rst_req_n = 1)</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae2bea8c2ef144c3e6c1b1323678219f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gae2bea8c2ef144c3e6c1b1323678219f9">ALT_RSTMGR_STAT_FPGAWARMRST_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gae2bea8c2ef144c3e6c1b1323678219f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e148fe927b7edc5411eef46d5c375b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga4e148fe927b7edc5411eef46d5c375b8">ALT_RSTMGR_STAT_FPGAWARMRST_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga4e148fe927b7edc5411eef46d5c375b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec2b0e8777f0c65194451065fb950d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga2ec2b0e8777f0c65194451065fb950d2">ALT_RSTMGR_STAT_FPGAWARMRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2ec2b0e8777f0c65194451065fb950d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a99f0049ad58f7a571f67488bce79f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gac8a99f0049ad58f7a571f67488bce79f">ALT_RSTMGR_STAT_FPGAWARMRST_SET_MSK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:gac8a99f0049ad58f7a571f67488bce79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6465a856fd86dbd92674f256c18f6072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga6465a856fd86dbd92674f256c18f6072">ALT_RSTMGR_STAT_FPGAWARMRST_CLR_MSK</a>&#160;&#160;&#160;0xfffffdff</td></tr>
<tr class="separator:ga6465a856fd86dbd92674f256c18f6072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ab09c8930fd1705c289722fed7e48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga98ab09c8930fd1705c289722fed7e48a">ALT_RSTMGR_STAT_FPGAWARMRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga98ab09c8930fd1705c289722fed7e48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03e4cc31e0851510b42bb8f049cf0cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga03e4cc31e0851510b42bb8f049cf0cf5">ALT_RSTMGR_STAT_FPGAWARMRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td></tr>
<tr class="separator:ga03e4cc31e0851510b42bb8f049cf0cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5200bbddc7b595dba81e5f70fb5cf2db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga5200bbddc7b595dba81e5f70fb5cf2db">ALT_RSTMGR_STAT_FPGAWARMRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td></tr>
<tr class="separator:ga5200bbddc7b595dba81e5f70fb5cf2db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Software Warm Reset - swwarmrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp374eec8de8fe7ef4b8ed582cf6243888"></a><a class="anchor" id="ALT_RSTMGR_STAT_SWWARMRST"></a></p>
<p>Software wrote CTRL.SWWARMRSTREQ to 1 and triggered a hardware sequenced warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga822f2df54b5235880fd155985f1a31e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga822f2df54b5235880fd155985f1a31e6">ALT_RSTMGR_STAT_SWWARMRST_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga822f2df54b5235880fd155985f1a31e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff1ef6ed596cb83caba4c60290e62194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaff1ef6ed596cb83caba4c60290e62194">ALT_RSTMGR_STAT_SWWARMRST_MSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaff1ef6ed596cb83caba4c60290e62194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87226740d33b0b24f30ea647cf78f108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga87226740d33b0b24f30ea647cf78f108">ALT_RSTMGR_STAT_SWWARMRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga87226740d33b0b24f30ea647cf78f108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga043daa69501aff27992b80161043d9da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga043daa69501aff27992b80161043d9da">ALT_RSTMGR_STAT_SWWARMRST_SET_MSK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ga043daa69501aff27992b80161043d9da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e93b1b8ab52c82d2c0cfddf39a880d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga07e93b1b8ab52c82d2c0cfddf39a880d">ALT_RSTMGR_STAT_SWWARMRST_CLR_MSK</a>&#160;&#160;&#160;0xfffffbff</td></tr>
<tr class="separator:ga07e93b1b8ab52c82d2c0cfddf39a880d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1576fd3747430f835b12b69ef59b5115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga1576fd3747430f835b12b69ef59b5115">ALT_RSTMGR_STAT_SWWARMRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1576fd3747430f835b12b69ef59b5115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9299316de109f3c70fe7e7d951ec3b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga9299316de109f3c70fe7e7d951ec3b89">ALT_RSTMGR_STAT_SWWARMRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td></tr>
<tr class="separator:ga9299316de109f3c70fe7e7d951ec3b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90b48b1b3341ac1703611403c382ace8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga90b48b1b3341ac1703611403c382ace8">ALT_RSTMGR_STAT_SWWARMRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td></tr>
<tr class="separator:ga90b48b1b3341ac1703611403c382ace8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : MPU Watchdog 0 Warm Reset - mpuwd0rst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa854dd193933cffe221a16a3bf768113"></a><a class="anchor" id="ALT_RSTMGR_STAT_MPUWD0RST"></a></p>
<p>MPU Watchdog 0 triggered a hardware sequenced warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gafd2b1390df9c5fa64b3e76bf1ccf2c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gafd2b1390df9c5fa64b3e76bf1ccf2c65">ALT_RSTMGR_STAT_MPUWD0RST_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gafd2b1390df9c5fa64b3e76bf1ccf2c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce9610da430f258a6b31732a22bfe6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga4ce9610da430f258a6b31732a22bfe6f">ALT_RSTMGR_STAT_MPUWD0RST_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga4ce9610da430f258a6b31732a22bfe6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e4a06c3a153af4032910748ab2f1a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga10e4a06c3a153af4032910748ab2f1a7">ALT_RSTMGR_STAT_MPUWD0RST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga10e4a06c3a153af4032910748ab2f1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584fcdd747e2a9569a7fb706b0c66922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga584fcdd747e2a9569a7fb706b0c66922">ALT_RSTMGR_STAT_MPUWD0RST_SET_MSK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:ga584fcdd747e2a9569a7fb706b0c66922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02fd61156584d7c35398b7780957930b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga02fd61156584d7c35398b7780957930b">ALT_RSTMGR_STAT_MPUWD0RST_CLR_MSK</a>&#160;&#160;&#160;0xffffefff</td></tr>
<tr class="separator:ga02fd61156584d7c35398b7780957930b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d51493b1c23e1849bb3ae9a6dd0b07a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga8d51493b1c23e1849bb3ae9a6dd0b07a">ALT_RSTMGR_STAT_MPUWD0RST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8d51493b1c23e1849bb3ae9a6dd0b07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a56e38a7f1552d9f3f828a080e44d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gac1a56e38a7f1552d9f3f828a080e44d9">ALT_RSTMGR_STAT_MPUWD0RST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td></tr>
<tr class="separator:gac1a56e38a7f1552d9f3f828a080e44d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92a8e03532dd6549c475385d3ba5a420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga92a8e03532dd6549c475385d3ba5a420">ALT_RSTMGR_STAT_MPUWD0RST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td></tr>
<tr class="separator:ga92a8e03532dd6549c475385d3ba5a420"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : MPU Watchdog 1 Warm Reset - mpuwd1rst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdc6b38a203cf1d1717dd8f0bf9721cbf"></a><a class="anchor" id="ALT_RSTMGR_STAT_MPUWD1RST"></a></p>
<p>MPU Watchdog 1 triggered a hardware sequenced warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad7a24e321c3de0ee3a321eda8ffe3d61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gad7a24e321c3de0ee3a321eda8ffe3d61">ALT_RSTMGR_STAT_MPUWD1RST_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gad7a24e321c3de0ee3a321eda8ffe3d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a15f4dfcce423abfc0482255dcd9567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga0a15f4dfcce423abfc0482255dcd9567">ALT_RSTMGR_STAT_MPUWD1RST_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga0a15f4dfcce423abfc0482255dcd9567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8282d3fbc4e9a870ecbc1ef7b18b9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaae8282d3fbc4e9a870ecbc1ef7b18b9e">ALT_RSTMGR_STAT_MPUWD1RST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaae8282d3fbc4e9a870ecbc1ef7b18b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199fbba57dfbc117832ddb7e5b0c5652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga199fbba57dfbc117832ddb7e5b0c5652">ALT_RSTMGR_STAT_MPUWD1RST_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:ga199fbba57dfbc117832ddb7e5b0c5652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91aa2685a075072d5404835e223f7e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga91aa2685a075072d5404835e223f7e6d">ALT_RSTMGR_STAT_MPUWD1RST_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:ga91aa2685a075072d5404835e223f7e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9652b89998e5cfd4842798603427ec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gae9652b89998e5cfd4842798603427ec1">ALT_RSTMGR_STAT_MPUWD1RST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae9652b89998e5cfd4842798603427ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c205f45aceb4e389ffa6a6febc99e82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga2c205f45aceb4e389ffa6a6febc99e82">ALT_RSTMGR_STAT_MPUWD1RST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga2c205f45aceb4e389ffa6a6febc99e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedaf55840f081a74dc7fa6268567099c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaedaf55840f081a74dc7fa6268567099c">ALT_RSTMGR_STAT_MPUWD1RST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:gaedaf55840f081a74dc7fa6268567099c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : L4 Watchdog 0 Warm Reset - l4wd0rst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2e862e3e896b2268e3e793abd3fd081c"></a><a class="anchor" id="ALT_RSTMGR_STAT_L4WD0RST"></a></p>
<p>L4 Watchdog 0 triggered a hardware sequenced warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2510b0a49fd4332977ec7d7eb56b9c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga2510b0a49fd4332977ec7d7eb56b9c1d">ALT_RSTMGR_STAT_L4WD0RST_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga2510b0a49fd4332977ec7d7eb56b9c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ee772ef2e84c4c69499ac671d71de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga00ee772ef2e84c4c69499ac671d71de4">ALT_RSTMGR_STAT_L4WD0RST_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga00ee772ef2e84c4c69499ac671d71de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac473b2310a772f16df29b6601b13a429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gac473b2310a772f16df29b6601b13a429">ALT_RSTMGR_STAT_L4WD0RST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac473b2310a772f16df29b6601b13a429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35776bd770595b408f995e2a792604f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gae35776bd770595b408f995e2a792604f">ALT_RSTMGR_STAT_L4WD0RST_SET_MSK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:gae35776bd770595b408f995e2a792604f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6cfeffc4670febd8e63603a2bdf3bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gac6cfeffc4670febd8e63603a2bdf3bbd">ALT_RSTMGR_STAT_L4WD0RST_CLR_MSK</a>&#160;&#160;&#160;0xffffbfff</td></tr>
<tr class="separator:gac6cfeffc4670febd8e63603a2bdf3bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b838de3d4de70bfb82f5d4cbf32116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaa8b838de3d4de70bfb82f5d4cbf32116">ALT_RSTMGR_STAT_L4WD0RST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa8b838de3d4de70bfb82f5d4cbf32116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95196c4c0d309bcf33499bc5c97563b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga95196c4c0d309bcf33499bc5c97563b0">ALT_RSTMGR_STAT_L4WD0RST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga95196c4c0d309bcf33499bc5c97563b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb54dcb09929d2532dd9d4d6aeb5e3c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gacb54dcb09929d2532dd9d4d6aeb5e3c5">ALT_RSTMGR_STAT_L4WD0RST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td></tr>
<tr class="separator:gacb54dcb09929d2532dd9d4d6aeb5e3c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : L4 Watchdog 1 Warm Reset - l4wd1rst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdbeebe9a7fbdf73f33b5ff035dba7ac1"></a><a class="anchor" id="ALT_RSTMGR_STAT_L4WD1RST"></a></p>
<p>L4 Watchdog 1 triggered a hardware sequenced warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga241507328acc8649f4fddf9592e0f6db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga241507328acc8649f4fddf9592e0f6db">ALT_RSTMGR_STAT_L4WD1RST_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga241507328acc8649f4fddf9592e0f6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f3b67ae6129751f9fdcb7f349cf64b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga00f3b67ae6129751f9fdcb7f349cf64b">ALT_RSTMGR_STAT_L4WD1RST_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga00f3b67ae6129751f9fdcb7f349cf64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb4f8c81e776df59fbc3147f10ca058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaacb4f8c81e776df59fbc3147f10ca058">ALT_RSTMGR_STAT_L4WD1RST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaacb4f8c81e776df59fbc3147f10ca058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fcb3f557fffdd9ed11071911b86bf93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga8fcb3f557fffdd9ed11071911b86bf93">ALT_RSTMGR_STAT_L4WD1RST_SET_MSK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:ga8fcb3f557fffdd9ed11071911b86bf93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df136503d4476f96c17a05ff9bc84ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga7df136503d4476f96c17a05ff9bc84ab">ALT_RSTMGR_STAT_L4WD1RST_CLR_MSK</a>&#160;&#160;&#160;0xffff7fff</td></tr>
<tr class="separator:ga7df136503d4476f96c17a05ff9bc84ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dde94e75621ae0b544f61d0cf2eb8d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga7dde94e75621ae0b544f61d0cf2eb8d9">ALT_RSTMGR_STAT_L4WD1RST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7dde94e75621ae0b544f61d0cf2eb8d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1620d737b1158dbb2391c05a309f1e83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga1620d737b1158dbb2391c05a309f1e83">ALT_RSTMGR_STAT_L4WD1RST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td></tr>
<tr class="separator:ga1620d737b1158dbb2391c05a309f1e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528e7ac0a1c8d892d1981d7533e86e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga528e7ac0a1c8d892d1981d7533e86e2e">ALT_RSTMGR_STAT_L4WD1RST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td></tr>
<tr class="separator:ga528e7ac0a1c8d892d1981d7533e86e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA Core Debug Reset - fpgadbgrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3effff41a702f01680f5c8ad312f868d"></a><a class="anchor" id="ALT_RSTMGR_STAT_FPGADBGRST"></a></p>
<p>FPGA triggered debug reset (f2h_dbg_rst_req_n = 1)</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga27c6863dfc0887eb768f43e7f3225b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga27c6863dfc0887eb768f43e7f3225b02">ALT_RSTMGR_STAT_FPGADBGRST_LSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga27c6863dfc0887eb768f43e7f3225b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ec85cf1ebf61419d07cd28311c35bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga20ec85cf1ebf61419d07cd28311c35bd">ALT_RSTMGR_STAT_FPGADBGRST_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga20ec85cf1ebf61419d07cd28311c35bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d3f2e08910ac6c7a2b79a021191ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga67d3f2e08910ac6c7a2b79a021191ee8">ALT_RSTMGR_STAT_FPGADBGRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga67d3f2e08910ac6c7a2b79a021191ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94bd0d88093ae30a2de2f7186b64adc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga94bd0d88093ae30a2de2f7186b64adc6">ALT_RSTMGR_STAT_FPGADBGRST_SET_MSK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:ga94bd0d88093ae30a2de2f7186b64adc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b4008dd71b6c4f9196085e8ca743e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gae1b4008dd71b6c4f9196085e8ca743e8">ALT_RSTMGR_STAT_FPGADBGRST_CLR_MSK</a>&#160;&#160;&#160;0xfffbffff</td></tr>
<tr class="separator:gae1b4008dd71b6c4f9196085e8ca743e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c12742275675aec47e0d929afea2668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga4c12742275675aec47e0d929afea2668">ALT_RSTMGR_STAT_FPGADBGRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4c12742275675aec47e0d929afea2668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7172bb911245a7740ff531f4a4c3bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gae7172bb911245a7740ff531f4a4c3bbd">ALT_RSTMGR_STAT_FPGADBGRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00040000) &gt;&gt; 18)</td></tr>
<tr class="separator:gae7172bb911245a7740ff531f4a4c3bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga753192841732d98f622bac2e10144014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga753192841732d98f622bac2e10144014">ALT_RSTMGR_STAT_FPGADBGRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x00040000)</td></tr>
<tr class="separator:ga753192841732d98f622bac2e10144014"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : DAP Debug Reset - cdbgreqrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpee18be2710f6e1855be78fde19c33382"></a><a class="anchor" id="ALT_RSTMGR_STAT_CDBGREQRST"></a></p>
<p>DAP triggered debug reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga948ad971e725e88a2e96518aaa757f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga948ad971e725e88a2e96518aaa757f00">ALT_RSTMGR_STAT_CDBGREQRST_LSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga948ad971e725e88a2e96518aaa757f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa49cb4e517a3323d170b1621ddf7fcc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaa49cb4e517a3323d170b1621ddf7fcc1">ALT_RSTMGR_STAT_CDBGREQRST_MSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:gaa49cb4e517a3323d170b1621ddf7fcc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2f6a8b010d039d5d4fdd1d122e53b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga7c2f6a8b010d039d5d4fdd1d122e53b5">ALT_RSTMGR_STAT_CDBGREQRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7c2f6a8b010d039d5d4fdd1d122e53b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd584ee05b9bdfdad0cce1b79db01ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gacfd584ee05b9bdfdad0cce1b79db01ec">ALT_RSTMGR_STAT_CDBGREQRST_SET_MSK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:gacfd584ee05b9bdfdad0cce1b79db01ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6a45420f7a4d9b3ef1f9e1757dfdedf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gae6a45420f7a4d9b3ef1f9e1757dfdedf">ALT_RSTMGR_STAT_CDBGREQRST_CLR_MSK</a>&#160;&#160;&#160;0xfff7ffff</td></tr>
<tr class="separator:gae6a45420f7a4d9b3ef1f9e1757dfdedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab72ac1b772e1c0a4ca188dae28f8a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaeab72ac1b772e1c0a4ca188dae28f8a4">ALT_RSTMGR_STAT_CDBGREQRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaeab72ac1b772e1c0a4ca188dae28f8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga050d9ce23b83918fc258a90c41879aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga050d9ce23b83918fc258a90c41879aa3">ALT_RSTMGR_STAT_CDBGREQRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00080000) &gt;&gt; 19)</td></tr>
<tr class="separator:ga050d9ce23b83918fc258a90c41879aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f368aad2ea26e9f50a83dcd6c3a5958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga6f368aad2ea26e9f50a83dcd6c3a5958">ALT_RSTMGR_STAT_CDBGREQRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00080000)</td></tr>
<tr class="separator:ga6f368aad2ea26e9f50a83dcd6c3a5958"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SDRAM Self-Refresh Timeout - sdrselfreftimeout </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6e7cfd945f7b4891b96e60113ce2308d"></a><a class="anchor" id="ALT_RSTMGR_STAT_SDRSELFREFTMO"></a></p>
<p>A 1 indicates that Reset Manager's request to the SDRAM Controller Subsystem to put the SDRAM devices into self-refresh mode before starting a hardware sequenced warm reset timed-out and the Reset Manager had to proceed with the warm reset anyway.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga64e428564534666ce7be84f00cb21b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga64e428564534666ce7be84f00cb21b88">ALT_RSTMGR_STAT_SDRSELFREFTMO_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga64e428564534666ce7be84f00cb21b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c9e053ed8be11017e5adb410e75156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga23c9e053ed8be11017e5adb410e75156">ALT_RSTMGR_STAT_SDRSELFREFTMO_MSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga23c9e053ed8be11017e5adb410e75156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3949bf29a5f80c64824267f3bf904c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga3949bf29a5f80c64824267f3bf904c35">ALT_RSTMGR_STAT_SDRSELFREFTMO_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3949bf29a5f80c64824267f3bf904c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5f07e7b86f07a40c593b43766bf387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gadf5f07e7b86f07a40c593b43766bf387">ALT_RSTMGR_STAT_SDRSELFREFTMO_SET_MSK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:gadf5f07e7b86f07a40c593b43766bf387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba88681bc8a1b604241cdef1c307a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga3ba88681bc8a1b604241cdef1c307a85">ALT_RSTMGR_STAT_SDRSELFREFTMO_CLR_MSK</a>&#160;&#160;&#160;0xfeffffff</td></tr>
<tr class="separator:ga3ba88681bc8a1b604241cdef1c307a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3b0289179c35528f51f275762fa8a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaa3b0289179c35528f51f275762fa8a96">ALT_RSTMGR_STAT_SDRSELFREFTMO_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa3b0289179c35528f51f275762fa8a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7529bb0b7177f3b9ed307125bd6d7c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gac7529bb0b7177f3b9ed307125bd6d7c8">ALT_RSTMGR_STAT_SDRSELFREFTMO_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x01000000) &gt;&gt; 24)</td></tr>
<tr class="separator:gac7529bb0b7177f3b9ed307125bd6d7c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b0614455eac385ffb4e06321cab957a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga0b0614455eac385ffb4e06321cab957a">ALT_RSTMGR_STAT_SDRSELFREFTMO_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x01000000)</td></tr>
<tr class="separator:ga0b0614455eac385ffb4e06321cab957a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA manager handshake Timeout - fpgamgrhstimeout </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcdfbd52d972b6f484a2ebbfbca53d84a"></a><a class="anchor" id="ALT_RSTMGR_STAT_FPGAMGRHSTMO"></a></p>
<p>A 1 indicates that Reset Manager's request to the FPGA manager to stop driving configuration clock to FPGA CB before starting a hardware sequenced warm reset timed-out and the Reset Manager had to proceed with the warm reset anyway.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7cf8f67888eff734d9edcb7631ae2a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga7cf8f67888eff734d9edcb7631ae2a0a">ALT_RSTMGR_STAT_FPGAMGRHSTMO_LSB</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ga7cf8f67888eff734d9edcb7631ae2a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6a88d698527bca5b29c16bd550d508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga2d6a88d698527bca5b29c16bd550d508">ALT_RSTMGR_STAT_FPGAMGRHSTMO_MSB</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ga2d6a88d698527bca5b29c16bd550d508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94955db0497635dab47522752befe532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga94955db0497635dab47522752befe532">ALT_RSTMGR_STAT_FPGAMGRHSTMO_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga94955db0497635dab47522752befe532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a87571d6c4da404f32464c5b50331e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gad1a87571d6c4da404f32464c5b50331e">ALT_RSTMGR_STAT_FPGAMGRHSTMO_SET_MSK</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:gad1a87571d6c4da404f32464c5b50331e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1abc13e049fbc7d10453790c61a042f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga1abc13e049fbc7d10453790c61a042f5">ALT_RSTMGR_STAT_FPGAMGRHSTMO_CLR_MSK</a>&#160;&#160;&#160;0xfdffffff</td></tr>
<tr class="separator:ga1abc13e049fbc7d10453790c61a042f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4df256b591be30737582c2d76140e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaa4df256b591be30737582c2d76140e72">ALT_RSTMGR_STAT_FPGAMGRHSTMO_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa4df256b591be30737582c2d76140e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83071ffef6f3fb7915fd3258dcba7d78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga83071ffef6f3fb7915fd3258dcba7d78">ALT_RSTMGR_STAT_FPGAMGRHSTMO_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x02000000) &gt;&gt; 25)</td></tr>
<tr class="separator:ga83071ffef6f3fb7915fd3258dcba7d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa173e3447a1f49a9e00088e40b35eede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaa173e3447a1f49a9e00088e40b35eede">ALT_RSTMGR_STAT_FPGAMGRHSTMO_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 25) &amp; 0x02000000)</td></tr>
<tr class="separator:gaa173e3447a1f49a9e00088e40b35eede"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SCAN manager handshake Timeout - scanhstimeout </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa8111bf18b53e28e2bda8bd6ff32bfa3"></a><a class="anchor" id="ALT_RSTMGR_STAT_SCANHSTMO"></a></p>
<p>A 1 indicates that Reset Manager's request to the SCAN manager to stop driving JTAG clock to FPGA CB before starting a hardware sequenced warm reset timed-out and the Reset Manager had to proceed with the warm reset anyway.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac7f539c102ef54d6def8196eb8502958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gac7f539c102ef54d6def8196eb8502958">ALT_RSTMGR_STAT_SCANHSTMO_LSB</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:gac7f539c102ef54d6def8196eb8502958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3965bd8f25e5081b9ab77b6e42ec337d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga3965bd8f25e5081b9ab77b6e42ec337d">ALT_RSTMGR_STAT_SCANHSTMO_MSB</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga3965bd8f25e5081b9ab77b6e42ec337d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a92e36b53974d0f6ac7459385b94d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga3a92e36b53974d0f6ac7459385b94d0d">ALT_RSTMGR_STAT_SCANHSTMO_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3a92e36b53974d0f6ac7459385b94d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55dde8a02975382046d8d70d7f5c101a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga55dde8a02975382046d8d70d7f5c101a">ALT_RSTMGR_STAT_SCANHSTMO_SET_MSK</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:ga55dde8a02975382046d8d70d7f5c101a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6abe96a6a75f458fc6385c52df332840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga6abe96a6a75f458fc6385c52df332840">ALT_RSTMGR_STAT_SCANHSTMO_CLR_MSK</a>&#160;&#160;&#160;0xfbffffff</td></tr>
<tr class="separator:ga6abe96a6a75f458fc6385c52df332840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13328c3649ae6fc7f62f0263f4bd8459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga13328c3649ae6fc7f62f0263f4bd8459">ALT_RSTMGR_STAT_SCANHSTMO_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga13328c3649ae6fc7f62f0263f4bd8459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eec4b5d873684fc1e3d4566b1e3c997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga6eec4b5d873684fc1e3d4566b1e3c997">ALT_RSTMGR_STAT_SCANHSTMO_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x04000000) &gt;&gt; 26)</td></tr>
<tr class="separator:ga6eec4b5d873684fc1e3d4566b1e3c997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c53c406ebed5da1e38818e901aabe27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga5c53c406ebed5da1e38818e901aabe27">ALT_RSTMGR_STAT_SCANHSTMO_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 26) &amp; 0x04000000)</td></tr>
<tr class="separator:ga5c53c406ebed5da1e38818e901aabe27"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA handshake Timeout - fpgahstimeout </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9ebef7a21ea7ef7f64f0c76af3734af5"></a><a class="anchor" id="ALT_RSTMGR_STAT_FPGAHSTMO"></a></p>
<p>A 1 indicates that Reset Manager's handshake request to FPGA before starting a hardware sequenced warm reset timed-out and the Reset Manager had to proceed with the warm reset anyway.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga34f2820a91af46953fb5403e509eacf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga34f2820a91af46953fb5403e509eacf1">ALT_RSTMGR_STAT_FPGAHSTMO_LSB</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:ga34f2820a91af46953fb5403e509eacf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13bcf99335517b07c7c1748f75d31d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gad13bcf99335517b07c7c1748f75d31d2">ALT_RSTMGR_STAT_FPGAHSTMO_MSB</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:gad13bcf99335517b07c7c1748f75d31d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1d86b9006f4f2370bdefbb02225f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga0b1d86b9006f4f2370bdefbb02225f4e">ALT_RSTMGR_STAT_FPGAHSTMO_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0b1d86b9006f4f2370bdefbb02225f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac463a37870fcd74e9902c9b3e2e509ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gac463a37870fcd74e9902c9b3e2e509ec">ALT_RSTMGR_STAT_FPGAHSTMO_SET_MSK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:gac463a37870fcd74e9902c9b3e2e509ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2bc574036a831b2d4b990c6558f4e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaa2bc574036a831b2d4b990c6558f4e6f">ALT_RSTMGR_STAT_FPGAHSTMO_CLR_MSK</a>&#160;&#160;&#160;0xf7ffffff</td></tr>
<tr class="separator:gaa2bc574036a831b2d4b990c6558f4e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d457faf6fd39c481ff01ec4fd782c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga8d457faf6fd39c481ff01ec4fd782c1a">ALT_RSTMGR_STAT_FPGAHSTMO_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8d457faf6fd39c481ff01ec4fd782c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84a9b9f14268e7cfd4afff867b9afc92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga84a9b9f14268e7cfd4afff867b9afc92">ALT_RSTMGR_STAT_FPGAHSTMO_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x08000000) &gt;&gt; 27)</td></tr>
<tr class="separator:ga84a9b9f14268e7cfd4afff867b9afc92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade610ce2f712fe353f9552cb8f1942b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gade610ce2f712fe353f9552cb8f1942b9">ALT_RSTMGR_STAT_FPGAHSTMO_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 27) &amp; 0x08000000)</td></tr>
<tr class="separator:gade610ce2f712fe353f9552cb8f1942b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ETR Stall Timeout - etrstalltimeout </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb4f310ca90f1e676c9a076bd0309148c"></a><a class="anchor" id="ALT_RSTMGR_STAT_ETRSTALLTMO"></a></p>
<p>A 1 indicates that Reset Manager's request to the ETR (Embedded Trace Router) to stall its AXI master port before starting a hardware sequenced warm reset timed- out and the Reset Manager had to proceed with the warm reset anyway.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga93bd727e454822a4436c0a5c7e7ce103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga93bd727e454822a4436c0a5c7e7ce103">ALT_RSTMGR_STAT_ETRSTALLTMO_LSB</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga93bd727e454822a4436c0a5c7e7ce103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4117a75a4c5725acfd4ef3c8f935a8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga4117a75a4c5725acfd4ef3c8f935a8df">ALT_RSTMGR_STAT_ETRSTALLTMO_MSB</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga4117a75a4c5725acfd4ef3c8f935a8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36331a0de9460bad84f8b372924c7d4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga36331a0de9460bad84f8b372924c7d4a">ALT_RSTMGR_STAT_ETRSTALLTMO_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga36331a0de9460bad84f8b372924c7d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8adb326c027e1612fb35d088cfbe57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaa8adb326c027e1612fb35d088cfbe57a">ALT_RSTMGR_STAT_ETRSTALLTMO_SET_MSK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:gaa8adb326c027e1612fb35d088cfbe57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef14c0fd45a284c1fc7fcac2e60e12ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaef14c0fd45a284c1fc7fcac2e60e12ef">ALT_RSTMGR_STAT_ETRSTALLTMO_CLR_MSK</a>&#160;&#160;&#160;0xefffffff</td></tr>
<tr class="separator:gaef14c0fd45a284c1fc7fcac2e60e12ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b4e33a8b748ff2e6329fe18c3f38fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga7b4e33a8b748ff2e6329fe18c3f38fc9">ALT_RSTMGR_STAT_ETRSTALLTMO_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7b4e33a8b748ff2e6329fe18c3f38fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c59a36225909afb9faecf557b23c0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga1c59a36225909afb9faecf557b23c0ea">ALT_RSTMGR_STAT_ETRSTALLTMO_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x10000000) &gt;&gt; 28)</td></tr>
<tr class="separator:ga1c59a36225909afb9faecf557b23c0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac72c0aaaec974b0b0a83ea23dc2f7fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gac72c0aaaec974b0b0a83ea23dc2f7fed">ALT_RSTMGR_STAT_ETRSTALLTMO_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 28) &amp; 0x10000000)</td></tr>
<tr class="separator:gac72c0aaaec974b0b0a83ea23dc2f7fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___r_s_t_m_g_r___s_t_a_t__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#struct_a_l_t___r_s_t_m_g_r___s_t_a_t__s">ALT_RSTMGR_STAT_s</a></td></tr>
<tr class="separator:struct_a_l_t___r_s_t_m_g_r___s_t_a_t__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2d91b37cc54d84be759d6a8b64af607a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga2d91b37cc54d84be759d6a8b64af607a">ALT_RSTMGR_STAT_OFST</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2d91b37cc54d84be759d6a8b64af607a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gab21767f0d60cf6903a36f402169c0092"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#struct_a_l_t___r_s_t_m_g_r___s_t_a_t__s">ALT_RSTMGR_STAT_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gab21767f0d60cf6903a36f402169c0092">ALT_RSTMGR_STAT_t</a></td></tr>
<tr class="separator:gab21767f0d60cf6903a36f402169c0092"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___r_s_t_m_g_r___s_t_a_t__s" id="struct_a_l_t___r_s_t_m_g_r___s_t_a_t__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_RSTMGR_STAT_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html">ALT_RSTMGR_STAT</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7d4b88e9a7050f2298c91be2596cc59a"></a>uint32_t</td>
<td class="fieldname">
porvoltrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORVOLTRST">Power-On Voltage Detector Cold Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a296813f9ec7610ae27db528f9126c591"></a>uint32_t</td>
<td class="fieldname">
nporpinrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NPORPINRST">nPOR Pin Cold Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aafd1482f32dd1cdd541dc346a46bb3a2"></a>uint32_t</td>
<td class="fieldname">
fpgacoldrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGACOLDRST">FPGA Core Cold Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad7612399ad340be306f0e6459fcb2e80"></a>uint32_t</td>
<td class="fieldname">
configiocoldrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CFGIOCOLDRST">CONFIG_IO Cold Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af8112cbcf6006a6c80b953c47fff775d"></a>uint32_t</td>
<td class="fieldname">
swcoldrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWCOLDRST">Software Cold Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abb23a39135aea06e18a6d7de663ac4b9"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6fcfb62dc23359b0ab0516fa434f976d"></a>uint32_t</td>
<td class="fieldname">
nrstpinrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NRSTPINRST">nRST Pin Warm Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aacba56c9241c62f5d19999f3d29f0f82"></a>uint32_t</td>
<td class="fieldname">
fpgawarmrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAWARMRST">FPGA Core Warm Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a82a619786af165f9b0fe66808c616456"></a>uint32_t</td>
<td class="fieldname">
swwarmrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWWARMRST">Software Warm Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0116f7c135d74bd4d6e15ee9fabd14d5"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a46e1b6f81daa29314710ca5080e3fe2e"></a>uint32_t</td>
<td class="fieldname">
mpuwd0rst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD0RST">MPU Watchdog 0 Warm Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad0a35fd7b89e3b95ad0d3c8be8e81f57"></a>uint32_t</td>
<td class="fieldname">
mpuwd1rst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD1RST">MPU Watchdog 1 Warm Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a165e3a556b41cfe85d725ea35f200c49"></a>uint32_t</td>
<td class="fieldname">
l4wd0rst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD0RST">L4 Watchdog 0 Warm Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8200542c4ec8bf45faffd7c32a7a01d9"></a>uint32_t</td>
<td class="fieldname">
l4wd1rst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD1RST">L4 Watchdog 1 Warm Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6b770350eb30db20e8f20bae6b04d98c"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 2</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac516f8f58e741b487e6c813ea742f298"></a>uint32_t</td>
<td class="fieldname">
fpgadbgrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGADBGRST">FPGA Core Debug Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3d463d9a78c4b9978453297579eaf1a1"></a>uint32_t</td>
<td class="fieldname">
cdbgreqrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CDBGREQRST">DAP Debug Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a72c7b0eced0d472b7f92d8158a6a55db"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 4</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aeb0c6e51a1c6f72bc46ce34f6508e0e4"></a>uint32_t</td>
<td class="fieldname">
sdrselfreftimeout: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SDRSELFREFTMO">SDRAM Self-Refresh Timeout</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a689e8c1d3822e5d3d8a302c29440ad7b"></a>uint32_t</td>
<td class="fieldname">
fpgamgrhstimeout: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAMGRHSTMO">FPGA manager handshake Timeout</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab7872be4b38199376e4622ca91c532cc"></a>uint32_t</td>
<td class="fieldname">
scanhstimeout: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SCANHSTMO">SCAN manager handshake Timeout</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1bdc756af3b3cf229b15325b5aa25e2e"></a>uint32_t</td>
<td class="fieldname">
fpgahstimeout: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAHSTMO">FPGA handshake Timeout</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aeb17d2fc347d07a440a5e09ad4885f12"></a>uint32_t</td>
<td class="fieldname">
etrstalltimeout: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_ETRSTALLTMO">ETR Stall Timeout</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a32bbe96d54883f44e8c9bcb46aedddac"></a>uint32_t</td>
<td class="fieldname">
__pad4__: 3</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gafe77508ef8d168ac9811e9def53665a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORVOLTRST_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORVOLTRST">ALT_RSTMGR_STAT_PORVOLTRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad54eecb33c4f11888a05f0db41499ee5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORVOLTRST_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORVOLTRST">ALT_RSTMGR_STAT_PORVOLTRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga922412be1df1ce84c4963f73a7c0ec3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORVOLTRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORVOLTRST">ALT_RSTMGR_STAT_PORVOLTRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae8c0c555247ff26bdb2e48ccc2b90b1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORVOLTRST_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORVOLTRST">ALT_RSTMGR_STAT_PORVOLTRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga219eceef4aabf461ae47f218e698f307"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORVOLTRST_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORVOLTRST">ALT_RSTMGR_STAT_PORVOLTRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacb484d4ad080ee4e99cd331500a78915"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORVOLTRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORVOLTRST">ALT_RSTMGR_STAT_PORVOLTRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga98fc4ff2283c7d2bda2a0f171d22b57b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORVOLTRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORVOLTRST">ALT_RSTMGR_STAT_PORVOLTRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7cc022b0e48009078a3dd026af370178"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORVOLTRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORVOLTRST">ALT_RSTMGR_STAT_PORVOLTRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf0d899a0a0a220a287593a0f4e652f84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NPORPINRST_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NPORPINRST">ALT_RSTMGR_STAT_NPORPINRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa5b2a369601f418160b42374715fa4dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NPORPINRST_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NPORPINRST">ALT_RSTMGR_STAT_NPORPINRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga608b61931e3b76b000abcb05756464cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NPORPINRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NPORPINRST">ALT_RSTMGR_STAT_NPORPINRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga74c16823de6e95ba630805f1e60a2d9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NPORPINRST_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NPORPINRST">ALT_RSTMGR_STAT_NPORPINRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga12805313927e81ee2746e8b19766c1ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NPORPINRST_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NPORPINRST">ALT_RSTMGR_STAT_NPORPINRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga35278e68b683005c3ffc827307e0ff5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NPORPINRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NPORPINRST">ALT_RSTMGR_STAT_NPORPINRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac22e487e1fb9489bfc94928758cae8fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NPORPINRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NPORPINRST">ALT_RSTMGR_STAT_NPORPINRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaad4c8b9a54986a52dfcf0f4b8c43b641"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NPORPINRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NPORPINRST">ALT_RSTMGR_STAT_NPORPINRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga429c191a5dcd9f0539e2e3d03b07583b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGACOLDRST_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGACOLDRST">ALT_RSTMGR_STAT_FPGACOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac517870cd8fa6664d87ebb9fbd6ee397"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGACOLDRST_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGACOLDRST">ALT_RSTMGR_STAT_FPGACOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga02d37dbe7c32ca2fac21c5df53d3f1c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGACOLDRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGACOLDRST">ALT_RSTMGR_STAT_FPGACOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga35cbf4694d998e81487cc6857ad663de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGACOLDRST_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGACOLDRST">ALT_RSTMGR_STAT_FPGACOLDRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga34576f1c3ff99ca0c39bd7751ca44da6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGACOLDRST_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGACOLDRST">ALT_RSTMGR_STAT_FPGACOLDRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7756936fcea88c976a49b602b321f69d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGACOLDRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGACOLDRST">ALT_RSTMGR_STAT_FPGACOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9f6c30142ebca890420e8bad6553ef13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGACOLDRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGACOLDRST">ALT_RSTMGR_STAT_FPGACOLDRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga85e7be9b5af70d6ccc4571574de8d682"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGACOLDRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGACOLDRST">ALT_RSTMGR_STAT_FPGACOLDRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0ed35f4775786b700298e5b4a2c5213f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CFGIOCOLDRST_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CFGIOCOLDRST">ALT_RSTMGR_STAT_CFGIOCOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga97473e7efbe6e493435747c7b59c546b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CFGIOCOLDRST_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CFGIOCOLDRST">ALT_RSTMGR_STAT_CFGIOCOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6993560b83607572f0aeea86415356dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CFGIOCOLDRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CFGIOCOLDRST">ALT_RSTMGR_STAT_CFGIOCOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1a4f15c1f8914dd8e5f24e098e59309c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CFGIOCOLDRST_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CFGIOCOLDRST">ALT_RSTMGR_STAT_CFGIOCOLDRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaba15b755412dd119733d0e1fc14cd4db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CFGIOCOLDRST_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CFGIOCOLDRST">ALT_RSTMGR_STAT_CFGIOCOLDRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3ae367c4a015a43a91d53ae9fc469654"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CFGIOCOLDRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CFGIOCOLDRST">ALT_RSTMGR_STAT_CFGIOCOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa130d9b2b288298089f9edd554da54f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CFGIOCOLDRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CFGIOCOLDRST">ALT_RSTMGR_STAT_CFGIOCOLDRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga87ebfd538b200e9bb03f253ba62a939c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CFGIOCOLDRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CFGIOCOLDRST">ALT_RSTMGR_STAT_CFGIOCOLDRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf7daba042ecd5ce0d096b6806bc0fb9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWCOLDRST_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWCOLDRST">ALT_RSTMGR_STAT_SWCOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1958189cf726456d4f43ee8c45e92125"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWCOLDRST_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWCOLDRST">ALT_RSTMGR_STAT_SWCOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3b2ca04238b4a55a9a311432b8337801"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWCOLDRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWCOLDRST">ALT_RSTMGR_STAT_SWCOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga359e84b619a3866583df38431036c606"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWCOLDRST_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWCOLDRST">ALT_RSTMGR_STAT_SWCOLDRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad79051aa91000d090d9d2b1c3b0f7a3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWCOLDRST_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWCOLDRST">ALT_RSTMGR_STAT_SWCOLDRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga66b8fe794ba75b4156188f92942e1723"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWCOLDRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWCOLDRST">ALT_RSTMGR_STAT_SWCOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga34a973b321073a6a30377f6899502801"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWCOLDRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWCOLDRST">ALT_RSTMGR_STAT_SWCOLDRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga528561c23ef9fffd264c077d01fa1c91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWCOLDRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWCOLDRST">ALT_RSTMGR_STAT_SWCOLDRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9b1cbfa302223d5c3e54460848be8f32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NRSTPINRST_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NRSTPINRST">ALT_RSTMGR_STAT_NRSTPINRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaaa6694601b8dafb38c54d18be70639b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NRSTPINRST_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NRSTPINRST">ALT_RSTMGR_STAT_NRSTPINRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf4eab41df7c004bff96c4e951d17cc12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NRSTPINRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NRSTPINRST">ALT_RSTMGR_STAT_NRSTPINRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3fc3a037757f0618830139160cda72dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NRSTPINRST_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NRSTPINRST">ALT_RSTMGR_STAT_NRSTPINRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4c137c9b7d7c4269d20acf7ee5934326"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NRSTPINRST_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NRSTPINRST">ALT_RSTMGR_STAT_NRSTPINRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9ed6d9170bd55f61098fd0fda02b5363"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NRSTPINRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NRSTPINRST">ALT_RSTMGR_STAT_NRSTPINRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6f72ff23bd77a9ad336e1ba95364c04b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NRSTPINRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NRSTPINRST">ALT_RSTMGR_STAT_NRSTPINRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gade3ffb203525cdaf1ffb82edd90127a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NRSTPINRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NRSTPINRST">ALT_RSTMGR_STAT_NRSTPINRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae2bea8c2ef144c3e6c1b1323678219f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAWARMRST_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAWARMRST">ALT_RSTMGR_STAT_FPGAWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4e148fe927b7edc5411eef46d5c375b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAWARMRST_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAWARMRST">ALT_RSTMGR_STAT_FPGAWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2ec2b0e8777f0c65194451065fb950d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAWARMRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAWARMRST">ALT_RSTMGR_STAT_FPGAWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac8a99f0049ad58f7a571f67488bce79f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAWARMRST_SET_MSK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAWARMRST">ALT_RSTMGR_STAT_FPGAWARMRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6465a856fd86dbd92674f256c18f6072"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAWARMRST_CLR_MSK&#160;&#160;&#160;0xfffffdff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAWARMRST">ALT_RSTMGR_STAT_FPGAWARMRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga98ab09c8930fd1705c289722fed7e48a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAWARMRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAWARMRST">ALT_RSTMGR_STAT_FPGAWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga03e4cc31e0851510b42bb8f049cf0cf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAWARMRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAWARMRST">ALT_RSTMGR_STAT_FPGAWARMRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5200bbddc7b595dba81e5f70fb5cf2db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAWARMRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAWARMRST">ALT_RSTMGR_STAT_FPGAWARMRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga822f2df54b5235880fd155985f1a31e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWWARMRST_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWWARMRST">ALT_RSTMGR_STAT_SWWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaff1ef6ed596cb83caba4c60290e62194"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWWARMRST_MSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWWARMRST">ALT_RSTMGR_STAT_SWWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga87226740d33b0b24f30ea647cf78f108"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWWARMRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWWARMRST">ALT_RSTMGR_STAT_SWWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga043daa69501aff27992b80161043d9da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWWARMRST_SET_MSK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWWARMRST">ALT_RSTMGR_STAT_SWWARMRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga07e93b1b8ab52c82d2c0cfddf39a880d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWWARMRST_CLR_MSK&#160;&#160;&#160;0xfffffbff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWWARMRST">ALT_RSTMGR_STAT_SWWARMRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1576fd3747430f835b12b69ef59b5115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWWARMRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWWARMRST">ALT_RSTMGR_STAT_SWWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9299316de109f3c70fe7e7d951ec3b89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWWARMRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWWARMRST">ALT_RSTMGR_STAT_SWWARMRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga90b48b1b3341ac1703611403c382ace8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWWARMRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWWARMRST">ALT_RSTMGR_STAT_SWWARMRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gafd2b1390df9c5fa64b3e76bf1ccf2c65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD0RST_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD0RST">ALT_RSTMGR_STAT_MPUWD0RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4ce9610da430f258a6b31732a22bfe6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD0RST_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD0RST">ALT_RSTMGR_STAT_MPUWD0RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga10e4a06c3a153af4032910748ab2f1a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD0RST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD0RST">ALT_RSTMGR_STAT_MPUWD0RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga584fcdd747e2a9569a7fb706b0c66922"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD0RST_SET_MSK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD0RST">ALT_RSTMGR_STAT_MPUWD0RST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga02fd61156584d7c35398b7780957930b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD0RST_CLR_MSK&#160;&#160;&#160;0xffffefff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD0RST">ALT_RSTMGR_STAT_MPUWD0RST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8d51493b1c23e1849bb3ae9a6dd0b07a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD0RST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD0RST">ALT_RSTMGR_STAT_MPUWD0RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac1a56e38a7f1552d9f3f828a080e44d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD0RST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD0RST">ALT_RSTMGR_STAT_MPUWD0RST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga92a8e03532dd6549c475385d3ba5a420"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD0RST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD0RST">ALT_RSTMGR_STAT_MPUWD0RST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad7a24e321c3de0ee3a321eda8ffe3d61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD1RST_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD1RST">ALT_RSTMGR_STAT_MPUWD1RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0a15f4dfcce423abfc0482255dcd9567"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD1RST_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD1RST">ALT_RSTMGR_STAT_MPUWD1RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaae8282d3fbc4e9a870ecbc1ef7b18b9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD1RST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD1RST">ALT_RSTMGR_STAT_MPUWD1RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga199fbba57dfbc117832ddb7e5b0c5652"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD1RST_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD1RST">ALT_RSTMGR_STAT_MPUWD1RST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga91aa2685a075072d5404835e223f7e6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD1RST_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD1RST">ALT_RSTMGR_STAT_MPUWD1RST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae9652b89998e5cfd4842798603427ec1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD1RST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD1RST">ALT_RSTMGR_STAT_MPUWD1RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2c205f45aceb4e389ffa6a6febc99e82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD1RST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD1RST">ALT_RSTMGR_STAT_MPUWD1RST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaedaf55840f081a74dc7fa6268567099c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD1RST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD1RST">ALT_RSTMGR_STAT_MPUWD1RST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2510b0a49fd4332977ec7d7eb56b9c1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD0RST_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD0RST">ALT_RSTMGR_STAT_L4WD0RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga00ee772ef2e84c4c69499ac671d71de4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD0RST_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD0RST">ALT_RSTMGR_STAT_L4WD0RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac473b2310a772f16df29b6601b13a429"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD0RST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD0RST">ALT_RSTMGR_STAT_L4WD0RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae35776bd770595b408f995e2a792604f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD0RST_SET_MSK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD0RST">ALT_RSTMGR_STAT_L4WD0RST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac6cfeffc4670febd8e63603a2bdf3bbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD0RST_CLR_MSK&#160;&#160;&#160;0xffffbfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD0RST">ALT_RSTMGR_STAT_L4WD0RST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa8b838de3d4de70bfb82f5d4cbf32116"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD0RST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD0RST">ALT_RSTMGR_STAT_L4WD0RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga95196c4c0d309bcf33499bc5c97563b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD0RST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD0RST">ALT_RSTMGR_STAT_L4WD0RST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gacb54dcb09929d2532dd9d4d6aeb5e3c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD0RST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD0RST">ALT_RSTMGR_STAT_L4WD0RST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga241507328acc8649f4fddf9592e0f6db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD1RST_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD1RST">ALT_RSTMGR_STAT_L4WD1RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga00f3b67ae6129751f9fdcb7f349cf64b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD1RST_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD1RST">ALT_RSTMGR_STAT_L4WD1RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaacb4f8c81e776df59fbc3147f10ca058"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD1RST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD1RST">ALT_RSTMGR_STAT_L4WD1RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8fcb3f557fffdd9ed11071911b86bf93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD1RST_SET_MSK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD1RST">ALT_RSTMGR_STAT_L4WD1RST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7df136503d4476f96c17a05ff9bc84ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD1RST_CLR_MSK&#160;&#160;&#160;0xffff7fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD1RST">ALT_RSTMGR_STAT_L4WD1RST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7dde94e75621ae0b544f61d0cf2eb8d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD1RST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD1RST">ALT_RSTMGR_STAT_L4WD1RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1620d737b1158dbb2391c05a309f1e83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD1RST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD1RST">ALT_RSTMGR_STAT_L4WD1RST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga528e7ac0a1c8d892d1981d7533e86e2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD1RST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD1RST">ALT_RSTMGR_STAT_L4WD1RST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga27c6863dfc0887eb768f43e7f3225b02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGADBGRST_LSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGADBGRST">ALT_RSTMGR_STAT_FPGADBGRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga20ec85cf1ebf61419d07cd28311c35bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGADBGRST_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGADBGRST">ALT_RSTMGR_STAT_FPGADBGRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga67d3f2e08910ac6c7a2b79a021191ee8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGADBGRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGADBGRST">ALT_RSTMGR_STAT_FPGADBGRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga94bd0d88093ae30a2de2f7186b64adc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGADBGRST_SET_MSK&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGADBGRST">ALT_RSTMGR_STAT_FPGADBGRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae1b4008dd71b6c4f9196085e8ca743e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGADBGRST_CLR_MSK&#160;&#160;&#160;0xfffbffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGADBGRST">ALT_RSTMGR_STAT_FPGADBGRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4c12742275675aec47e0d929afea2668"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGADBGRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGADBGRST">ALT_RSTMGR_STAT_FPGADBGRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae7172bb911245a7740ff531f4a4c3bbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGADBGRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00040000) &gt;&gt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGADBGRST">ALT_RSTMGR_STAT_FPGADBGRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga753192841732d98f622bac2e10144014"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGADBGRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGADBGRST">ALT_RSTMGR_STAT_FPGADBGRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga948ad971e725e88a2e96518aaa757f00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CDBGREQRST_LSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CDBGREQRST">ALT_RSTMGR_STAT_CDBGREQRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa49cb4e517a3323d170b1621ddf7fcc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CDBGREQRST_MSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CDBGREQRST">ALT_RSTMGR_STAT_CDBGREQRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7c2f6a8b010d039d5d4fdd1d122e53b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CDBGREQRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CDBGREQRST">ALT_RSTMGR_STAT_CDBGREQRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacfd584ee05b9bdfdad0cce1b79db01ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CDBGREQRST_SET_MSK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CDBGREQRST">ALT_RSTMGR_STAT_CDBGREQRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae6a45420f7a4d9b3ef1f9e1757dfdedf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CDBGREQRST_CLR_MSK&#160;&#160;&#160;0xfff7ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CDBGREQRST">ALT_RSTMGR_STAT_CDBGREQRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaeab72ac1b772e1c0a4ca188dae28f8a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CDBGREQRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CDBGREQRST">ALT_RSTMGR_STAT_CDBGREQRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga050d9ce23b83918fc258a90c41879aa3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CDBGREQRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00080000) &gt;&gt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CDBGREQRST">ALT_RSTMGR_STAT_CDBGREQRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6f368aad2ea26e9f50a83dcd6c3a5958"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CDBGREQRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CDBGREQRST">ALT_RSTMGR_STAT_CDBGREQRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga64e428564534666ce7be84f00cb21b88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SDRSELFREFTMO_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SDRSELFREFTMO">ALT_RSTMGR_STAT_SDRSELFREFTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga23c9e053ed8be11017e5adb410e75156"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SDRSELFREFTMO_MSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SDRSELFREFTMO">ALT_RSTMGR_STAT_SDRSELFREFTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3949bf29a5f80c64824267f3bf904c35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SDRSELFREFTMO_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SDRSELFREFTMO">ALT_RSTMGR_STAT_SDRSELFREFTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadf5f07e7b86f07a40c593b43766bf387"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SDRSELFREFTMO_SET_MSK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SDRSELFREFTMO">ALT_RSTMGR_STAT_SDRSELFREFTMO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3ba88681bc8a1b604241cdef1c307a85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SDRSELFREFTMO_CLR_MSK&#160;&#160;&#160;0xfeffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SDRSELFREFTMO">ALT_RSTMGR_STAT_SDRSELFREFTMO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa3b0289179c35528f51f275762fa8a96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SDRSELFREFTMO_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SDRSELFREFTMO">ALT_RSTMGR_STAT_SDRSELFREFTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac7529bb0b7177f3b9ed307125bd6d7c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SDRSELFREFTMO_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x01000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SDRSELFREFTMO">ALT_RSTMGR_STAT_SDRSELFREFTMO</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0b0614455eac385ffb4e06321cab957a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SDRSELFREFTMO_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SDRSELFREFTMO">ALT_RSTMGR_STAT_SDRSELFREFTMO</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7cf8f67888eff734d9edcb7631ae2a0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAMGRHSTMO_LSB&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAMGRHSTMO">ALT_RSTMGR_STAT_FPGAMGRHSTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2d6a88d698527bca5b29c16bd550d508"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAMGRHSTMO_MSB&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAMGRHSTMO">ALT_RSTMGR_STAT_FPGAMGRHSTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga94955db0497635dab47522752befe532"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAMGRHSTMO_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAMGRHSTMO">ALT_RSTMGR_STAT_FPGAMGRHSTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad1a87571d6c4da404f32464c5b50331e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAMGRHSTMO_SET_MSK&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAMGRHSTMO">ALT_RSTMGR_STAT_FPGAMGRHSTMO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1abc13e049fbc7d10453790c61a042f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAMGRHSTMO_CLR_MSK&#160;&#160;&#160;0xfdffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAMGRHSTMO">ALT_RSTMGR_STAT_FPGAMGRHSTMO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa4df256b591be30737582c2d76140e72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAMGRHSTMO_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAMGRHSTMO">ALT_RSTMGR_STAT_FPGAMGRHSTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga83071ffef6f3fb7915fd3258dcba7d78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAMGRHSTMO_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x02000000) &gt;&gt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAMGRHSTMO">ALT_RSTMGR_STAT_FPGAMGRHSTMO</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa173e3447a1f49a9e00088e40b35eede"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAMGRHSTMO_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 25) &amp; 0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAMGRHSTMO">ALT_RSTMGR_STAT_FPGAMGRHSTMO</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac7f539c102ef54d6def8196eb8502958"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SCANHSTMO_LSB&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SCANHSTMO">ALT_RSTMGR_STAT_SCANHSTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3965bd8f25e5081b9ab77b6e42ec337d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SCANHSTMO_MSB&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SCANHSTMO">ALT_RSTMGR_STAT_SCANHSTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3a92e36b53974d0f6ac7459385b94d0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SCANHSTMO_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SCANHSTMO">ALT_RSTMGR_STAT_SCANHSTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga55dde8a02975382046d8d70d7f5c101a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SCANHSTMO_SET_MSK&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SCANHSTMO">ALT_RSTMGR_STAT_SCANHSTMO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6abe96a6a75f458fc6385c52df332840"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SCANHSTMO_CLR_MSK&#160;&#160;&#160;0xfbffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SCANHSTMO">ALT_RSTMGR_STAT_SCANHSTMO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga13328c3649ae6fc7f62f0263f4bd8459"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SCANHSTMO_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SCANHSTMO">ALT_RSTMGR_STAT_SCANHSTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6eec4b5d873684fc1e3d4566b1e3c997"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SCANHSTMO_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x04000000) &gt;&gt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SCANHSTMO">ALT_RSTMGR_STAT_SCANHSTMO</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5c53c406ebed5da1e38818e901aabe27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SCANHSTMO_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 26) &amp; 0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SCANHSTMO">ALT_RSTMGR_STAT_SCANHSTMO</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga34f2820a91af46953fb5403e509eacf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAHSTMO_LSB&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAHSTMO">ALT_RSTMGR_STAT_FPGAHSTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad13bcf99335517b07c7c1748f75d31d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAHSTMO_MSB&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAHSTMO">ALT_RSTMGR_STAT_FPGAHSTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0b1d86b9006f4f2370bdefbb02225f4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAHSTMO_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAHSTMO">ALT_RSTMGR_STAT_FPGAHSTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac463a37870fcd74e9902c9b3e2e509ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAHSTMO_SET_MSK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAHSTMO">ALT_RSTMGR_STAT_FPGAHSTMO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa2bc574036a831b2d4b990c6558f4e6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAHSTMO_CLR_MSK&#160;&#160;&#160;0xf7ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAHSTMO">ALT_RSTMGR_STAT_FPGAHSTMO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8d457faf6fd39c481ff01ec4fd782c1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAHSTMO_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAHSTMO">ALT_RSTMGR_STAT_FPGAHSTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga84a9b9f14268e7cfd4afff867b9afc92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAHSTMO_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x08000000) &gt;&gt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAHSTMO">ALT_RSTMGR_STAT_FPGAHSTMO</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gade610ce2f712fe353f9552cb8f1942b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAHSTMO_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 27) &amp; 0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAHSTMO">ALT_RSTMGR_STAT_FPGAHSTMO</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga93bd727e454822a4436c0a5c7e7ce103"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_ETRSTALLTMO_LSB&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_ETRSTALLTMO">ALT_RSTMGR_STAT_ETRSTALLTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4117a75a4c5725acfd4ef3c8f935a8df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_ETRSTALLTMO_MSB&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_ETRSTALLTMO">ALT_RSTMGR_STAT_ETRSTALLTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga36331a0de9460bad84f8b372924c7d4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_ETRSTALLTMO_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_ETRSTALLTMO">ALT_RSTMGR_STAT_ETRSTALLTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa8adb326c027e1612fb35d088cfbe57a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_ETRSTALLTMO_SET_MSK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_ETRSTALLTMO">ALT_RSTMGR_STAT_ETRSTALLTMO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaef14c0fd45a284c1fc7fcac2e60e12ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_ETRSTALLTMO_CLR_MSK&#160;&#160;&#160;0xefffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_ETRSTALLTMO">ALT_RSTMGR_STAT_ETRSTALLTMO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7b4e33a8b748ff2e6329fe18c3f38fc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_ETRSTALLTMO_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_ETRSTALLTMO">ALT_RSTMGR_STAT_ETRSTALLTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1c59a36225909afb9faecf557b23c0ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_ETRSTALLTMO_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x10000000) &gt;&gt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_ETRSTALLTMO">ALT_RSTMGR_STAT_ETRSTALLTMO</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac72c0aaaec974b0b0a83ea23dc2f7fed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_ETRSTALLTMO_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 28) &amp; 0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_ETRSTALLTMO">ALT_RSTMGR_STAT_ETRSTALLTMO</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2d91b37cc54d84be759d6a8b64af607a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_OFST&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html">ALT_RSTMGR_STAT</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gab21767f0d60cf6903a36f402169c0092"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#struct_a_l_t___r_s_t_m_g_r___s_t_a_t__s">ALT_RSTMGR_STAT_s</a> <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gab21767f0d60cf6903a36f402169c0092">ALT_RSTMGR_STAT_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html">ALT_RSTMGR_STAT</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:04 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
