vhdl work "D:\Dropbox\ece\Spring_2017\Advanced Digital Design\Lab\Lab1\lab1circuit1a\XorGate.vhd"
vhdl work "D:\Dropbox\ece\Spring_2017\Advanced Digital Design\Lab\Lab1\lab1circuit1a\NotGate.vhd"
vhdl work "D:\Dropbox\ece\Spring_2017\Advanced Digital Design\Lab\Lab1\lab1circuit1a\NorGate.vhd"
vhdl work "D:\Dropbox\ece\Spring_2017\Advanced Digital Design\Lab\Lab1\lab1circuit1a\AndGate.vhd"
vhdl work "D:\Dropbox\ece\Spring_2017\Advanced Digital Design\Lab\Lab1\lab1circuit1a\Lab1Circuit1.vhd"
vhdl work "D:\Dropbox\ece\Spring_2017\Advanced Digital Design\Lab\Lab1\lab1circuit1a\TopModule.vhd"
