INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_14/Final_14.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_14/Final_14.srcs/sources_1/new/IDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_14/Final_14.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_14/Final_14.srcs/sources_1/new/IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_14/Final_14.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_14/Final_14.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_14/Final_14.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_14/Final_14.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_14/Final_14.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_14/Final_14.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_14/Final_14.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_14/Final_14.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_14/Final_14.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_14/Final_14.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_14/Final_14.srcs/sim_1/new/CPU_TEST_MODULE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST_MODULE_14
