// Seed: 1586669807
module module_0 (
    output tri1 id_0,
    output supply0 id_1,
    input wire id_2,
    input uwire id_3,
    input tri0 id_4,
    input wor id_5,
    input tri0 id_6,
    output uwire id_7,
    output wand id_8,
    input supply0 id_9,
    output supply1 id_10,
    output uwire id_11,
    input wand id_12,
    output wor id_13,
    output tri0 id_14,
    input wand id_15,
    output wire id_16,
    input uwire id_17,
    output tri0 id_18,
    input wand id_19,
    input tri id_20,
    input tri0 id_21,
    output wire id_22,
    output supply0 id_23
);
  always @(negedge 1 or posedge id_21);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input uwire id_3,
    input wire id_4,
    output supply0 id_5
);
  logic [-1 : 1 'd0] id_7;
  ;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_4,
      id_3,
      id_3,
      id_3,
      id_1,
      id_0,
      id_2,
      id_4,
      id_0,
      id_2,
      id_4,
      id_0,
      id_2,
      id_1,
      id_2,
      id_3,
      id_2,
      id_3,
      id_1,
      id_3,
      id_2,
      id_2
  );
endmodule
