#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec  7 15:26:41 2022
# Process ID: 10960
# Current directory: D:/VVV/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11144 D:\VVV\project_1\project_1.xpr
# Log file: D:/VVV/project_1/vivado.log
# Journal file: D:/VVV/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VVV/project_1/project_1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/User/Desktop/Master1.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 720.520 ; gain = 141.230
update_compile_order -fileset sources_1
add_files -norecurse D:/school_3/ppball/ASD.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/Master1.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/User/Desktop/Master1.xdc
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Dec  7 15:33:51 2022] Launched synth_1...
Run output will be captured here: D:/VVV/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Dec  7 15:34:28 2022] Launched impl_1...
Run output will be captured here: D:/VVV/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1660.305 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1660.305 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1660.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1783.734 ; gain = 967.648
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property OFFCHIP_TERM NONE [get_ports [list clock]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1805.023 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec  7 16:44:20 2022] Launched impl_1...
Run output will be captured here: D:/VVV/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249854606B
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210249854606B.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
add_files -fileset constrs_1 -norecurse C:/Users/User/Desktop/XDC/Master.xdc
export_ip_user_files -of_objects  [get_files D:/VVV/Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/VVV/Master.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec  7 16:49:16 2022] Launched synth_1...
Run output will be captured here: D:/VVV/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  7 16:49:16 2022] Launched impl_1...
Run output will be captured here: D:/VVV/project_1/project_1.runs/impl_1/runme.log
add_files -norecurse D:/school_3/ppball/ASD.vhd
WARNING: [filemgmt 56-12] File 'D:/school_3/ppball/ASD.vhd' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse D:/school_3/ppball/ASD.vhd
WARNING: [filemgmt 56-12] File 'D:/school_3/ppball/ASD.vhd' cannot be added to the project because it already exists in the project, skipping this file
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Dec  7 16:54:21 2022] Launched synth_1...
Run output will be captured here: D:/VVV/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Dec  7 16:54:56 2022] Launched impl_1...
Run output will be captured here: D:/VVV/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Dec  7 16:55:06 2022] Launched impl_1...
Run output will be captured here: D:/VVV/project_1/project_1.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2968.473 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2968.473 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list B]]
set_property IOSTANDARD LVCMOS33 [get_ports [list R]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clock]]
set_property IOSTANDARD LVCMOS25 [get_ports [list G]]
set_property IOSTANDARD LVCMOS33 [get_ports [list G]]
set_property IOSTANDARD LVCMOS33 [get_ports [list H]]
set_property IOSTANDARD LVCMOS33 [get_ports [list V]]
place_ports B Y5
startgroup
set_property package_pin "" [get_ports [list  G]]
place_ports R W5
endgroup
place_ports clock Y9
set_property package_pin "" [get_ports [list  G]]
place_ports G Y4
place_ports H AA4
place_ports V AB7
set_property target_constrs_file C:/Users/User/Desktop/XDC/Master.xdc [current_fileset -constrset]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2968.473 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec  7 16:58:44 2022] Launched impl_1...
Run output will be captured here: D:/VVV/project_1/project_1.runs/impl_1/runme.log
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210249854606B}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210249854606B
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210249854606A}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249854606A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210249854606A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210249854606A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210249854606A
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210249854606B}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249854606B
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210249854606B.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec  7 17:01:32 2022] Launched impl_1...
Run output will be captured here: D:/VVV/project_1/project_1.runs/impl_1/runme.log
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/210249854606B}
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210249854606B.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'refresh_hw_target' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  7 17:07:45 2022...
