;redcode
;assert 1
	SPL 0, <-54
	CMP -279, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-120
	JMZ -127, 100
	JMZ -127, 100
	SUB @-127, 100
	JMN @12, <200
	JMZ -127, 100
	ADD 3, @540
	JMZ -127, 100
	SLT 210, <60
	ADD 210, <60
	SUB @-127, 2
	ADD 210, <60
	SUB @137, 400
	SUB @137, 400
	CMP #20, @20
	SUB @-127, 2
	SUB -7, <-104
	SUB #72, @41
	SUB #72, @41
	ADD 207, <-120
	ADD 210, <60
	SUB @-127, 2
	SUB @20, @2
	SUB @20, @2
	MOV -1, <-20
	SUB @137, 400
	SLT -702, -2
	SUB -7, <-104
	DJN -1, @-20
	ADD 211, 60
	MOV #297, <1
	MOV #297, <1
	SUB @121, 103
	DJN -1, @-20
	SPL 0, <-54
	SLT 300, 90
	SLT 300, 90
	ADD 102, -101
	SUB @121, 103
	SUB @127, -106
	SLT -702, -52
	SUB @121, 106
	SPL 0, <-54
	ADD 210, 30
	SPL 0, <-54
	SPL 0, <-54
