#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Dec  8 19:15:31 2020
# Process ID: 6216
# Current directory: C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.runs/synth_1/top.vds
# Journal file: C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7996
WARNING: [Synth 8-6901] identifier 'cnt' is used before its declaration [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/adc.v:30]
WARNING: [Synth 8-6901] identifier 'fft_ce' is used before its declaration [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:40]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:2]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BINS bound to: 8 - type: integer 
	Parameter PWM_WIDTH bound to: 8 - type: integer 
	Parameter BIN_DIV bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/bram.v:2]
	Parameter ADDR_W bound to: 8 - type: integer 
	Parameter DATA_W bound to: 8 - type: integer 
	Parameter FILE bound to: gamma.hex - type: string 
	Parameter ZERO bound to: 0 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'gamma.hex'; please make sure the file is added to project and has read permission, ignoring [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/bram.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bram' (1#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/bram.v:2]
WARNING: [Synth 8-7071] port 'w_clk' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_addr' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_en' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_data' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7023] instance 'gamma_LUT' of module 'bram' has 8 connections declared, but only 4 given [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
INFO: [Synth 8-6157] synthesizing module 'pwm' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/pwm.v:2]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter INVERT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'pwm' (2#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/pwm.v:2]
WARNING: [Synth 8-7071] port 'w_clk' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_addr' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_en' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_data' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7023] instance 'gamma_LUT' of module 'bram' has 8 connections declared, but only 4 given [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_clk' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_addr' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_en' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_data' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7023] instance 'gamma_LUT' of module 'bram' has 8 connections declared, but only 4 given [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_clk' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_addr' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_en' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_data' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7023] instance 'gamma_LUT' of module 'bram' has 8 connections declared, but only 4 given [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_clk' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_addr' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_en' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_data' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7023] instance 'gamma_LUT' of module 'bram' has 8 connections declared, but only 4 given [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_clk' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_addr' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_en' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_data' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7023] instance 'gamma_LUT' of module 'bram' has 8 connections declared, but only 4 given [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_clk' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_addr' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_en' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_data' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7023] instance 'gamma_LUT' of module 'bram' has 8 connections declared, but only 4 given [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_clk' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_addr' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_en' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7071] port 'w_data' of module 'bram' is unconnected for instance 'gamma_LUT' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
WARNING: [Synth 8-7023] instance 'gamma_LUT' of module 'bram' has 8 connections declared, but only 4 given [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:64]
INFO: [Synth 8-6157] synthesizing module 'adc' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/adc.v:11]
INFO: [Synth 8-6155] done synthesizing module 'adc' (3#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/adc.v:11]
INFO: [Synth 8-6157] synthesizing module 'decimator' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/decimator.v:2]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter TIMES bound to: 64 - type: integer 
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decimator' (4#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/decimator.v:2]
INFO: [Synth 8-6157] synthesizing module 'fftmain' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/fftmain.v:77]
	Parameter IWIDTH bound to: 12 - type: integer 
	Parameter OWIDTH bound to: 12 - type: integer 
	Parameter LGWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fftstage' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/fftstage.v:64]
	Parameter IWIDTH bound to: 12 - type: integer 
	Parameter CWIDTH bound to: 16 - type: integer 
	Parameter OWIDTH bound to: 12 - type: integer 
	Parameter LGSPAN bound to: 2 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b0 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter COEFFILE bound to: cmem_8.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'cmem_8.hex'; please make sure the file is added to project and has read permission, ignoring [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/fftstage.v:118]
INFO: [Synth 8-6157] synthesizing module 'butterfly' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/butterfly.v:106]
	Parameter IWIDTH bound to: 12 - type: integer 
	Parameter CWIDTH bound to: 16 - type: integer 
	Parameter OWIDTH bound to: 12 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter MXMPYBITS bound to: 14 - type: integer 
	Parameter MPYDELAY bound to: 9 - type: integer 
	Parameter LCLDELAY bound to: 9 - type: integer 
	Parameter LGDELAY bound to: 4 - type: integer 
	Parameter AUXLEN bound to: 12 - type: integer 
	Parameter MPYREMAINDER bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'longbimpy' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/longbimpy.v:51]
	Parameter IAW bound to: 17 - type: integer 
	Parameter IBW bound to: 14 - type: integer 
	Parameter OW bound to: 31 - type: integer 
	Parameter AW bound to: 14 - type: integer 
	Parameter BW bound to: 17 - type: integer 
	Parameter IW bound to: 14 - type: integer 
	Parameter LUTB bound to: 2 - type: integer 
	Parameter TLEN bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bimpy' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/bimpy.v:54]
	Parameter BW bound to: 17 - type: integer 
	Parameter LUTB bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bimpy' (5#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/bimpy.v:54]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/longbimpy.v:186]
INFO: [Synth 8-6155] done synthesizing module 'longbimpy' (6#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/longbimpy.v:51]
INFO: [Synth 8-6157] synthesizing module 'convround' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/convround.v:48]
	Parameter IWID bound to: 31 - type: integer 
	Parameter OWID bound to: 12 - type: integer 
	Parameter SHIFT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'convround' (7#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/convround.v:48]
INFO: [Synth 8-6155] done synthesizing module 'butterfly' (8#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/butterfly.v:106]
WARNING: [Synth 8-689] width (32) of port connection 'i_left' does not match port width (24) of module 'butterfly' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/fftstage.v:231]
WARNING: [Synth 8-689] width (32) of port connection 'i_right' does not match port width (24) of module 'butterfly' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/fftstage.v:232]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'fftstage' (9#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/fftstage.v:64]
INFO: [Synth 8-6157] synthesizing module 'qtrstage' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/qtrstage.v:72]
	Parameter IWIDTH bound to: 12 - type: integer 
	Parameter OWIDTH bound to: 12 - type: integer 
	Parameter LGWIDTH bound to: 3 - type: integer 
	Parameter INVERSE bound to: 0 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convround__parameterized0' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/convround.v:48]
	Parameter IWID bound to: 13 - type: integer 
	Parameter OWID bound to: 12 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'convround__parameterized0' (9#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/convround.v:48]
INFO: [Synth 8-6155] done synthesizing module 'qtrstage' (10#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/qtrstage.v:72]
INFO: [Synth 8-6157] synthesizing module 'laststage' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/laststage.v:45]
	Parameter IWIDTH bound to: 12 - type: integer 
	Parameter OWIDTH bound to: 12 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'laststage' (11#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/laststage.v:45]
INFO: [Synth 8-6157] synthesizing module 'bitreverse' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/bitreverse.v:46]
	Parameter LGSIZE bound to: 3 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse' (12#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/bitreverse.v:46]
INFO: [Synth 8-6155] done synthesizing module 'fftmain' (13#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/fftmain.v:77]
INFO: [Synth 8-6155] done synthesizing module 'top' (14#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/sources_1/imports/sources_1/imports/SpectrumDisplay/top.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.988 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1012.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1013.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1013.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1013.801 ; gain = 0.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1013.801 ; gain = 0.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1013.801 ; gain = 0.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1013.801 ; gain = 0.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 18    
	   4 Input   31 Bit       Adders := 1     
	   3 Input   31 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 3     
	   2 Input   19 Bit       Adders := 21    
	   2 Input   17 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 4     
	   3 Input   13 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 11    
	   2 Input    8 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 21    
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 20    
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 14    
	               23 Bit    Registers := 3     
	               19 Bit    Registers := 21    
	               17 Bit    Registers := 18    
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 18    
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 34    
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 20    
+---RAMs : 
	               2K Bit	(256 X 8 bit)          RAMs := 8     
	              416 Bit	(16 X 26 bit)          RAMs := 1     
	              384 Bit	(16 X 24 bit)          RAMs := 1     
	               96 Bit	(4 X 24 bit)          RAMs := 2     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 45    
	   2 Input   16 Bit        Muxes := 42    
	   2 Input   14 Bit        Muxes := 3     
	   4 Input   12 Bit        Muxes := 4     
	   3 Input   12 Bit        Muxes := 6     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP abs1, operation Mode is: A''*B''.
DSP Report: register abs1 is absorbed into DSP abs1.
DSP Report: register abs1 is absorbed into DSP abs1.
DSP Report: register abs1 is absorbed into DSP abs1.
DSP Report: register abs1 is absorbed into DSP abs1.
DSP Report: operator abs1 is absorbed into DSP abs1.
DSP Report: Generating DSP abs_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register abs_reg is absorbed into DSP abs_reg.
DSP Report: operator abs0 is absorbed into DSP abs_reg.
DSP Report: operator abs1 is absorbed into DSP abs_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1013.801 ; gain = 0.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | genblk1[0].gamma_LUT/bram_reg | 256 x 8(NO_CHANGE)     | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | genblk1[1].gamma_LUT/bram_reg | 256 x 8(NO_CHANGE)     | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | genblk1[2].gamma_LUT/bram_reg | 256 x 8(NO_CHANGE)     | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | genblk1[3].gamma_LUT/bram_reg | 256 x 8(NO_CHANGE)     | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | genblk1[4].gamma_LUT/bram_reg | 256 x 8(NO_CHANGE)     | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | genblk1[5].gamma_LUT/bram_reg | 256 x 8(NO_CHANGE)     | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | genblk1[6].gamma_LUT/bram_reg | 256 x 8(NO_CHANGE)     | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | genblk1[7].gamma_LUT/bram_reg | 256 x 8(NO_CHANGE)     | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------------+--------------------------+-----------+----------------------+----------------+
|Module Name                 | RTL Object               | Inference | Size (Depth x Width) | Primitives     | 
+----------------------------+--------------------------+-----------+----------------------+----------------+
|\fft_0/stage_8/FWBFLY.bfly  | fifo_left_reg            | Implied   | 16 x 26              | RAM32M x 5	    | 
|top                         | fft_0/stage_8/imem_reg   | Implied   | 4 x 24               | RAM16X1S x 24	 | 
|top                         | fft_0/stage_8/omem_reg   | Implied   | 4 x 24               | RAM32M x 4	    | 
|top                         | fft_0/revstage/brmem_reg | Implied   | 16 x 24              | RAM32M x 4	    | 
+----------------------------+--------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top         | A''*B''     | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN+A*B)' | 12     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1015.438 ; gain = 2.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1016.254 ; gain = 3.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | genblk1[0].gamma_LUT/bram_reg | 256 x 8(NO_CHANGE)     | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | genblk1[1].gamma_LUT/bram_reg | 256 x 8(NO_CHANGE)     | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | genblk1[2].gamma_LUT/bram_reg | 256 x 8(NO_CHANGE)     | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | genblk1[3].gamma_LUT/bram_reg | 256 x 8(NO_CHANGE)     | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | genblk1[4].gamma_LUT/bram_reg | 256 x 8(NO_CHANGE)     | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | genblk1[5].gamma_LUT/bram_reg | 256 x 8(NO_CHANGE)     | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | genblk1[6].gamma_LUT/bram_reg | 256 x 8(NO_CHANGE)     | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | genblk1[7].gamma_LUT/bram_reg | 256 x 8(NO_CHANGE)     | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+----------------------------+--------------------------+-----------+----------------------+----------------+
|Module Name                 | RTL Object               | Inference | Size (Depth x Width) | Primitives     | 
+----------------------------+--------------------------+-----------+----------------------+----------------+
|\fft_0/stage_8/FWBFLY.bfly  | fifo_left_reg            | Implied   | 16 x 26              | RAM32M x 5	    | 
|top                         | fft_0/stage_8/imem_reg   | Implied   | 4 x 24               | RAM16X1S x 24	 | 
|top                         | fft_0/stage_8/omem_reg   | Implied   | 4 x 24               | RAM32M x 4	    | 
|top                         | fft_0/revstage/brmem_reg | Implied   | 16 x 24              | RAM32M x 4	    | 
+----------------------------+--------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance genblk1[0].gamma_LUT/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[1].gamma_LUT/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[2].gamma_LUT/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[3].gamma_LUT/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[4].gamma_LUT/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[5].gamma_LUT/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[6].gamma_LUT/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[7].gamma_LUT/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1044.898 ; gain = 31.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1044.898 ; gain = 31.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1044.898 ; gain = 31.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1044.898 ; gain = 31.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1044.898 ; gain = 31.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1044.898 ; gain = 31.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1044.898 ; gain = 31.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     8|
|2     |LUT1     |     1|
|3     |LUT2     |    64|
|4     |RAMB18E1 |     8|
|5     |IBUF     |     1|
|6     |OBUF     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1044.898 ; gain = 31.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1044.898 ; gain = 31.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1044.898 ; gain = 31.910
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1044.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1044.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 45 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1044.898 ; gain = 31.910
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/PWM_FFT/PWM_FFT.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  8 19:16:20 2020...
