

================================================================
== Vivado HLS Report for 'aes128_encrypt_block_hw'
================================================================
* Date:           Tue Apr  9 20:29:31 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.498|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3802|  5650|  3802|  5650|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+-----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |    40|    40|         10|          -|          -|     4|    no    |
        | + Loop 1.1  |     8|     8|          2|          -|          -|     4|    no    |
        |- Loop 2     |  2520|  3492| 280 ~ 388 |          -|          -|     9|    no    |
        | + Loop 2.1  |    48|    48|          3|          -|          -|    16|    no    |
        |- Loop 3     |    48|    48|          3|          -|          -|    16|    no    |
        |- Loop 4     |    40|    40|         10|          -|          -|     4|    no    |
        | + Loop 4.1  |     8|     8|          2|          -|          -|     4|    no    |
        +-------------+------+------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond4)
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / (!exitcond2)
	20  / (exitcond2)
11 --> 
	12  / true
12 --> 
	13  / (!exitcond_i)
	15  / (exitcond_i)
13 --> 
	14  / true
14 --> 
	12  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	10  / true
20 --> 
	21  / (!exitcond_i7)
	23  / (exitcond_i7)
21 --> 
	22  / true
22 --> 
	20  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / (!exitcond1)
27 --> 
	28  / (!exitcond)
	26  / (exitcond)
28 --> 
	27  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %in_r) nounwind, !map !41"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %key) nounwind, !map !47"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %out_r) nounwind, !map !51"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([24 x i8]* @aes128_encrypt_block) nounwind"   --->   Operation 32 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%state = alloca [16 x i8], align 16" [AES_HLS_ECE1155/src/aes_hw.cpp:197]   --->   Operation 33 'alloca' 'state' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%round_key = alloca [16 x i8], align 16" [AES_HLS_ECE1155/src/aes_hw.cpp:197]   --->   Operation 34 'alloca' 'round_key' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%expanded_key = alloca [176 x i8], align 16" [AES_HLS_ECE1155/src/aes_hw.cpp:197]   --->   Operation 35 'alloca' 'expanded_key' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %.loopexit1" [AES_HLS_ECE1155/src/aes_hw.cpp:199]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_11, %.loopexit1.loopexit ]"   --->   Operation 37 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i to i4" [AES_HLS_ECE1155/src/aes_hw.cpp:199]   --->   Operation 38 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.13ns)   --->   "%exitcond4 = icmp eq i3 %i, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:199]   --->   Operation 39 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.65ns)   --->   "%i_11 = add i3 %i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:199]   --->   Operation 41 'add' 'i_11' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %2, label %.preheader5.preheader" [AES_HLS_ECE1155/src/aes_hw.cpp:199]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i3 %i to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:199]   --->   Operation 43 'trunc' 'tmp_39' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_39, i2 0)" [AES_HLS_ECE1155/src/aes_hw.cpp:201]   --->   Operation 44 'bitconcatenate' 'tmp' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.76ns)   --->   "br label %.preheader5" [AES_HLS_ECE1155/src/aes_hw.cpp:200]   --->   Operation 45 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_2 : Operation 46 [2/2] (0.00ns)   --->   "call fastcc void @aes128_expand_key_hw([16 x i8]* %key, [176 x i8]* %expanded_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:204]   --->   Operation 46 'call' <Predicate = (exitcond4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.05>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%j = phi i3 [ %j_6, %1 ], [ 0, %.preheader5.preheader ]"   --->   Operation 47 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%j_cast = zext i3 %j to i4" [AES_HLS_ECE1155/src/aes_hw.cpp:200]   --->   Operation 48 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.13ns)   --->   "%exitcond3 = icmp eq i3 %j, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:200]   --->   Operation 49 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 50 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.65ns)   --->   "%j_6 = add i3 %j, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:200]   --->   Operation 51 'add' 'j_6' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit1.loopexit, label %1" [AES_HLS_ECE1155/src/aes_hw.cpp:200]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.73ns)   --->   "%tmp_28 = add i4 %j_cast, %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:201]   --->   Operation 53 'add' 'tmp_28' <Predicate = (!exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_29 = zext i4 %tmp_28 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:201]   --->   Operation 54 'zext' 'tmp_29' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [16 x i8]* %in_r, i64 0, i64 %tmp_29" [AES_HLS_ECE1155/src/aes_hw.cpp:201]   --->   Operation 55 'getelementptr' 'in_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.32ns)   --->   "%in_load = load i8* %in_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:201]   --->   Operation 56 'load' 'in_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i3 %j to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:200]   --->   Operation 57 'trunc' 'tmp_40' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_30 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_40, i2 0)" [AES_HLS_ECE1155/src/aes_hw.cpp:201]   --->   Operation 58 'bitconcatenate' 'tmp_30' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.73ns)   --->   "%tmp_31 = add i4 %tmp_30, %i_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:201]   --->   Operation 59 'add' 'tmp_31' <Predicate = (!exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %.loopexit1"   --->   Operation 60 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 61 [1/2] (2.32ns)   --->   "%in_load = load i8* %in_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:201]   --->   Operation 61 'load' 'in_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_32 = zext i4 %tmp_31 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:201]   --->   Operation 62 'zext' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%state_addr = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_32" [AES_HLS_ECE1155/src/aes_hw.cpp:201]   --->   Operation 63 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.32ns)   --->   "store i8 %in_load, i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:201]   --->   Operation 64 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br label %.preheader5" [AES_HLS_ECE1155/src/aes_hw.cpp:200]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @aes128_expand_key_hw([16 x i8]* %key, [176 x i8]* %expanded_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:204]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 1.81>
ST_6 : Operation 67 [2/2] (1.81ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 0, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:205]   --->   Operation 67 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 0, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:205]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 1.81>
ST_8 : Operation 69 [2/2] (1.81ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:206]   --->   Operation 69 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 1.76>
ST_9 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:206]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 71 [1/1] (1.76ns)   --->   "br label %3" [AES_HLS_ECE1155/src/aes_hw.cpp:207]   --->   Operation 71 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 7> <Delay = 1.81>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%i_1 = phi i4 [ 1, %2 ], [ %i_13, %aes128_sub_bytes_hw.exit ]"   --->   Operation 72 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %i_1, -6" [AES_HLS_ECE1155/src/aes_hw.cpp:207]   --->   Operation 73 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 74 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader16.preheader, label %4" [AES_HLS_ECE1155/src/aes_hw.cpp:207]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i_1, i4 0)" [AES_HLS_ECE1155/src/aes_hw.cpp:208]   --->   Operation 76 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_41_cast = zext i8 %tmp_s to i10" [AES_HLS_ECE1155/src/aes_hw.cpp:208]   --->   Operation 77 'zext' 'tmp_41_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 78 [2/2] (1.81ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 %tmp_41_cast, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:208]   --->   Operation 78 'call' <Predicate = (!exitcond2)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 79 [1/1] (1.76ns)   --->   "br label %.preheader16" [AES_HLS_ECE1155/src/aes_hw.cpp:78->AES_HLS_ECE1155/src/aes_hw.cpp:214]   --->   Operation 79 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 11 <SV = 8> <Delay = 1.76>
ST_11 : Operation 80 [1/2] (0.00ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 %tmp_41_cast, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:208]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 81 [1/1] (1.76ns)   --->   "br label %5" [AES_HLS_ECE1155/src/aes_hw.cpp:78->AES_HLS_ECE1155/src/aes_hw.cpp:209]   --->   Operation 81 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 9> <Delay = 2.32>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%i_i = phi i5 [ 0, %4 ], [ %i_3, %6 ]"   --->   Operation 82 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (1.36ns)   --->   "%exitcond_i = icmp eq i5 %i_i, -16" [AES_HLS_ECE1155/src/aes_hw.cpp:78->AES_HLS_ECE1155/src/aes_hw.cpp:209]   --->   Operation 83 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 84 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (1.78ns)   --->   "%i_3 = add i5 %i_i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:78->AES_HLS_ECE1155/src/aes_hw.cpp:209]   --->   Operation 85 'add' 'i_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %aes128_sub_bytes_hw.exit, label %6" [AES_HLS_ECE1155/src/aes_hw.cpp:78->AES_HLS_ECE1155/src/aes_hw.cpp:209]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_i = zext i5 %i_i to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:209]   --->   Operation 87 'zext' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%state_addr_6 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_i" [AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:209]   --->   Operation 88 'getelementptr' 'state_addr_6' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_12 : Operation 89 [2/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:209]   --->   Operation 89 'load' 'state_load_2' <Predicate = (!exitcond_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 90 [2/2] (1.76ns)   --->   "call fastcc void @aes128_shift_rows_hw([16 x i8]* %state) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 90 'call' <Predicate = (exitcond_i)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 91 [1/1] (1.73ns)   --->   "%i_13 = add i4 %i_1, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:207]   --->   Operation 91 'add' 'i_13' <Predicate = (exitcond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 5.57>
ST_13 : Operation 92 [1/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:209]   --->   Operation 92 'load' 'state_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_i_19 = zext i8 %state_load_2 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:209]   --->   Operation 93 'zext' 'tmp_i_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%sbox_hw_addr_1 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_i_19" [AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:209]   --->   Operation 94 'getelementptr' 'sbox_hw_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [2/2] (3.25ns)   --->   "%sbox_hw_load_1 = load i8* %sbox_hw_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:209]   --->   Operation 95 'load' 'sbox_hw_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 14 <SV = 11> <Delay = 5.57>
ST_14 : Operation 96 [1/2] (3.25ns)   --->   "%sbox_hw_load_1 = load i8* %sbox_hw_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:209]   --->   Operation 96 'load' 'sbox_hw_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 97 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load_1, i8* %state_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:209]   --->   Operation 97 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "br label %5" [AES_HLS_ECE1155/src/aes_hw.cpp:78->AES_HLS_ECE1155/src/aes_hw.cpp:209]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 10> <Delay = 0.00>
ST_15 : Operation 99 [1/2] (0.00ns)   --->   "call fastcc void @aes128_shift_rows_hw([16 x i8]* %state) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 99 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 11> <Delay = 0.00>
ST_16 : Operation 100 [2/2] (0.00ns)   --->   "call fastcc void @aes128_mix_columns_h([16 x i8]* %state) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:211]   --->   Operation 100 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 12> <Delay = 0.00>
ST_17 : Operation 101 [1/2] (0.00ns)   --->   "call fastcc void @aes128_mix_columns_h([16 x i8]* %state) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:211]   --->   Operation 101 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 13> <Delay = 1.81>
ST_18 : Operation 102 [2/2] (1.81ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:212]   --->   Operation 102 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 14> <Delay = 0.00>
ST_19 : Operation 103 [1/2] (0.00ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:212]   --->   Operation 103 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "br label %3" [AES_HLS_ECE1155/src/aes_hw.cpp:207]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 8> <Delay = 2.32>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "%i_i6 = phi i5 [ %i_12, %7 ], [ 0, %.preheader16.preheader ]"   --->   Operation 105 'phi' 'i_i6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (1.36ns)   --->   "%exitcond_i7 = icmp eq i5 %i_i6, -16" [AES_HLS_ECE1155/src/aes_hw.cpp:78->AES_HLS_ECE1155/src/aes_hw.cpp:214]   --->   Operation 106 'icmp' 'exitcond_i7' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 107 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (1.78ns)   --->   "%i_12 = add i5 %i_i6, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:78->AES_HLS_ECE1155/src/aes_hw.cpp:214]   --->   Operation 108 'add' 'i_12' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %exitcond_i7, label %aes128_sub_bytes_hw.exit15, label %7" [AES_HLS_ECE1155/src/aes_hw.cpp:78->AES_HLS_ECE1155/src/aes_hw.cpp:214]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_i8 = zext i5 %i_i6 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:214]   --->   Operation 110 'zext' 'tmp_i8' <Predicate = (!exitcond_i7)> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "%state_addr_5 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_i8" [AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:214]   --->   Operation 111 'getelementptr' 'state_addr_5' <Predicate = (!exitcond_i7)> <Delay = 0.00>
ST_20 : Operation 112 [2/2] (2.32ns)   --->   "%state_load = load i8* %state_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:214]   --->   Operation 112 'load' 'state_load' <Predicate = (!exitcond_i7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 113 [2/2] (1.76ns)   --->   "call fastcc void @aes128_shift_rows_hw([16 x i8]* %state) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:215]   --->   Operation 113 'call' <Predicate = (exitcond_i7)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 114 [2/2] (1.81ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 160, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:216]   --->   Operation 114 'call' <Predicate = (exitcond_i7)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 9> <Delay = 5.57>
ST_21 : Operation 115 [1/2] (2.32ns)   --->   "%state_load = load i8* %state_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:214]   --->   Operation 115 'load' 'state_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i8 %state_load to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:214]   --->   Operation 116 'zext' 'tmp_i1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 117 [1/1] (0.00ns)   --->   "%sbox_hw_addr = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_i1" [AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:214]   --->   Operation 117 'getelementptr' 'sbox_hw_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 118 [2/2] (3.25ns)   --->   "%sbox_hw_load = load i8* %sbox_hw_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:214]   --->   Operation 118 'load' 'sbox_hw_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 22 <SV = 10> <Delay = 5.57>
ST_22 : Operation 119 [1/2] (3.25ns)   --->   "%sbox_hw_load = load i8* %sbox_hw_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:214]   --->   Operation 119 'load' 'sbox_hw_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_22 : Operation 120 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load, i8* %state_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:214]   --->   Operation 120 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "br label %.preheader16" [AES_HLS_ECE1155/src/aes_hw.cpp:78->AES_HLS_ECE1155/src/aes_hw.cpp:214]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 9> <Delay = 0.00>
ST_23 : Operation 122 [1/2] (0.00ns)   --->   "call fastcc void @aes128_shift_rows_hw([16 x i8]* %state) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:215]   --->   Operation 122 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 123 [1/2] (0.00ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 160, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:216]   --->   Operation 123 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 10> <Delay = 1.81>
ST_24 : Operation 124 [2/2] (1.81ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:217]   --->   Operation 124 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 11> <Delay = 1.76>
ST_25 : Operation 125 [1/2] (0.00ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:217]   --->   Operation 125 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 126 [1/1] (1.76ns)   --->   "br label %.loopexit" [AES_HLS_ECE1155/src/aes_hw.cpp:219]   --->   Operation 126 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 12> <Delay = 1.76>
ST_26 : Operation 127 [1/1] (0.00ns)   --->   "%i_2 = phi i3 [ 0, %aes128_sub_bytes_hw.exit15 ], [ %i_14, %.loopexit.loopexit ]"   --->   Operation 127 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 128 [1/1] (0.00ns)   --->   "%i_2_cast = zext i3 %i_2 to i4" [AES_HLS_ECE1155/src/aes_hw.cpp:219]   --->   Operation 128 'zext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 129 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %i_2, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:219]   --->   Operation 129 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 130 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 130 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 131 [1/1] (1.65ns)   --->   "%i_14 = add i3 %i_2, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:219]   --->   Operation 131 'add' 'i_14' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %9, label %.preheader.preheader" [AES_HLS_ECE1155/src/aes_hw.cpp:219]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i3 %i_2 to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:219]   --->   Operation 133 'trunc' 'tmp_41' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_33 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_41, i2 0)" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 134 'bitconcatenate' 'tmp_33' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 135 [1/1] (1.76ns)   --->   "br label %.preheader" [AES_HLS_ECE1155/src/aes_hw.cpp:220]   --->   Operation 135 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_26 : Operation 136 [1/1] (0.00ns)   --->   "ret void" [AES_HLS_ECE1155/src/aes_hw.cpp:224]   --->   Operation 136 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 27 <SV = 13> <Delay = 4.05>
ST_27 : Operation 137 [1/1] (0.00ns)   --->   "%j_1 = phi i3 [ %j_7, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 137 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 138 [1/1] (0.00ns)   --->   "%j_1_cast = zext i3 %j_1 to i4" [AES_HLS_ECE1155/src/aes_hw.cpp:220]   --->   Operation 138 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 139 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %j_1, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:220]   --->   Operation 139 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 140 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 140 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 141 [1/1] (1.65ns)   --->   "%j_7 = add i3 %j_1, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:220]   --->   Operation 141 'add' 'j_7' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %8" [AES_HLS_ECE1155/src/aes_hw.cpp:220]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_42 = trunc i3 %j_1 to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:220]   --->   Operation 143 'trunc' 'tmp_42' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_34 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_42, i2 0)" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 144 'bitconcatenate' 'tmp_34' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 145 [1/1] (1.73ns)   --->   "%tmp_35 = add i4 %tmp_34, %i_2_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 145 'add' 'tmp_35' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_36 = zext i4 %tmp_35 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 146 'zext' 'tmp_36' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 147 [1/1] (0.00ns)   --->   "%state_addr_7 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_36" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 147 'getelementptr' 'state_addr_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 148 [2/2] (2.32ns)   --->   "%state_load_3 = load i8* %state_addr_7, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 148 'load' 'state_load_3' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 149 [1/1] (1.73ns)   --->   "%tmp_37 = add i4 %j_1_cast, %tmp_33" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 149 'add' 'tmp_37' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 150 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 150 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 28 <SV = 14> <Delay = 4.64>
ST_28 : Operation 151 [1/2] (2.32ns)   --->   "%state_load_3 = load i8* %state_addr_7, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 151 'load' 'state_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_38 = zext i4 %tmp_37 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 152 'zext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 153 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [16 x i8]* %out_r, i64 0, i64 %tmp_38" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 153 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 154 [1/1] (2.32ns)   --->   "store i8 %state_load_3, i8* %out_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 154 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 155 [1/1] (0.00ns)   --->   "br label %.preheader" [AES_HLS_ECE1155/src/aes_hw.cpp:220]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', AES_HLS_ECE1155/src/aes_hw.cpp:199) [15]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', AES_HLS_ECE1155/src/aes_hw.cpp:200) [26]  (1.77 ns)

 <State 3>: 4.06ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', AES_HLS_ECE1155/src/aes_hw.cpp:200) [26]  (0 ns)
	'add' operation ('tmp_28', AES_HLS_ECE1155/src/aes_hw.cpp:201) [33]  (1.74 ns)
	'getelementptr' operation ('in_addr', AES_HLS_ECE1155/src/aes_hw.cpp:201) [35]  (0 ns)
	'load' operation ('in_load', AES_HLS_ECE1155/src/aes_hw.cpp:201) on array 'in_r' [36]  (2.32 ns)

 <State 4>: 4.64ns
The critical path consists of the following:
	'load' operation ('in_load', AES_HLS_ECE1155/src/aes_hw.cpp:201) on array 'in_r' [36]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:201) of variable 'in_load', AES_HLS_ECE1155/src/aes_hw.cpp:201 on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:197 [42]  (2.32 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 1.81ns
The critical path consists of the following:
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:205) to 'aes128_extract_round' [48]  (1.81 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 1.81ns
The critical path consists of the following:
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:206) to 'aes128_add_round_key' [49]  (1.81 ns)

 <State 9>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', AES_HLS_ECE1155/src/aes_hw.cpp:207) [52]  (1.77 ns)

 <State 10>: 1.81ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', AES_HLS_ECE1155/src/aes_hw.cpp:207) [52]  (0 ns)
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:208) to 'aes128_extract_round' [59]  (1.81 ns)

 <State 11>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', AES_HLS_ECE1155/src/aes_hw.cpp:78->AES_HLS_ECE1155/src/aes_hw.cpp:209) [62]  (1.77 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', AES_HLS_ECE1155/src/aes_hw.cpp:78->AES_HLS_ECE1155/src/aes_hw.cpp:209) [62]  (0 ns)
	'getelementptr' operation ('state_addr_6', AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:209) [69]  (0 ns)
	'load' operation ('state_load_2', AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:209) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:197 [70]  (2.32 ns)

 <State 13>: 5.58ns
The critical path consists of the following:
	'load' operation ('state_load_2', AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:209) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:197 [70]  (2.32 ns)
	'getelementptr' operation ('sbox_hw_addr_1', AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:209) [72]  (0 ns)
	'load' operation ('sbox_hw_load_1', AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:209) on array 'sbox_hw' [73]  (3.25 ns)

 <State 14>: 5.58ns
The critical path consists of the following:
	'load' operation ('sbox_hw_load_1', AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:209) on array 'sbox_hw' [73]  (3.25 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:209) of variable 'sbox_hw_load_1', AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:209 on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:197 [74]  (2.32 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 1.81ns
The critical path consists of the following:
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:212) to 'aes128_add_round_key' [79]  (1.81 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', AES_HLS_ECE1155/src/aes_hw.cpp:78->AES_HLS_ECE1155/src/aes_hw.cpp:214) [85]  (0 ns)
	'getelementptr' operation ('state_addr_5', AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:214) [92]  (0 ns)
	'load' operation ('state_load', AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:214) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:197 [93]  (2.32 ns)

 <State 21>: 5.58ns
The critical path consists of the following:
	'load' operation ('state_load', AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:214) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:197 [93]  (2.32 ns)
	'getelementptr' operation ('sbox_hw_addr', AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:214) [95]  (0 ns)
	'load' operation ('sbox_hw_load', AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:214) on array 'sbox_hw' [96]  (3.25 ns)

 <State 22>: 5.58ns
The critical path consists of the following:
	'load' operation ('sbox_hw_load', AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:214) on array 'sbox_hw' [96]  (3.25 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:214) of variable 'sbox_hw_load', AES_HLS_ECE1155/src/aes_hw.cpp:79->AES_HLS_ECE1155/src/aes_hw.cpp:214 on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:197 [97]  (2.32 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 1.81ns
The critical path consists of the following:
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:217) to 'aes128_add_round_key' [102]  (1.81 ns)

 <State 25>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', AES_HLS_ECE1155/src/aes_hw.cpp:219) [105]  (1.77 ns)

 <State 26>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', AES_HLS_ECE1155/src/aes_hw.cpp:220) [116]  (1.77 ns)

 <State 27>: 4.06ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', AES_HLS_ECE1155/src/aes_hw.cpp:220) [116]  (0 ns)
	'add' operation ('tmp_35', AES_HLS_ECE1155/src/aes_hw.cpp:221) [125]  (1.74 ns)
	'getelementptr' operation ('state_addr_7', AES_HLS_ECE1155/src/aes_hw.cpp:221) [127]  (0 ns)
	'load' operation ('state_load_3', AES_HLS_ECE1155/src/aes_hw.cpp:221) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:197 [128]  (2.32 ns)

 <State 28>: 4.64ns
The critical path consists of the following:
	'load' operation ('state_load_3', AES_HLS_ECE1155/src/aes_hw.cpp:221) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:197 [128]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:221) of variable 'state_load_3', AES_HLS_ECE1155/src/aes_hw.cpp:221 on array 'out_r' [132]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
