# day-counter
SystemVerilog code that, when simulated create the circuit necessary to design a clock.

## The top level file is Clock.sv
