Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date         : Wed Dec 02 20:28:38 2015
| Host         : JJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Complete_MIPS_control_sets_placed.rpt
| Design       : Complete_MIPS
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    43 |
| Minimum Number of register sites lost to control set restrictions |    41 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              82 |           46 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |           14 |
| Yes          | No                    | No                     |            1104 |          590 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              93 |           45 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------------------------+---------------------------------+------------------+----------------+
|         Clock Signal        |               Enable Signal              |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------+------------------------------------------+---------------------------------+------------------+----------------+
|  clk_IBUF_BUFG              |                                          |                                 |                2 |              2 |
|  clk_1k/digit_select_reg[0] |                                          |                                 |                7 |             10 |
|  clk_blah_BUFG              | CPU/alu_or_mem_save                      |                                 |                4 |             11 |
|  clk_IBUF_BUFG              |                                          | clk_1k/counter[0]_i_1_n_0       |                7 |             28 |
|  clk_IBUF_BUFG              |                                          | clk_quarter/clear               |                7 |             28 |
|  clk_blah_BUFG              | CPU/Register/REG[1][31]_i_2_n_0          | CPU/Register/REG[1][31]_i_1_n_0 |               16 |             29 |
|  clk_blah_BUFG              | CPU/Register/REG[8][31]_i_1_n_0          |                                 |               20 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[7][31]_i_1_n_0          |                                 |               12 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[6][31]_i_1_n_0          |                                 |               12 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[5][31]_i_1_n_0          |                                 |               14 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[4][31]_i_1_n_0          |                                 |               16 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[3][31]_i_1_n_0          |                                 |               11 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[31][31]_i_1_n_0         |                                 |               22 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[30][31]_i_1_n_0         |                                 |               21 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[2][31]_i_1_n_0          |                                 |               13 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[29][31]_i_1_n_0         |                                 |               19 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[28][31]_i_1_n_0         |                                 |               18 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[27][31]_i_1_n_0         |                                 |               20 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[25][31]_i_1_n_0         |                                 |               21 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[24][31]_i_1_n_0         |                                 |               19 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[23][31]_i_1_n_0         |                                 |               16 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[26][31]_i_1_n_0         |                                 |               21 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[22][31]_i_1_n_0         |                                 |               20 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[21][31]_i_1_n_0         |                                 |               19 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[20][31]_i_1_n_0         |                                 |               18 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[19][31]_i_1_n_0         |                                 |               18 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[18][31]_i_1_n_0         |                                 |               16 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[17][31]_i_1_n_0         |                                 |               17 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[16][31]_i_1_n_0         |                                 |               18 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[15][31]_i_1_n_0         |                                 |               17 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[14][31]_i_1_n_0         |                                 |               18 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[9][31]_i_1_n_0          |                                 |               17 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[12][31]_i_1_n_0         |                                 |               18 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[11][31]_i_1_n_0         |                                 |               21 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[10][31]_i_1_n_0         |                                 |               18 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[0][31]_i_1_n_0          |                                 |               15 |             32 |
|  clk_blah_BUFG              | CPU/Register/REG[13][31]_i_1_n_0         |                                 |               18 |             32 |
|  clk_blah_BUFG              | CPU/alu_or_mem_save                      | CPU/tempPCsave[31]_i_1_n_0      |                9 |             32 |
|  clk_blah_BUFG              | CPU/alu_result_save[31]_i_1_n_0          |                                 |               17 |             32 |
|  clk_blah_BUFG              | CPU/pc[31]_i_1_n_0                       | reset_IBUF                      |               20 |             32 |
|  clk_blah_BUFG              | CPU/special_reg_product_save[16]_i_1_n_0 |                                 |                9 |             34 |
|  clk_blah_BUFG              | CPU/instr[31]_i_1_n_0                    |                                 |               17 |             35 |
|  clk_blah_BUFG              |                                          |                                 |               37 |             70 |
+-----------------------------+------------------------------------------+---------------------------------+------------------+----------------+


