{
    "test_results": "VCD info: dumpfile wave.vcd opened for output.\nHint: Your reset should be synchronous, but doesn't appear to be.\ndataset_spec-to-rtl/Prob041_dff8r_test.sv:65: $finish called at 2161 (1ps)\nHint: Output 'q' has 41 mismatches. First mismatch occurred at time 55.\nHint: Total mismatched samples is 41 out of 432 samples\n\nSimulation finished at 2161 ps\nMismatches: 41 in 432 samples\n"
}