{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port DEAL_FINISH_INT -pg 1 -y 620 -defaultsOSRD -right
preplace port GLOBAL_RESET_N -pg 1 -y 420 -defaultsOSRD
preplace port AXI_TO_PL -pg 1 -y 340 -defaultsOSRD
preplace port DEAL_START_INT -pg 1 -y 160 -defaultsOSRD
preplace port AXI_CLK -pg 1 -y 440 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 3 -y 430 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 2 -y 140 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -y 160 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -y 570 -defaultsOSRD
preplace inst rst_ps8_0_149M -pg 1 -lvl 1 -y 440 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 390 -defaultsOSRD
preplace inst rst_ps8_0_149M_1 -pg 1 -lvl 1 -y 100 -defaultsOSRD
preplace netloc DEAL_FINISH_INT 1 1 3 400 630 710J 620 NJ
preplace netloc S00_AXI_0_1 1 0 2 10J 330 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 4 30 340 370 510 700 320 1350
preplace netloc rst_ps8_0_149M_interconnect_aresetn 1 1 1 390
preplace netloc rst_ps8_0_149M_1_interconnect_aresetn 1 1 1 N
preplace netloc zynq_ultra_ps_e_0_pl_clk1 1 0 4 10 0 380 270 720 540 1330
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 1 3 400 20 NJ 20 1340
preplace netloc xlconcat_0_dout 1 2 1 730J
preplace netloc ps8_0_axi_periph_M00_AXI 1 2 1 N
preplace netloc axi_gpio_0_GPIO 1 3 1 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 710
preplace netloc rst_ps8_0_149M_peripheral_aresetn 1 1 1 400
preplace netloc zynq_ultra_ps_e_0_pl_resetn1 1 0 4 20 320 380J 640 NJ 640 1340
preplace netloc rst_ps8_0_149M_1_peripheral_aresetn 1 1 2 370 260 700J
levelinfo -pg 1 -10 200 550 1030 1370 -top -10 -bot 650
",
}
{
   da_axi4_cnt: "6",
   da_board_cnt: "5",
   da_clkrst_cnt: "13",
}
