{"position": "Staff Engineer", "company": "Intel Corporation", "profiles": ["Experience Senior Staff Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Portland, Oregon Area SoC IO Transistor Definition lead for advanced process generation Program Manager Intel Corporation August 2010  \u2013  April 2012  (1 year 9 months) Portland, Oregon Area Program Manager with Hard IP Development team \nHandled full IO development from TR, scheduling and back end validation of the IO designs including HSIOs (PCIe2, USB3, SATA3), USB2, other IOs Staff Engineer Intel Corporation April 2007  \u2013  August 2010  (3 years 5 months) Portland, Oregon Area Defined and coordinated implementation, validation, and release of new technology requirements in internal tools, UPF testing, and defining tools/methodologies for testchip and product Si Debug team. Sr. CAD Engineer Intel September 2003  \u2013  April 2007  (3 years 8 months) Portland, Oregon Area Developed optimization tools and methodologies for circuit design Senior Staff Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Portland, Oregon Area SoC IO Transistor Definition lead for advanced process generation Senior Staff Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Portland, Oregon Area SoC IO Transistor Definition lead for advanced process generation Program Manager Intel Corporation August 2010  \u2013  April 2012  (1 year 9 months) Portland, Oregon Area Program Manager with Hard IP Development team \nHandled full IO development from TR, scheduling and back end validation of the IO designs including HSIOs (PCIe2, USB3, SATA3), USB2, other IOs Program Manager Intel Corporation August 2010  \u2013  April 2012  (1 year 9 months) Portland, Oregon Area Program Manager with Hard IP Development team \nHandled full IO development from TR, scheduling and back end validation of the IO designs including HSIOs (PCIe2, USB3, SATA3), USB2, other IOs Staff Engineer Intel Corporation April 2007  \u2013  August 2010  (3 years 5 months) Portland, Oregon Area Defined and coordinated implementation, validation, and release of new technology requirements in internal tools, UPF testing, and defining tools/methodologies for testchip and product Si Debug team. Staff Engineer Intel Corporation April 2007  \u2013  August 2010  (3 years 5 months) Portland, Oregon Area Defined and coordinated implementation, validation, and release of new technology requirements in internal tools, UPF testing, and defining tools/methodologies for testchip and product Si Debug team. Sr. CAD Engineer Intel September 2003  \u2013  April 2007  (3 years 8 months) Portland, Oregon Area Developed optimization tools and methodologies for circuit design Sr. CAD Engineer Intel September 2003  \u2013  April 2007  (3 years 8 months) Portland, Oregon Area Developed optimization tools and methodologies for circuit design Languages Tamil Tamil Tamil Skills VLSI EDA ASIC TCL Verilog SoC Static Timing Analysis RTL design Physical Design Cadence Virtuoso Computer Architecture Semiconductors SystemVerilog Low-power Design IC Logic Design CMOS VHDL Circuit Design See 4+ \u00a0 \u00a0 See less Skills  VLSI EDA ASIC TCL Verilog SoC Static Timing Analysis RTL design Physical Design Cadence Virtuoso Computer Architecture Semiconductors SystemVerilog Low-power Design IC Logic Design CMOS VHDL Circuit Design See 4+ \u00a0 \u00a0 See less VLSI EDA ASIC TCL Verilog SoC Static Timing Analysis RTL design Physical Design Cadence Virtuoso Computer Architecture Semiconductors SystemVerilog Low-power Design IC Logic Design CMOS VHDL Circuit Design See 4+ \u00a0 \u00a0 See less VLSI EDA ASIC TCL Verilog SoC Static Timing Analysis RTL design Physical Design Cadence Virtuoso Computer Architecture Semiconductors SystemVerilog Low-power Design IC Logic Design CMOS VHDL Circuit Design See 4+ \u00a0 \u00a0 See less Education University of South Florida Doctor of Philosophy (Ph.D.),  Computer Science & Engineering 1999  \u2013 2003 University of Madras Bachelor of Engineering (B.E.),  Computer Science & Engineering 1994  \u2013 1998 Vanavani High School 1986  \u2013 1994 University of South Florida Doctor of Philosophy (Ph.D.),  Computer Science & Engineering 1999  \u2013 2003 University of South Florida Doctor of Philosophy (Ph.D.),  Computer Science & Engineering 1999  \u2013 2003 University of South Florida Doctor of Philosophy (Ph.D.),  Computer Science & Engineering 1999  \u2013 2003 University of Madras Bachelor of Engineering (B.E.),  Computer Science & Engineering 1994  \u2013 1998 University of Madras Bachelor of Engineering (B.E.),  Computer Science & Engineering 1994  \u2013 1998 University of Madras Bachelor of Engineering (B.E.),  Computer Science & Engineering 1994  \u2013 1998 Vanavani High School 1986  \u2013 1994 Vanavani High School 1986  \u2013 1994 Vanavani High School 1986  \u2013 1994 ", "Experience Senior Staff Engineer Intel Corporation March 2015  \u2013 Present (6 months) Senior Staff Engineer for Thin Film Dielectrics (14nm and 22nm) and leading problem solving efforts around yield, defects, velocity, capital efficiency, FDC and cost. Staff Engineer Intel Corporation March 2011  \u2013  February 2015  (4 years) Chandler Process Engineer Intel Corporation March 2006  \u2013  March 2011  (5 years 1 month) Electrical Test Intern SEMATECH 2000  \u2013  2000  (less than a year) Senior Staff Engineer Intel Corporation March 2015  \u2013 Present (6 months) Senior Staff Engineer for Thin Film Dielectrics (14nm and 22nm) and leading problem solving efforts around yield, defects, velocity, capital efficiency, FDC and cost. Senior Staff Engineer Intel Corporation March 2015  \u2013 Present (6 months) Senior Staff Engineer for Thin Film Dielectrics (14nm and 22nm) and leading problem solving efforts around yield, defects, velocity, capital efficiency, FDC and cost. Staff Engineer Intel Corporation March 2011  \u2013  February 2015  (4 years) Chandler Staff Engineer Intel Corporation March 2011  \u2013  February 2015  (4 years) Chandler Process Engineer Intel Corporation March 2006  \u2013  March 2011  (5 years 1 month) Process Engineer Intel Corporation March 2006  \u2013  March 2011  (5 years 1 month) Electrical Test Intern SEMATECH 2000  \u2013  2000  (less than a year) Electrical Test Intern SEMATECH 2000  \u2013  2000  (less than a year) Skills CVD PVD JMP Process Integration Plasma Etch PECVD Thin Films Silicon Etching Semiconductors Photolithography Yield Intel Design of Experiments Semiconductor Industry CMOS Failure Analysis See 2+ \u00a0 \u00a0 See less Skills  CVD PVD JMP Process Integration Plasma Etch PECVD Thin Films Silicon Etching Semiconductors Photolithography Yield Intel Design of Experiments Semiconductor Industry CMOS Failure Analysis See 2+ \u00a0 \u00a0 See less CVD PVD JMP Process Integration Plasma Etch PECVD Thin Films Silicon Etching Semiconductors Photolithography Yield Intel Design of Experiments Semiconductor Industry CMOS Failure Analysis See 2+ \u00a0 \u00a0 See less CVD PVD JMP Process Integration Plasma Etch PECVD Thin Films Silicon Etching Semiconductors Photolithography Yield Intel Design of Experiments Semiconductor Industry CMOS Failure Analysis See 2+ \u00a0 \u00a0 See less Education The University of Texas at Austin Doctor of Philosophy (Ph.D.),  Materials Science and Engineering 1999  \u2013 2005 National Institute of Technology Karnataka Bachelor of Engineering (B.E.),  Metallurgical Engineering 1995  \u2013 1999 The University of Texas at Austin Doctor of Philosophy (Ph.D.),  Materials Science and Engineering 1999  \u2013 2005 The University of Texas at Austin Doctor of Philosophy (Ph.D.),  Materials Science and Engineering 1999  \u2013 2005 The University of Texas at Austin Doctor of Philosophy (Ph.D.),  Materials Science and Engineering 1999  \u2013 2005 National Institute of Technology Karnataka Bachelor of Engineering (B.E.),  Metallurgical Engineering 1995  \u2013 1999 National Institute of Technology Karnataka Bachelor of Engineering (B.E.),  Metallurgical Engineering 1995  \u2013 1999 National Institute of Technology Karnataka Bachelor of Engineering (B.E.),  Metallurgical Engineering 1995  \u2013 1999 ", "Languages English Hebrew Russian English Hebrew Russian English Hebrew Russian Skills Multithreading Algorithms Object Oriented Design SoC Debugging Embedded Systems Software Design System Architecture Device Drivers VLSI Software Engineering OOP X86 ASIC Kernel Processors x86 Assembly Architectures Programming Architecture Intel Embedded Software Integration See 8+ \u00a0 \u00a0 See less Skills  Multithreading Algorithms Object Oriented Design SoC Debugging Embedded Systems Software Design System Architecture Device Drivers VLSI Software Engineering OOP X86 ASIC Kernel Processors x86 Assembly Architectures Programming Architecture Intel Embedded Software Integration See 8+ \u00a0 \u00a0 See less Multithreading Algorithms Object Oriented Design SoC Debugging Embedded Systems Software Design System Architecture Device Drivers VLSI Software Engineering OOP X86 ASIC Kernel Processors x86 Assembly Architectures Programming Architecture Intel Embedded Software Integration See 8+ \u00a0 \u00a0 See less Multithreading Algorithms Object Oriented Design SoC Debugging Embedded Systems Software Design System Architecture Device Drivers VLSI Software Engineering OOP X86 ASIC Kernel Processors x86 Assembly Architectures Programming Architecture Intel Embedded Software Integration See 8+ \u00a0 \u00a0 See less Honors & Awards Israeli Navy award for 'creative thinking' Israeli Navy Commander 2004 Israeli Navy award for 'creative thinking' Israeli Navy Commander 2004 Israeli Navy award for 'creative thinking' Israeli Navy Commander 2004 Israeli Navy award for 'creative thinking' Israeli Navy Commander 2004 ", "Summary IOTG & Chipset Product Development Engineer (PDE) Tech Lead for Intel's Fab Sort Manufacturing (FSM) organization. Develop and execute projects on these product lines for product yield enhancement, performance enhancement, and quality enhancement in Intel's high volume manufacturing fabs.  \n \nNon-Formal Statement of Experience \nIn my position, I need to know a lot about every part of the semiconductor manufacturing process - from circuit design, physical design (layout), fabrication, process integration, electrical probe, wafer probe, assembly, test, quality and reliability, and more. I then use that knowledge to lead a team that introduces new products into high volume manufacturing without problems, or, when problems occur, use that knowledge to identify and fix the root cause. This will often be an interaction between the product design and the fabrication process, but if it is something else, I lead a team of engineers that finds the problem and fixes it. I am good at the synthesis of information - bringing little bits of information together and developing a unified model of the problem. I have also worked in design engineering and finance! \n \nProfessional semiconductor experience includes: \nProduct Engineering, Product Development, test engineering, wafer probe, statistical analysis, data mining, modeling, circuit debug, silicon device physics, and electrical probe. Management of cross-functional (fab, design, wafer probe, test, quality and reliability, and more) to solve product problems (yield, performance, quality, or cost). Development and delivery of large impact (>$10M) cost reduction projects. Use statistical analysis, data mining, and visualization on large data sets to identify likely causes of product problems, then follow up with further analysis, design of experiments, and failure analysis to confirm root cause.  \n \nInspiring quotes: \nKnowledge is power -- Francis Bacon \n\"All models are wrong; some models are useful\" - George Box Summary IOTG & Chipset Product Development Engineer (PDE) Tech Lead for Intel's Fab Sort Manufacturing (FSM) organization. Develop and execute projects on these product lines for product yield enhancement, performance enhancement, and quality enhancement in Intel's high volume manufacturing fabs.  \n \nNon-Formal Statement of Experience \nIn my position, I need to know a lot about every part of the semiconductor manufacturing process - from circuit design, physical design (layout), fabrication, process integration, electrical probe, wafer probe, assembly, test, quality and reliability, and more. I then use that knowledge to lead a team that introduces new products into high volume manufacturing without problems, or, when problems occur, use that knowledge to identify and fix the root cause. This will often be an interaction between the product design and the fabrication process, but if it is something else, I lead a team of engineers that finds the problem and fixes it. I am good at the synthesis of information - bringing little bits of information together and developing a unified model of the problem. I have also worked in design engineering and finance! \n \nProfessional semiconductor experience includes: \nProduct Engineering, Product Development, test engineering, wafer probe, statistical analysis, data mining, modeling, circuit debug, silicon device physics, and electrical probe. Management of cross-functional (fab, design, wafer probe, test, quality and reliability, and more) to solve product problems (yield, performance, quality, or cost). Development and delivery of large impact (>$10M) cost reduction projects. Use statistical analysis, data mining, and visualization on large data sets to identify likely causes of product problems, then follow up with further analysis, design of experiments, and failure analysis to confirm root cause.  \n \nInspiring quotes: \nKnowledge is power -- Francis Bacon \n\"All models are wrong; some models are useful\" - George Box IOTG & Chipset Product Development Engineer (PDE) Tech Lead for Intel's Fab Sort Manufacturing (FSM) organization. Develop and execute projects on these product lines for product yield enhancement, performance enhancement, and quality enhancement in Intel's high volume manufacturing fabs.  \n \nNon-Formal Statement of Experience \nIn my position, I need to know a lot about every part of the semiconductor manufacturing process - from circuit design, physical design (layout), fabrication, process integration, electrical probe, wafer probe, assembly, test, quality and reliability, and more. I then use that knowledge to lead a team that introduces new products into high volume manufacturing without problems, or, when problems occur, use that knowledge to identify and fix the root cause. This will often be an interaction between the product design and the fabrication process, but if it is something else, I lead a team of engineers that finds the problem and fixes it. I am good at the synthesis of information - bringing little bits of information together and developing a unified model of the problem. I have also worked in design engineering and finance! \n \nProfessional semiconductor experience includes: \nProduct Engineering, Product Development, test engineering, wafer probe, statistical analysis, data mining, modeling, circuit debug, silicon device physics, and electrical probe. Management of cross-functional (fab, design, wafer probe, test, quality and reliability, and more) to solve product problems (yield, performance, quality, or cost). Development and delivery of large impact (>$10M) cost reduction projects. Use statistical analysis, data mining, and visualization on large data sets to identify likely causes of product problems, then follow up with further analysis, design of experiments, and failure analysis to confirm root cause.  \n \nInspiring quotes: \nKnowledge is power -- Francis Bacon \n\"All models are wrong; some models are useful\" - George Box IOTG & Chipset Product Development Engineer (PDE) Tech Lead for Intel's Fab Sort Manufacturing (FSM) organization. Develop and execute projects on these product lines for product yield enhancement, performance enhancement, and quality enhancement in Intel's high volume manufacturing fabs.  \n \nNon-Formal Statement of Experience \nIn my position, I need to know a lot about every part of the semiconductor manufacturing process - from circuit design, physical design (layout), fabrication, process integration, electrical probe, wafer probe, assembly, test, quality and reliability, and more. I then use that knowledge to lead a team that introduces new products into high volume manufacturing without problems, or, when problems occur, use that knowledge to identify and fix the root cause. This will often be an interaction between the product design and the fabrication process, but if it is something else, I lead a team of engineers that finds the problem and fixes it. I am good at the synthesis of information - bringing little bits of information together and developing a unified model of the problem. I have also worked in design engineering and finance! \n \nProfessional semiconductor experience includes: \nProduct Engineering, Product Development, test engineering, wafer probe, statistical analysis, data mining, modeling, circuit debug, silicon device physics, and electrical probe. Management of cross-functional (fab, design, wafer probe, test, quality and reliability, and more) to solve product problems (yield, performance, quality, or cost). Development and delivery of large impact (>$10M) cost reduction projects. Use statistical analysis, data mining, and visualization on large data sets to identify likely causes of product problems, then follow up with further analysis, design of experiments, and failure analysis to confirm root cause.  \n \nInspiring quotes: \nKnowledge is power -- Francis Bacon \n\"All models are wrong; some models are useful\" - George Box Experience Sr. Staff Engineer Intel Corporation July 1987  \u2013 Present (28 years 2 months) Phoenix, Arizona Area Fab Product Engineering Tech Lead for Intel's Internet of things Systems Group (ISG) products. Technical supervision and coaching of several engineers worldwide for successful introduction of new products and high volume manufacturing of existing products. Worldwide problem solving between wafer fabs, product divisions, and test sites to resolve product yield or performance problems. Technical work\u2014and coaching--involves the extensive use of statistical analysis and data mining to identify root cause of manufacturing problems from fab measurement data, wafer lot equipment usage history, wafer sort (probe) yield and parametric data, test yield and parametric data. Similar analysis is done to search for optimal process recipes. Confirmation of root cause often requires one or more designed experiments. I also build, and teach others how to build, complex Monte Carlo (stochastic) models which are used to predict product performance at test. In-depth knowledge of semiconductor fabrication process flows, the equipment and data collected at each process step, impact of fab processing on transistor parameters, semiconductor device physics, test methods, and failure analysis. I lead large cross-functional task forces to solve yield and performance issues (using model-based problem solving) which involve investigation of the entire product development flow \u2013 from design schematics and layout, mask making, fabrication, wafer sort (probe), packaged hot test, and failure analysis.  \nProficient in JMP (and JSL programming), and SAS for statistical analysis and data mining. I am skilled at using CART trees, boosted trees, and random forest data mining algorithms on big data sets. I have also used WEKA for these algorithms, plus kNN, clustering, SVM, and neural nets. I write SQL queries to extract the data needed (Oracle and Teradata databases). Natural synthesizer - the ability to see the big picture and quickly find ways to integrate various elements of a project together. Sr. Staff Engineer Intel Corporation July 1987  \u2013 Present (28 years 2 months) Phoenix, Arizona Area Fab Product Engineering Tech Lead for Intel's Internet of things Systems Group (ISG) products. Technical supervision and coaching of several engineers worldwide for successful introduction of new products and high volume manufacturing of existing products. Worldwide problem solving between wafer fabs, product divisions, and test sites to resolve product yield or performance problems. Technical work\u2014and coaching--involves the extensive use of statistical analysis and data mining to identify root cause of manufacturing problems from fab measurement data, wafer lot equipment usage history, wafer sort (probe) yield and parametric data, test yield and parametric data. Similar analysis is done to search for optimal process recipes. Confirmation of root cause often requires one or more designed experiments. I also build, and teach others how to build, complex Monte Carlo (stochastic) models which are used to predict product performance at test. In-depth knowledge of semiconductor fabrication process flows, the equipment and data collected at each process step, impact of fab processing on transistor parameters, semiconductor device physics, test methods, and failure analysis. I lead large cross-functional task forces to solve yield and performance issues (using model-based problem solving) which involve investigation of the entire product development flow \u2013 from design schematics and layout, mask making, fabrication, wafer sort (probe), packaged hot test, and failure analysis.  \nProficient in JMP (and JSL programming), and SAS for statistical analysis and data mining. I am skilled at using CART trees, boosted trees, and random forest data mining algorithms on big data sets. I have also used WEKA for these algorithms, plus kNN, clustering, SVM, and neural nets. I write SQL queries to extract the data needed (Oracle and Teradata databases). Natural synthesizer - the ability to see the big picture and quickly find ways to integrate various elements of a project together. Sr. Staff Engineer Intel Corporation July 1987  \u2013 Present (28 years 2 months) Phoenix, Arizona Area Fab Product Engineering Tech Lead for Intel's Internet of things Systems Group (ISG) products. Technical supervision and coaching of several engineers worldwide for successful introduction of new products and high volume manufacturing of existing products. Worldwide problem solving between wafer fabs, product divisions, and test sites to resolve product yield or performance problems. Technical work\u2014and coaching--involves the extensive use of statistical analysis and data mining to identify root cause of manufacturing problems from fab measurement data, wafer lot equipment usage history, wafer sort (probe) yield and parametric data, test yield and parametric data. Similar analysis is done to search for optimal process recipes. Confirmation of root cause often requires one or more designed experiments. I also build, and teach others how to build, complex Monte Carlo (stochastic) models which are used to predict product performance at test. In-depth knowledge of semiconductor fabrication process flows, the equipment and data collected at each process step, impact of fab processing on transistor parameters, semiconductor device physics, test methods, and failure analysis. I lead large cross-functional task forces to solve yield and performance issues (using model-based problem solving) which involve investigation of the entire product development flow \u2013 from design schematics and layout, mask making, fabrication, wafer sort (probe), packaged hot test, and failure analysis.  \nProficient in JMP (and JSL programming), and SAS for statistical analysis and data mining. I am skilled at using CART trees, boosted trees, and random forest data mining algorithms on big data sets. I have also used WEKA for these algorithms, plus kNN, clustering, SVM, and neural nets. I write SQL queries to extract the data needed (Oracle and Teradata databases). Natural synthesizer - the ability to see the big picture and quickly find ways to integrate various elements of a project together. Skills Statistics Data Analysis Data Mining Analysis SAS SQL Manufacturing JMP Electronics Design of Experiments Semiconductors Project Management Staff Supervision Modeling Electrical Engineering Semiconductor... Regression Analysis Transistors Project Planning Training Delivery Analytics Leadership Intel SPC Semiconductor Industry Management Statistical Concepts Linear Models Problem Solving MBA Communication Skills Mentoring Discerning Dealing with Ambiguity Simulations Product Engineering CMOS Machine Learning Multivariate Statistics Big Data SoC Data Science Predictive Analytics Predictive Modeling Data Visualization Visual Analytics Datasets Unsupervised Learning Teradata Characterization See 35+ \u00a0 \u00a0 See less Skills  Statistics Data Analysis Data Mining Analysis SAS SQL Manufacturing JMP Electronics Design of Experiments Semiconductors Project Management Staff Supervision Modeling Electrical Engineering Semiconductor... Regression Analysis Transistors Project Planning Training Delivery Analytics Leadership Intel SPC Semiconductor Industry Management Statistical Concepts Linear Models Problem Solving MBA Communication Skills Mentoring Discerning Dealing with Ambiguity Simulations Product Engineering CMOS Machine Learning Multivariate Statistics Big Data SoC Data Science Predictive Analytics Predictive Modeling Data Visualization Visual Analytics Datasets Unsupervised Learning Teradata Characterization See 35+ \u00a0 \u00a0 See less Statistics Data Analysis Data Mining Analysis SAS SQL Manufacturing JMP Electronics Design of Experiments Semiconductors Project Management Staff Supervision Modeling Electrical Engineering Semiconductor... Regression Analysis Transistors Project Planning Training Delivery Analytics Leadership Intel SPC Semiconductor Industry Management Statistical Concepts Linear Models Problem Solving MBA Communication Skills Mentoring Discerning Dealing with Ambiguity Simulations Product Engineering CMOS Machine Learning Multivariate Statistics Big Data SoC Data Science Predictive Analytics Predictive Modeling Data Visualization Visual Analytics Datasets Unsupervised Learning Teradata Characterization See 35+ \u00a0 \u00a0 See less Statistics Data Analysis Data Mining Analysis SAS SQL Manufacturing JMP Electronics Design of Experiments Semiconductors Project Management Staff Supervision Modeling Electrical Engineering Semiconductor... Regression Analysis Transistors Project Planning Training Delivery Analytics Leadership Intel SPC Semiconductor Industry Management Statistical Concepts Linear Models Problem Solving MBA Communication Skills Mentoring Discerning Dealing with Ambiguity Simulations Product Engineering CMOS Machine Learning Multivariate Statistics Big Data SoC Data Science Predictive Analytics Predictive Modeling Data Visualization Visual Analytics Datasets Unsupervised Learning Teradata Characterization See 35+ \u00a0 \u00a0 See less Education Arizona State University M.S.,  Statistics 2009  \u2013 2014 Graduated May, 2014. Arizona State University M.B.A.,  Finance August 1992  \u2013 December 1995 University of Michigan B.S.E.,  Electrical Engineering 1983  \u2013 1986 Activities and Societies:\u00a0 Phi Sigma Kappa ,  Delta Deuteron chapter Andover High School Bloomfield Hills, MI 1980  \u2013 1983 Arizona State University M.S.,  Statistics 2009  \u2013 2014 Graduated May, 2014. Arizona State University M.S.,  Statistics 2009  \u2013 2014 Graduated May, 2014. Arizona State University M.S.,  Statistics 2009  \u2013 2014 Graduated May, 2014. Arizona State University M.B.A.,  Finance August 1992  \u2013 December 1995 Arizona State University M.B.A.,  Finance August 1992  \u2013 December 1995 Arizona State University M.B.A.,  Finance August 1992  \u2013 December 1995 University of Michigan B.S.E.,  Electrical Engineering 1983  \u2013 1986 Activities and Societies:\u00a0 Phi Sigma Kappa ,  Delta Deuteron chapter University of Michigan B.S.E.,  Electrical Engineering 1983  \u2013 1986 Activities and Societies:\u00a0 Phi Sigma Kappa ,  Delta Deuteron chapter University of Michigan B.S.E.,  Electrical Engineering 1983  \u2013 1986 Activities and Societies:\u00a0 Phi Sigma Kappa ,  Delta Deuteron chapter Andover High School Bloomfield Hills, MI 1980  \u2013 1983 Andover High School Bloomfield Hills, MI 1980  \u2013 1983 Andover High School Bloomfield Hills, MI 1980  \u2013 1983 Honors & Awards Additional Honors & Awards IEEE Senior Member Additional Honors & Awards IEEE Senior Member Additional Honors & Awards IEEE Senior Member Additional Honors & Awards IEEE Senior Member ", "Summary Accomplished engineering professional demonstrating 25+ years of experience within semiconductor fabrication, technology development, high-volume manufacturing, project and operations management. Leverage a strong background in process and equipment development to reduce costs, improve yield and eliminate defects. Manage processes, projects and teams to maximize outcomes and generate highest return on investment (ROI). Summary Accomplished engineering professional demonstrating 25+ years of experience within semiconductor fabrication, technology development, high-volume manufacturing, project and operations management. Leverage a strong background in process and equipment development to reduce costs, improve yield and eliminate defects. Manage processes, projects and teams to maximize outcomes and generate highest return on investment (ROI). Accomplished engineering professional demonstrating 25+ years of experience within semiconductor fabrication, technology development, high-volume manufacturing, project and operations management. Leverage a strong background in process and equipment development to reduce costs, improve yield and eliminate defects. Manage processes, projects and teams to maximize outcomes and generate highest return on investment (ROI). Accomplished engineering professional demonstrating 25+ years of experience within semiconductor fabrication, technology development, high-volume manufacturing, project and operations management. Leverage a strong background in process and equipment development to reduce costs, improve yield and eliminate defects. Manage processes, projects and teams to maximize outcomes and generate highest return on investment (ROI). Experience Staff Engineer Intel Corporation October 1991  \u2013 Present (23 years 11 months) Chandler Managed all implant tool conversion, install and qualification of implant tools for 22nm process transfer and start-up thru ramp. Provided mentor ship and coaching to junior engineers for tool qualifications and eliminated quality issues and roadblocks.Generated multi-million dollar cost savings and resolved major equiment and yield issue by leading a task forces (TF), utilizing structured problem solving methodologies to solve technical issues and developing new recipes to improve the implant run rate Manager Intel Corporation 2008  \u2013  2011  (3 years) Chandler Managed a team of shift technicians, Intel engineers and filed service engineers to ensure all planned maintenance, repairs and upgrade activity was executed systematically with minimal disruption to quality, safety,CT and output. Project Manager Intel Corporation 2006  \u2013  2008  (2 years) Chandler Collaborated with High Precision Maintenance (HPM) team to develop Preventative Maintenance (PM), Corrective Maintenance (CM), Interactive 3D PM procedures and training utilizing CAD models and leading edge Smart Diagnostic application. Responsible for creating a standard reporting system for analysis reports and tool performance tracking across the virtual factories. Staff Engineer Intel Corporation 2005  \u2013  2006  (1 year) Chandler Managed all Vertical Nitride Furnace (VFN) install, qualification, and critical learning lots and certification lots for new technology transfer OHT Staff Engineer (Path finding) Intel Corporation 2003  \u2013  2005  (2 years) Chandler Collaborated with the equipment supplier and Intel pathfinding group on future process and equipment development in order to create the atomic layer deposition (ALD) process and equipment for the next generation metal gate oxide process for future technologies. Staff Engineer Intel Corporation 2001  \u2013  2003  (2 years) Chandler Severed as a staff engineer and department mentor for process engineering, creating job aid for engineers writing white papers and representing the engineering group on the change control board. Developed engineering training curriculum for the process and equipment engineering department Supervisor | Process Equipment Engineer | Test Engineer Intel| LSI Logic|FKI Communication 1979  \u2013  2001  (22 years) USA | Ireland | England Held a tenured career as an engineering professional within the semiconductor and electromechanical industries. Including roles as a Sr. Test Engineer / Supervisor and Sr. Process / Equipment Engineer. Staff Engineer Intel Corporation October 1991  \u2013 Present (23 years 11 months) Chandler Managed all implant tool conversion, install and qualification of implant tools for 22nm process transfer and start-up thru ramp. Provided mentor ship and coaching to junior engineers for tool qualifications and eliminated quality issues and roadblocks.Generated multi-million dollar cost savings and resolved major equiment and yield issue by leading a task forces (TF), utilizing structured problem solving methodologies to solve technical issues and developing new recipes to improve the implant run rate Staff Engineer Intel Corporation October 1991  \u2013 Present (23 years 11 months) Chandler Managed all implant tool conversion, install and qualification of implant tools for 22nm process transfer and start-up thru ramp. Provided mentor ship and coaching to junior engineers for tool qualifications and eliminated quality issues and roadblocks.Generated multi-million dollar cost savings and resolved major equiment and yield issue by leading a task forces (TF), utilizing structured problem solving methodologies to solve technical issues and developing new recipes to improve the implant run rate Manager Intel Corporation 2008  \u2013  2011  (3 years) Chandler Managed a team of shift technicians, Intel engineers and filed service engineers to ensure all planned maintenance, repairs and upgrade activity was executed systematically with minimal disruption to quality, safety,CT and output. Manager Intel Corporation 2008  \u2013  2011  (3 years) Chandler Managed a team of shift technicians, Intel engineers and filed service engineers to ensure all planned maintenance, repairs and upgrade activity was executed systematically with minimal disruption to quality, safety,CT and output. Project Manager Intel Corporation 2006  \u2013  2008  (2 years) Chandler Collaborated with High Precision Maintenance (HPM) team to develop Preventative Maintenance (PM), Corrective Maintenance (CM), Interactive 3D PM procedures and training utilizing CAD models and leading edge Smart Diagnostic application. Responsible for creating a standard reporting system for analysis reports and tool performance tracking across the virtual factories. Project Manager Intel Corporation 2006  \u2013  2008  (2 years) Chandler Collaborated with High Precision Maintenance (HPM) team to develop Preventative Maintenance (PM), Corrective Maintenance (CM), Interactive 3D PM procedures and training utilizing CAD models and leading edge Smart Diagnostic application. Responsible for creating a standard reporting system for analysis reports and tool performance tracking across the virtual factories. Staff Engineer Intel Corporation 2005  \u2013  2006  (1 year) Chandler Managed all Vertical Nitride Furnace (VFN) install, qualification, and critical learning lots and certification lots for new technology transfer Staff Engineer Intel Corporation 2005  \u2013  2006  (1 year) Chandler Managed all Vertical Nitride Furnace (VFN) install, qualification, and critical learning lots and certification lots for new technology transfer OHT Staff Engineer (Path finding) Intel Corporation 2003  \u2013  2005  (2 years) Chandler Collaborated with the equipment supplier and Intel pathfinding group on future process and equipment development in order to create the atomic layer deposition (ALD) process and equipment for the next generation metal gate oxide process for future technologies. OHT Staff Engineer (Path finding) Intel Corporation 2003  \u2013  2005  (2 years) Chandler Collaborated with the equipment supplier and Intel pathfinding group on future process and equipment development in order to create the atomic layer deposition (ALD) process and equipment for the next generation metal gate oxide process for future technologies. Staff Engineer Intel Corporation 2001  \u2013  2003  (2 years) Chandler Severed as a staff engineer and department mentor for process engineering, creating job aid for engineers writing white papers and representing the engineering group on the change control board. Developed engineering training curriculum for the process and equipment engineering department Staff Engineer Intel Corporation 2001  \u2013  2003  (2 years) Chandler Severed as a staff engineer and department mentor for process engineering, creating job aid for engineers writing white papers and representing the engineering group on the change control board. Developed engineering training curriculum for the process and equipment engineering department Supervisor | Process Equipment Engineer | Test Engineer Intel| LSI Logic|FKI Communication 1979  \u2013  2001  (22 years) USA | Ireland | England Held a tenured career as an engineering professional within the semiconductor and electromechanical industries. Including roles as a Sr. Test Engineer / Supervisor and Sr. Process / Equipment Engineer. Supervisor | Process Equipment Engineer | Test Engineer Intel| LSI Logic|FKI Communication 1979  \u2013  2001  (22 years) USA | Ireland | England Held a tenured career as an engineering professional within the semiconductor and electromechanical industries. Including roles as a Sr. Test Engineer / Supervisor and Sr. Process / Equipment Engineer. Languages English Punjabi English Punjabi English Punjabi Skills Semiconductors Design of Experiments Semiconductor Industry SoC Electrical Engineering Manufacturing Microsoft Word Electronics Process Engineering Analog JMP Process Improvement ASIC Project Management Management Matlab Testing Engineering Management IC Verilog Embedded Systems Engineering C Debugging Microsoft Excel Electrical... Equipment Repair Equipment Maintenance MES SPC FDC See 16+ \u00a0 \u00a0 See less Skills  Semiconductors Design of Experiments Semiconductor Industry SoC Electrical Engineering Manufacturing Microsoft Word Electronics Process Engineering Analog JMP Process Improvement ASIC Project Management Management Matlab Testing Engineering Management IC Verilog Embedded Systems Engineering C Debugging Microsoft Excel Electrical... Equipment Repair Equipment Maintenance MES SPC FDC See 16+ \u00a0 \u00a0 See less Semiconductors Design of Experiments Semiconductor Industry SoC Electrical Engineering Manufacturing Microsoft Word Electronics Process Engineering Analog JMP Process Improvement ASIC Project Management Management Matlab Testing Engineering Management IC Verilog Embedded Systems Engineering C Debugging Microsoft Excel Electrical... Equipment Repair Equipment Maintenance MES SPC FDC See 16+ \u00a0 \u00a0 See less Semiconductors Design of Experiments Semiconductor Industry SoC Electrical Engineering Manufacturing Microsoft Word Electronics Process Engineering Analog JMP Process Improvement ASIC Project Management Management Matlab Testing Engineering Management IC Verilog Embedded Systems Engineering C Debugging Microsoft Excel Electrical... Equipment Repair Equipment Maintenance MES SPC FDC See 16+ \u00a0 \u00a0 See less ", "Summary Working in computer hardware/software test technology, pre-post silicon validation and verification for more than 17 years with vast experience in R&D and technical project management. \n \nSpecialties: (1) Test technology innovations (2) Validation and verification methodology (3) Product research and development (4) Program management especially on technical projects with high complexity and ambiguity. (5) University research and collaboration Summary Working in computer hardware/software test technology, pre-post silicon validation and verification for more than 17 years with vast experience in R&D and technical project management. \n \nSpecialties: (1) Test technology innovations (2) Validation and verification methodology (3) Product research and development (4) Program management especially on technical projects with high complexity and ambiguity. (5) University research and collaboration Working in computer hardware/software test technology, pre-post silicon validation and verification for more than 17 years with vast experience in R&D and technical project management. \n \nSpecialties: (1) Test technology innovations (2) Validation and verification methodology (3) Product research and development (4) Program management especially on technical projects with high complexity and ambiguity. (5) University research and collaboration Working in computer hardware/software test technology, pre-post silicon validation and verification for more than 17 years with vast experience in R&D and technical project management. \n \nSpecialties: (1) Test technology innovations (2) Validation and verification methodology (3) Product research and development (4) Program management especially on technical projects with high complexity and ambiguity. (5) University research and collaboration Experience Validation Staff Engineer Intel Corporation October 2014  \u2013 Present (11 months) Penang, Malaysia Working as a VST (Validation Steering Team) lead for a SOC (System-On-Chip) pre/post-Silicon validation and verification team focusing on Low Power Intel Architecture microprocessor targeted for Tablet, Netbook, Laptop and Entry Level Desktop segment. Also responsible for APAC region university research and collaboration with Malaysia Design Center (MDC). Validation Program Management Office Intel Corporation September 2014  \u2013  October 2014  (2 months) Sacramento, California Area Worked as a group lead at Folsom, USA managing the validation program office which covers pre-post Si validation across Chipsets, SOC (System-On-Chip) and Server segment. This was part of a sabbatical coverage assignment. SOC Validation Staff Engineer Intel Corporation January 2012  \u2013  September 2014  (2 years 9 months) Penang, Malaysia Worked as a group lead for a SOC (System-On-Chip) pre/post-Silicon validation and verification team focusing on Low Power Intel Architecture microprocessor targeted for Tablet, Netbook, Laptop and Entry Level Desktop segment. Validation Staff Engineer Intel January 2011  \u2013  December 2011  (1 year) Phoenix, Arizona Area Worked as the team lead at Arizona, USA to enable the start-up of a validation and verification team focusing on Digital TV, IPTV, Cable Modem and Setup Boxes. Test R&D Staff Engineer Intel November 2007  \u2013  December 2010  (3 years 2 months) Kulim, Malaysia Worked on test pathfinding, development and integration of Low Power Intel Architecture products. Test R&D Integration Staff Engineer Intel February 2007  \u2013  October 2007  (9 months) Phoenix, Arizona Area Worked as the test technology transfer team at Arizona, USA on the design and development of test module/process for Intel Atom CPUs Test Module/Process R&D Senior Engineer Intel July 2000  \u2013  January 2007  (6 years 7 months) Penang, Malaysia Worked on multiple Test module/process design and development for Intel Centrino CPUs. Test Tooling Hardware R&D Engineer Intel September 1999  \u2013  June 2000  (10 months) Portland, Oregon Area Worked as the test technology transfer team at Oregon, USA on the design and development of test module/process for next generation mobile CPU Test Equipment Engineer Intel May 1997  \u2013  September 1999  (2 years 5 months) Penang, Malaysia Managing the ATE Tester and Handler at a clean-room environment in semiconductor assembly and test factory Industrial Trainee Engineer Sony December 1995  \u2013  June 1996  (7 months) Selangor, Malaysia Trainee Engineer at Sony TV Industry at Bangi, Selangor. Validation Staff Engineer Intel Corporation October 2014  \u2013 Present (11 months) Penang, Malaysia Working as a VST (Validation Steering Team) lead for a SOC (System-On-Chip) pre/post-Silicon validation and verification team focusing on Low Power Intel Architecture microprocessor targeted for Tablet, Netbook, Laptop and Entry Level Desktop segment. Also responsible for APAC region university research and collaboration with Malaysia Design Center (MDC). Validation Staff Engineer Intel Corporation October 2014  \u2013 Present (11 months) Penang, Malaysia Working as a VST (Validation Steering Team) lead for a SOC (System-On-Chip) pre/post-Silicon validation and verification team focusing on Low Power Intel Architecture microprocessor targeted for Tablet, Netbook, Laptop and Entry Level Desktop segment. Also responsible for APAC region university research and collaboration with Malaysia Design Center (MDC). Validation Program Management Office Intel Corporation September 2014  \u2013  October 2014  (2 months) Sacramento, California Area Worked as a group lead at Folsom, USA managing the validation program office which covers pre-post Si validation across Chipsets, SOC (System-On-Chip) and Server segment. This was part of a sabbatical coverage assignment. Validation Program Management Office Intel Corporation September 2014  \u2013  October 2014  (2 months) Sacramento, California Area Worked as a group lead at Folsom, USA managing the validation program office which covers pre-post Si validation across Chipsets, SOC (System-On-Chip) and Server segment. This was part of a sabbatical coverage assignment. SOC Validation Staff Engineer Intel Corporation January 2012  \u2013  September 2014  (2 years 9 months) Penang, Malaysia Worked as a group lead for a SOC (System-On-Chip) pre/post-Silicon validation and verification team focusing on Low Power Intel Architecture microprocessor targeted for Tablet, Netbook, Laptop and Entry Level Desktop segment. SOC Validation Staff Engineer Intel Corporation January 2012  \u2013  September 2014  (2 years 9 months) Penang, Malaysia Worked as a group lead for a SOC (System-On-Chip) pre/post-Silicon validation and verification team focusing on Low Power Intel Architecture microprocessor targeted for Tablet, Netbook, Laptop and Entry Level Desktop segment. Validation Staff Engineer Intel January 2011  \u2013  December 2011  (1 year) Phoenix, Arizona Area Worked as the team lead at Arizona, USA to enable the start-up of a validation and verification team focusing on Digital TV, IPTV, Cable Modem and Setup Boxes. Validation Staff Engineer Intel January 2011  \u2013  December 2011  (1 year) Phoenix, Arizona Area Worked as the team lead at Arizona, USA to enable the start-up of a validation and verification team focusing on Digital TV, IPTV, Cable Modem and Setup Boxes. Test R&D Staff Engineer Intel November 2007  \u2013  December 2010  (3 years 2 months) Kulim, Malaysia Worked on test pathfinding, development and integration of Low Power Intel Architecture products. Test R&D Staff Engineer Intel November 2007  \u2013  December 2010  (3 years 2 months) Kulim, Malaysia Worked on test pathfinding, development and integration of Low Power Intel Architecture products. Test R&D Integration Staff Engineer Intel February 2007  \u2013  October 2007  (9 months) Phoenix, Arizona Area Worked as the test technology transfer team at Arizona, USA on the design and development of test module/process for Intel Atom CPUs Test R&D Integration Staff Engineer Intel February 2007  \u2013  October 2007  (9 months) Phoenix, Arizona Area Worked as the test technology transfer team at Arizona, USA on the design and development of test module/process for Intel Atom CPUs Test Module/Process R&D Senior Engineer Intel July 2000  \u2013  January 2007  (6 years 7 months) Penang, Malaysia Worked on multiple Test module/process design and development for Intel Centrino CPUs. Test Module/Process R&D Senior Engineer Intel July 2000  \u2013  January 2007  (6 years 7 months) Penang, Malaysia Worked on multiple Test module/process design and development for Intel Centrino CPUs. Test Tooling Hardware R&D Engineer Intel September 1999  \u2013  June 2000  (10 months) Portland, Oregon Area Worked as the test technology transfer team at Oregon, USA on the design and development of test module/process for next generation mobile CPU Test Tooling Hardware R&D Engineer Intel September 1999  \u2013  June 2000  (10 months) Portland, Oregon Area Worked as the test technology transfer team at Oregon, USA on the design and development of test module/process for next generation mobile CPU Test Equipment Engineer Intel May 1997  \u2013  September 1999  (2 years 5 months) Penang, Malaysia Managing the ATE Tester and Handler at a clean-room environment in semiconductor assembly and test factory Test Equipment Engineer Intel May 1997  \u2013  September 1999  (2 years 5 months) Penang, Malaysia Managing the ATE Tester and Handler at a clean-room environment in semiconductor assembly and test factory Industrial Trainee Engineer Sony December 1995  \u2013  June 1996  (7 months) Selangor, Malaysia Trainee Engineer at Sony TV Industry at Bangi, Selangor. Industrial Trainee Engineer Sony December 1995  \u2013  June 1996  (7 months) Selangor, Malaysia Trainee Engineer at Sony TV Industry at Bangi, Selangor. Languages English Malay Tamil English Malay Tamil English Malay Tamil Skills Validation Computer System... Silicon Validation Verification Functional Verification System Verification Testing Test Planning Test Automation Test Management System Testing Research Product Development Technology Technology Management Technology Transfer Technology Integration Integration Integration Testing Risk Assessment Risk Based Testing Risk Management Project Management Project Planning Project Coordination Program Management Team Management Cross-functional Team... Distributed Team... Virtual Teams See 15+ \u00a0 \u00a0 See less Skills  Validation Computer System... Silicon Validation Verification Functional Verification System Verification Testing Test Planning Test Automation Test Management System Testing Research Product Development Technology Technology Management Technology Transfer Technology Integration Integration Integration Testing Risk Assessment Risk Based Testing Risk Management Project Management Project Planning Project Coordination Program Management Team Management Cross-functional Team... Distributed Team... Virtual Teams See 15+ \u00a0 \u00a0 See less Validation Computer System... Silicon Validation Verification Functional Verification System Verification Testing Test Planning Test Automation Test Management System Testing Research Product Development Technology Technology Management Technology Transfer Technology Integration Integration Integration Testing Risk Assessment Risk Based Testing Risk Management Project Management Project Planning Project Coordination Program Management Team Management Cross-functional Team... Distributed Team... Virtual Teams See 15+ \u00a0 \u00a0 See less Validation Computer System... Silicon Validation Verification Functional Verification System Verification Testing Test Planning Test Automation Test Management System Testing Research Product Development Technology Technology Management Technology Transfer Technology Integration Integration Integration Testing Risk Assessment Risk Based Testing Risk Management Project Management Project Planning Project Coordination Program Management Team Management Cross-functional Team... Distributed Team... Virtual Teams See 15+ \u00a0 \u00a0 See less Education BEng,  Mechanical & Materials 1993  \u2013 1997 Activities and Societies:\u00a0 Sri Murugan Center ,  SMC ,  Kamsis Rahim Kajai ,  Com F ,  FK ,  Engine St Michael Institution, Ipoh STPM,  Double Maths 1980  \u2013 1992 Activities and Societies:\u00a0 Michaelian Military Band ,  Tamil Language Society BEng,  Mechanical & Materials 1993  \u2013 1997 Activities and Societies:\u00a0 Sri Murugan Center ,  SMC ,  Kamsis Rahim Kajai ,  Com F ,  FK ,  Engine BEng,  Mechanical & Materials 1993  \u2013 1997 Activities and Societies:\u00a0 Sri Murugan Center ,  SMC ,  Kamsis Rahim Kajai ,  Com F ,  FK ,  Engine BEng,  Mechanical & Materials 1993  \u2013 1997 Activities and Societies:\u00a0 Sri Murugan Center ,  SMC ,  Kamsis Rahim Kajai ,  Com F ,  FK ,  Engine St Michael Institution, Ipoh STPM,  Double Maths 1980  \u2013 1992 Activities and Societies:\u00a0 Michaelian Military Band ,  Tamil Language Society St Michael Institution, Ipoh STPM,  Double Maths 1980  \u2013 1992 Activities and Societies:\u00a0 Michaelian Military Band ,  Tamil Language Society St Michael Institution, Ipoh STPM,  Double Maths 1980  \u2013 1992 Activities and Societies:\u00a0 Michaelian Military Band ,  Tamil Language Society ", "Skills Processors Debugging Verilog Computer Architecture Logic Design ASIC RTL design Embedded Systems SoC Semiconductors SystemVerilog Microprocessors VLSI Emulation Skills  Processors Debugging Verilog Computer Architecture Logic Design ASIC RTL design Embedded Systems SoC Semiconductors SystemVerilog Microprocessors VLSI Emulation Processors Debugging Verilog Computer Architecture Logic Design ASIC RTL design Embedded Systems SoC Semiconductors SystemVerilog Microprocessors VLSI Emulation Processors Debugging Verilog Computer Architecture Logic Design ASIC RTL design Embedded Systems SoC Semiconductors SystemVerilog Microprocessors VLSI Emulation ", "Experience Enabling Metrology Program Manager Intel Corporation 2014  \u2013 Present (1 year) Portland, Oregon Area Responsible for sourcing, development and improvement of advanced metrology and inspection equipment. Defined roadmaps to meet quality, reliability, cost, yield, productivity and manufacturability requirements for new technology processes Materials Thrust Director Semiconductor Research Corporation 2013  \u2013 Present (2 years) Raleigh-Durham, North Carolina Area Part time assignee responsible for incubating and sustaining a research portfolio for the purpose of exploring emerging research material and process options that address SRC member company strategic needs Senior Staff Engineer Intel Corporation 2008  \u2013  2014  (6 years) Portland, Oregon Area Materials characterization expert responsible for establishing research programs and driving improvements in materials figures of merit and integrated layer process performance; responsible for building and maintaining a strategic research portfolio geared towards enabling long-term material development needs Senior Staff Engineer Intel Corporation 2006  \u2013  2008  (2 years) Portland, Oregon Area Developed and managed multiple processes in parallel in a high-volume manufacturing environment; effort required frequent report outs to factory senior management Engineering Manager Intel Corporation 2004  \u2013  2006  (2 years) Portland, Oregon Area Lead team of engineers in the development of materials through the rigorous management of the supplier base for their flawless proliferation in high volume manufacturing; partnered with internal stakeholders to lead material suppliers to meet technology, quality and cost objectives Staff Engineer Intel Corporation 2002  \u2013  2004  (2 years) Portland, Oregon Area Finalized material selections, mitigated materials risks, provided excursion support and executed cost reduction opportunities; Built relationships with supplier senior technical management to influence direction Senior Engineer Intel Corporation 1998  \u2013  2002  (4 years) Portland, Oregon Area Defined, optimized, and implemented new processes; responsible for meeting all module commits (die yield, line yield, reliability, performance, and output) Enabling Metrology Program Manager Intel Corporation 2014  \u2013 Present (1 year) Portland, Oregon Area Responsible for sourcing, development and improvement of advanced metrology and inspection equipment. Defined roadmaps to meet quality, reliability, cost, yield, productivity and manufacturability requirements for new technology processes Enabling Metrology Program Manager Intel Corporation 2014  \u2013 Present (1 year) Portland, Oregon Area Responsible for sourcing, development and improvement of advanced metrology and inspection equipment. Defined roadmaps to meet quality, reliability, cost, yield, productivity and manufacturability requirements for new technology processes Materials Thrust Director Semiconductor Research Corporation 2013  \u2013 Present (2 years) Raleigh-Durham, North Carolina Area Part time assignee responsible for incubating and sustaining a research portfolio for the purpose of exploring emerging research material and process options that address SRC member company strategic needs Materials Thrust Director Semiconductor Research Corporation 2013  \u2013 Present (2 years) Raleigh-Durham, North Carolina Area Part time assignee responsible for incubating and sustaining a research portfolio for the purpose of exploring emerging research material and process options that address SRC member company strategic needs Senior Staff Engineer Intel Corporation 2008  \u2013  2014  (6 years) Portland, Oregon Area Materials characterization expert responsible for establishing research programs and driving improvements in materials figures of merit and integrated layer process performance; responsible for building and maintaining a strategic research portfolio geared towards enabling long-term material development needs Senior Staff Engineer Intel Corporation 2008  \u2013  2014  (6 years) Portland, Oregon Area Materials characterization expert responsible for establishing research programs and driving improvements in materials figures of merit and integrated layer process performance; responsible for building and maintaining a strategic research portfolio geared towards enabling long-term material development needs Senior Staff Engineer Intel Corporation 2006  \u2013  2008  (2 years) Portland, Oregon Area Developed and managed multiple processes in parallel in a high-volume manufacturing environment; effort required frequent report outs to factory senior management Senior Staff Engineer Intel Corporation 2006  \u2013  2008  (2 years) Portland, Oregon Area Developed and managed multiple processes in parallel in a high-volume manufacturing environment; effort required frequent report outs to factory senior management Engineering Manager Intel Corporation 2004  \u2013  2006  (2 years) Portland, Oregon Area Lead team of engineers in the development of materials through the rigorous management of the supplier base for their flawless proliferation in high volume manufacturing; partnered with internal stakeholders to lead material suppliers to meet technology, quality and cost objectives Engineering Manager Intel Corporation 2004  \u2013  2006  (2 years) Portland, Oregon Area Lead team of engineers in the development of materials through the rigorous management of the supplier base for their flawless proliferation in high volume manufacturing; partnered with internal stakeholders to lead material suppliers to meet technology, quality and cost objectives Staff Engineer Intel Corporation 2002  \u2013  2004  (2 years) Portland, Oregon Area Finalized material selections, mitigated materials risks, provided excursion support and executed cost reduction opportunities; Built relationships with supplier senior technical management to influence direction Staff Engineer Intel Corporation 2002  \u2013  2004  (2 years) Portland, Oregon Area Finalized material selections, mitigated materials risks, provided excursion support and executed cost reduction opportunities; Built relationships with supplier senior technical management to influence direction Senior Engineer Intel Corporation 1998  \u2013  2002  (4 years) Portland, Oregon Area Defined, optimized, and implemented new processes; responsible for meeting all module commits (die yield, line yield, reliability, performance, and output) Senior Engineer Intel Corporation 1998  \u2013  2002  (4 years) Portland, Oregon Area Defined, optimized, and implemented new processes; responsible for meeting all module commits (die yield, line yield, reliability, performance, and output) Skills Semiconductors Metrology JMP Lithography Design of Experiments SPC Photolithography Etching Materials Science Nanotechnology Semiconductor Process Semiconductor Industry Materials Scanning Electron... R&D Process Integration Physics Spectroscopy See 3+ \u00a0 \u00a0 See less Skills  Semiconductors Metrology JMP Lithography Design of Experiments SPC Photolithography Etching Materials Science Nanotechnology Semiconductor Process Semiconductor Industry Materials Scanning Electron... R&D Process Integration Physics Spectroscopy See 3+ \u00a0 \u00a0 See less Semiconductors Metrology JMP Lithography Design of Experiments SPC Photolithography Etching Materials Science Nanotechnology Semiconductor Process Semiconductor Industry Materials Scanning Electron... R&D Process Integration Physics Spectroscopy See 3+ \u00a0 \u00a0 See less Semiconductors Metrology JMP Lithography Design of Experiments SPC Photolithography Etching Materials Science Nanotechnology Semiconductor Process Semiconductor Industry Materials Scanning Electron... R&D Process Integration Physics Spectroscopy See 3+ \u00a0 \u00a0 See less Education University of Pennsylvania Doctor of Philosophy (PhD),  Chemical Engineering 1993  \u2013 1998 The University of Texas at Austin Bachelor of Science (BS),  Chemical Engineering 1989  \u2013 1993 University of Pennsylvania Doctor of Philosophy (PhD),  Chemical Engineering 1993  \u2013 1998 University of Pennsylvania Doctor of Philosophy (PhD),  Chemical Engineering 1993  \u2013 1998 University of Pennsylvania Doctor of Philosophy (PhD),  Chemical Engineering 1993  \u2013 1998 The University of Texas at Austin Bachelor of Science (BS),  Chemical Engineering 1989  \u2013 1993 The University of Texas at Austin Bachelor of Science (BS),  Chemical Engineering 1989  \u2013 1993 The University of Texas at Austin Bachelor of Science (BS),  Chemical Engineering 1989  \u2013 1993 ", "Languages Portuguese Portuguese Portuguese Skills Testing Debugging Simulations Computer Architecture Algorithms Embedded Systems Software Engineering Distributed Systems Perl C C++ Embedded Software Semiconductors High Performance... Python Linux Verilog System Architecture See 3+ \u00a0 \u00a0 See less Skills  Testing Debugging Simulations Computer Architecture Algorithms Embedded Systems Software Engineering Distributed Systems Perl C C++ Embedded Software Semiconductors High Performance... Python Linux Verilog System Architecture See 3+ \u00a0 \u00a0 See less Testing Debugging Simulations Computer Architecture Algorithms Embedded Systems Software Engineering Distributed Systems Perl C C++ Embedded Software Semiconductors High Performance... Python Linux Verilog System Architecture See 3+ \u00a0 \u00a0 See less Testing Debugging Simulations Computer Architecture Algorithms Embedded Systems Software Engineering Distributed Systems Perl C C++ Embedded Software Semiconductors High Performance... Python Linux Verilog System Architecture See 3+ \u00a0 \u00a0 See less Education University of California, San Diego PhD 2003  \u2013 2007 University of California, Irvine 2000  \u2013 2002 Universidade Federal de Minas Gerais Master of Science 1998  \u2013 2000 Pontif\u00edcia Universidade Cat\u00f3lica de Minas Gerais Bachelors 1994  \u2013 1997 University of California, San Diego PhD 2003  \u2013 2007 University of California, San Diego PhD 2003  \u2013 2007 University of California, San Diego PhD 2003  \u2013 2007 University of California, Irvine 2000  \u2013 2002 University of California, Irvine 2000  \u2013 2002 University of California, Irvine 2000  \u2013 2002 Universidade Federal de Minas Gerais Master of Science 1998  \u2013 2000 Universidade Federal de Minas Gerais Master of Science 1998  \u2013 2000 Universidade Federal de Minas Gerais Master of Science 1998  \u2013 2000 Pontif\u00edcia Universidade Cat\u00f3lica de Minas Gerais Bachelors 1994  \u2013 1997 Pontif\u00edcia Universidade Cat\u00f3lica de Minas Gerais Bachelors 1994  \u2013 1997 Pontif\u00edcia Universidade Cat\u00f3lica de Minas Gerais Bachelors 1994  \u2013 1997 ", "Skills Static Timing Analysis Physical Design Logic Synthesis Low Power Optimization APR High speed design... Latch based design and... Skills  Static Timing Analysis Physical Design Logic Synthesis Low Power Optimization APR High speed design... Latch based design and... Static Timing Analysis Physical Design Logic Synthesis Low Power Optimization APR High speed design... Latch based design and... Static Timing Analysis Physical Design Logic Synthesis Low Power Optimization APR High speed design... Latch based design and... ", "Skills X86 Skills  X86 X86 X86 ", "Skills SoC ASIC Simulations EDA Skills  SoC ASIC Simulations EDA SoC ASIC Simulations EDA SoC ASIC Simulations EDA ", "Experience Senior Staff Engineer Intel Corporation March 2010  \u2013  May 2012  (2 years 3 months) Dalian, Liaoning, China Lithography MTL (module team leader) Staff Engineer Intel Corporation October 2009  \u2013  March 2010  (6 months) Chandler, AZ Lithography scanner engineer Staff Engineer Intel Corporation March 2008  \u2013  October 2009  (1 year 8 months) Kiryat Gat, Israel Lithography scanner engineer Staff Engineer Intel Corporation December 2007  \u2013  March 2008  (4 months) Chandler, AZ Lithography scanner engineer Staff Engineer Intel Corporation January 2007  \u2013  December 2007  (1 year) Hillsboro, OR Lithography scanner engineer Staff Engineer Intel Corporation April 2005  \u2013  January 2007  (1 year 10 months) Kiryat Gat, Israel Lithography scanner engineer Staff Engineer Intel Corporation March 2005  \u2013  April 2005  (2 months) Colorado Springs, CO Lithography scanner engineer Senior Engineer Intel Corporation August 2002  \u2013  March 2005  (2 years 8 months) Santa Clara, CA Lithography scanner engineer Senior Engineer Intel Corporation January 2001  \u2013  August 2002  (1 year 8 months) Colorado Springs, CO Lithography Senior Engineer Senior Staff Engineer Intel Corporation March 2010  \u2013  May 2012  (2 years 3 months) Dalian, Liaoning, China Lithography MTL (module team leader) Senior Staff Engineer Intel Corporation March 2010  \u2013  May 2012  (2 years 3 months) Dalian, Liaoning, China Lithography MTL (module team leader) Staff Engineer Intel Corporation October 2009  \u2013  March 2010  (6 months) Chandler, AZ Lithography scanner engineer Staff Engineer Intel Corporation October 2009  \u2013  March 2010  (6 months) Chandler, AZ Lithography scanner engineer Staff Engineer Intel Corporation March 2008  \u2013  October 2009  (1 year 8 months) Kiryat Gat, Israel Lithography scanner engineer Staff Engineer Intel Corporation March 2008  \u2013  October 2009  (1 year 8 months) Kiryat Gat, Israel Lithography scanner engineer Staff Engineer Intel Corporation December 2007  \u2013  March 2008  (4 months) Chandler, AZ Lithography scanner engineer Staff Engineer Intel Corporation December 2007  \u2013  March 2008  (4 months) Chandler, AZ Lithography scanner engineer Staff Engineer Intel Corporation January 2007  \u2013  December 2007  (1 year) Hillsboro, OR Lithography scanner engineer Staff Engineer Intel Corporation January 2007  \u2013  December 2007  (1 year) Hillsboro, OR Lithography scanner engineer Staff Engineer Intel Corporation April 2005  \u2013  January 2007  (1 year 10 months) Kiryat Gat, Israel Lithography scanner engineer Staff Engineer Intel Corporation April 2005  \u2013  January 2007  (1 year 10 months) Kiryat Gat, Israel Lithography scanner engineer Staff Engineer Intel Corporation March 2005  \u2013  April 2005  (2 months) Colorado Springs, CO Lithography scanner engineer Staff Engineer Intel Corporation March 2005  \u2013  April 2005  (2 months) Colorado Springs, CO Lithography scanner engineer Senior Engineer Intel Corporation August 2002  \u2013  March 2005  (2 years 8 months) Santa Clara, CA Lithography scanner engineer Senior Engineer Intel Corporation August 2002  \u2013  March 2005  (2 years 8 months) Santa Clara, CA Lithography scanner engineer Senior Engineer Intel Corporation January 2001  \u2013  August 2002  (1 year 8 months) Colorado Springs, CO Lithography Senior Engineer Senior Engineer Intel Corporation January 2001  \u2013  August 2002  (1 year 8 months) Colorado Springs, CO Lithography Senior Engineer Skills Lithography Intel R&D Scanning Electron... Product Management Semiconductor Industry Electronics Optics Semiconductors Design of Experiments EDA CMOS Visual Basic Characterization Technology Transfer Scanners Nanotechnology Continuous Improvement SPC Cross-functional Team... Metrology ASIC Program Management Chemical Engineering Failure Analysis Product Engineering Process Improvement Engineering IC Statistics Start-ups JMP Silicon See 18+ \u00a0 \u00a0 See less Skills  Lithography Intel R&D Scanning Electron... Product Management Semiconductor Industry Electronics Optics Semiconductors Design of Experiments EDA CMOS Visual Basic Characterization Technology Transfer Scanners Nanotechnology Continuous Improvement SPC Cross-functional Team... Metrology ASIC Program Management Chemical Engineering Failure Analysis Product Engineering Process Improvement Engineering IC Statistics Start-ups JMP Silicon See 18+ \u00a0 \u00a0 See less Lithography Intel R&D Scanning Electron... Product Management Semiconductor Industry Electronics Optics Semiconductors Design of Experiments EDA CMOS Visual Basic Characterization Technology Transfer Scanners Nanotechnology Continuous Improvement SPC Cross-functional Team... Metrology ASIC Program Management Chemical Engineering Failure Analysis Product Engineering Process Improvement Engineering IC Statistics Start-ups JMP Silicon See 18+ \u00a0 \u00a0 See less Lithography Intel R&D Scanning Electron... Product Management Semiconductor Industry Electronics Optics Semiconductors Design of Experiments EDA CMOS Visual Basic Characterization Technology Transfer Scanners Nanotechnology Continuous Improvement SPC Cross-functional Team... Metrology ASIC Program Management Chemical Engineering Failure Analysis Product Engineering Process Improvement Engineering IC Statistics Start-ups JMP Silicon See 18+ \u00a0 \u00a0 See less Education University of Florida Doctor of Philosophy (PhD),  Chemical Engineering 1994  \u2013 2000 Trinity University BS,  Chemical Engineering 1990  \u2013 1994 University of Florida Doctor of Philosophy (PhD),  Chemical Engineering 1994  \u2013 2000 University of Florida Doctor of Philosophy (PhD),  Chemical Engineering 1994  \u2013 2000 University of Florida Doctor of Philosophy (PhD),  Chemical Engineering 1994  \u2013 2000 Trinity University BS,  Chemical Engineering 1990  \u2013 1994 Trinity University BS,  Chemical Engineering 1990  \u2013 1994 Trinity University BS,  Chemical Engineering 1990  \u2013 1994 ", "Summary Technical leader with proven record in driving novel solutions for R&D and manufacturing Summary Technical leader with proven record in driving novel solutions for R&D and manufacturing Technical leader with proven record in driving novel solutions for R&D and manufacturing Technical leader with proven record in driving novel solutions for R&D and manufacturing Experience Senior Staff Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Phoenix, Arizona Area Providing continuous process improvement, cost reduction, yield improvement in high volume manufacturing Senior Staff Engineer GLOBALFOUNDRIES June 2011  \u2013  April 2012  (11 months) Develop CMP process for 20nm and part of the team that defined process assumptions for 14nm technology Individual Contributor Intel Corporation April 2009  \u2013  May 2011  (2 years 2 months) Staff Engineer Intel Corporation April 2005  \u2013  April 2008  (3 years 1 month) Development of CMP and integrated metrology for Front End CMP modules Senior process engineer Intel Corporation August 2000  \u2013  April 2005  (4 years 9 months) Portland, Oregon Area Development and qualification of CMP process and equipment Senior Staff Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Phoenix, Arizona Area Providing continuous process improvement, cost reduction, yield improvement in high volume manufacturing Senior Staff Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Phoenix, Arizona Area Providing continuous process improvement, cost reduction, yield improvement in high volume manufacturing Senior Staff Engineer GLOBALFOUNDRIES June 2011  \u2013  April 2012  (11 months) Develop CMP process for 20nm and part of the team that defined process assumptions for 14nm technology Senior Staff Engineer GLOBALFOUNDRIES June 2011  \u2013  April 2012  (11 months) Develop CMP process for 20nm and part of the team that defined process assumptions for 14nm technology Individual Contributor Intel Corporation April 2009  \u2013  May 2011  (2 years 2 months) Individual Contributor Intel Corporation April 2009  \u2013  May 2011  (2 years 2 months) Staff Engineer Intel Corporation April 2005  \u2013  April 2008  (3 years 1 month) Development of CMP and integrated metrology for Front End CMP modules Staff Engineer Intel Corporation April 2005  \u2013  April 2008  (3 years 1 month) Development of CMP and integrated metrology for Front End CMP modules Senior process engineer Intel Corporation August 2000  \u2013  April 2005  (4 years 9 months) Portland, Oregon Area Development and qualification of CMP process and equipment Senior process engineer Intel Corporation August 2000  \u2013  April 2005  (4 years 9 months) Portland, Oregon Area Development and qualification of CMP process and equipment Languages French Native or bilingual proficiency Lingala Native or bilingual proficiency Swahili Italian Elementary proficiency French Native or bilingual proficiency Lingala Native or bilingual proficiency Swahili Italian Elementary proficiency French Native or bilingual proficiency Lingala Native or bilingual proficiency Swahili Italian Elementary proficiency Native or bilingual proficiency Native or bilingual proficiency Elementary proficiency Skills Semiconductors Thin Films CVD Design of Experiments Silicon Process Integration JMP Semiconductor Industry Failure Analysis CMOS Characterization SPC PVD IC Nanotechnology MEMS Plasma Etch AFM Electronics Etching Materials Science Team Management Leadership Team Building Strategic Communications Semiconductor Process Photolithography Metrology Dry Etch See 14+ \u00a0 \u00a0 See less Skills  Semiconductors Thin Films CVD Design of Experiments Silicon Process Integration JMP Semiconductor Industry Failure Analysis CMOS Characterization SPC PVD IC Nanotechnology MEMS Plasma Etch AFM Electronics Etching Materials Science Team Management Leadership Team Building Strategic Communications Semiconductor Process Photolithography Metrology Dry Etch See 14+ \u00a0 \u00a0 See less Semiconductors Thin Films CVD Design of Experiments Silicon Process Integration JMP Semiconductor Industry Failure Analysis CMOS Characterization SPC PVD IC Nanotechnology MEMS Plasma Etch AFM Electronics Etching Materials Science Team Management Leadership Team Building Strategic Communications Semiconductor Process Photolithography Metrology Dry Etch See 14+ \u00a0 \u00a0 See less Semiconductors Thin Films CVD Design of Experiments Silicon Process Integration JMP Semiconductor Industry Failure Analysis CMOS Characterization SPC PVD IC Nanotechnology MEMS Plasma Etch AFM Electronics Etching Materials Science Team Management Leadership Team Building Strategic Communications Semiconductor Process Photolithography Metrology Dry Etch See 14+ \u00a0 \u00a0 See less Education Thunderbird School of Global Management Master of Business Administration (M.B.A.),  Global Management 2014  \u2013 2016 University of Wisconsin-Madison PhD,  Materials Science 1993  \u2013 2000 Characterization of mechanical properties of nanocomposite multilayers Activities and Societies:\u00a0 NSBE ,  AAM Alabama Agricultural and Mechanical University BS,  Physics 1988  \u2013 1992 Performed crystal growth of organic materials Thunderbird School of Global Management Master of Business Administration (M.B.A.),  Global Management 2014  \u2013 2016 Thunderbird School of Global Management Master of Business Administration (M.B.A.),  Global Management 2014  \u2013 2016 Thunderbird School of Global Management Master of Business Administration (M.B.A.),  Global Management 2014  \u2013 2016 University of Wisconsin-Madison PhD,  Materials Science 1993  \u2013 2000 Characterization of mechanical properties of nanocomposite multilayers Activities and Societies:\u00a0 NSBE ,  AAM University of Wisconsin-Madison PhD,  Materials Science 1993  \u2013 2000 Characterization of mechanical properties of nanocomposite multilayers Activities and Societies:\u00a0 NSBE ,  AAM University of Wisconsin-Madison PhD,  Materials Science 1993  \u2013 2000 Characterization of mechanical properties of nanocomposite multilayers Activities and Societies:\u00a0 NSBE ,  AAM Alabama Agricultural and Mechanical University BS,  Physics 1988  \u2013 1992 Performed crystal growth of organic materials Alabama Agricultural and Mechanical University BS,  Physics 1988  \u2013 1992 Performed crystal growth of organic materials Alabama Agricultural and Mechanical University BS,  Physics 1988  \u2013 1992 Performed crystal growth of organic materials ", "Summary Integrated Graphics. Pre-Si Validation. HW architecture. Virtual Platforms. Content processing acceleration. Public and private key cryptography. Packet processing software. \n \nEmbedded Software Developer \nHardware Platforms Specification \nSystem Architect Summary Integrated Graphics. Pre-Si Validation. HW architecture. Virtual Platforms. Content processing acceleration. Public and private key cryptography. Packet processing software. \n \nEmbedded Software Developer \nHardware Platforms Specification \nSystem Architect Integrated Graphics. Pre-Si Validation. HW architecture. Virtual Platforms. Content processing acceleration. Public and private key cryptography. Packet processing software. \n \nEmbedded Software Developer \nHardware Platforms Specification \nSystem Architect Integrated Graphics. Pre-Si Validation. HW architecture. Virtual Platforms. Content processing acceleration. Public and private key cryptography. Packet processing software. \n \nEmbedded Software Developer \nHardware Platforms Specification \nSystem Architect Languages English Polish English Polish English Polish Skills Linux Kernel Intel Device Drivers Embedded Systems Embedded Software Debugging Software Engineering Processors C SoC Computer Architecture Software Design Linux C++ Firmware Graphics Verilog Hardware Architecture Electronics RTOS Perl Semiconductors RTL design FPGA Embedded Linux Functional Verification Digital Signal... IC ASIC ClearCase System Architecture VHDL DFT Formal Verification Multithreading Algorithms Multi-core Microcontrollers Embedded C PCIe X86 Shell Scripting See 27+ \u00a0 \u00a0 See less Skills  Linux Kernel Intel Device Drivers Embedded Systems Embedded Software Debugging Software Engineering Processors C SoC Computer Architecture Software Design Linux C++ Firmware Graphics Verilog Hardware Architecture Electronics RTOS Perl Semiconductors RTL design FPGA Embedded Linux Functional Verification Digital Signal... IC ASIC ClearCase System Architecture VHDL DFT Formal Verification Multithreading Algorithms Multi-core Microcontrollers Embedded C PCIe X86 Shell Scripting See 27+ \u00a0 \u00a0 See less Linux Kernel Intel Device Drivers Embedded Systems Embedded Software Debugging Software Engineering Processors C SoC Computer Architecture Software Design Linux C++ Firmware Graphics Verilog Hardware Architecture Electronics RTOS Perl Semiconductors RTL design FPGA Embedded Linux Functional Verification Digital Signal... IC ASIC ClearCase System Architecture VHDL DFT Formal Verification Multithreading Algorithms Multi-core Microcontrollers Embedded C PCIe X86 Shell Scripting See 27+ \u00a0 \u00a0 See less Linux Kernel Intel Device Drivers Embedded Systems Embedded Software Debugging Software Engineering Processors C SoC Computer Architecture Software Design Linux C++ Firmware Graphics Verilog Hardware Architecture Electronics RTOS Perl Semiconductors RTL design FPGA Embedded Linux Functional Verification Digital Signal... IC ASIC ClearCase System Architecture VHDL DFT Formal Verification Multithreading Algorithms Multi-core Microcontrollers Embedded C PCIe X86 Shell Scripting See 27+ \u00a0 \u00a0 See less Honors & Awards ", "Skills SoC Semiconductors ASIC Verilog Skills  SoC Semiconductors ASIC Verilog SoC Semiconductors ASIC Verilog SoC Semiconductors ASIC Verilog ", "Summary Materials Scientist/Engineer specializing in transistor and memory materials research.  \n \nGoogle Scholar citation summary: http://scholar.google.com/citations?user=9USDCdcAAAAJ. \nAs of Jan 1 2015: 1695 citations, h-index 18, i-10 index 21. \n \nEleven years experience at Intel. Current research areas are (i) oxide electronics, (ii) 2D materials, (iii) III-V epitaxial growth and (iv) transistor contact resistance reduction. In the past, developed processes for 22nm, 45nm and 60nm technology nodes, including microprocessor products like Core2Duo, Centrino, Atom, etc. Reviewer of research papers for ACS and IEEE journals. Over 25 research publications in peer reviewed scientific journals. 28 granted U.S. patents; >20 patent applications pending. \n \nPhD in Materials Science in the area of ferroelectric materials and devices. Research experience on a variety of electronic materials and devices, ranging from ceramic and polymer ferroelectrics to metal oxide nanotubes for sensing applications, to semiconductor metallization processes and materials physics. \n \nSpecialties: - III-V epitaxial growth  \n- Metal-semiconductor contacts \n- Thin film deposition processes \n- VLSI metallization processes and techniques \n- Electronic materials \n- Nanotechnology, as applied to advanced electronic devices \n- Piezoelectric and ferroelectric materials and devices \n- Metal oxides \n- Research project planning and execution \n- Technical writing Summary Materials Scientist/Engineer specializing in transistor and memory materials research.  \n \nGoogle Scholar citation summary: http://scholar.google.com/citations?user=9USDCdcAAAAJ. \nAs of Jan 1 2015: 1695 citations, h-index 18, i-10 index 21. \n \nEleven years experience at Intel. Current research areas are (i) oxide electronics, (ii) 2D materials, (iii) III-V epitaxial growth and (iv) transistor contact resistance reduction. In the past, developed processes for 22nm, 45nm and 60nm technology nodes, including microprocessor products like Core2Duo, Centrino, Atom, etc. Reviewer of research papers for ACS and IEEE journals. Over 25 research publications in peer reviewed scientific journals. 28 granted U.S. patents; >20 patent applications pending. \n \nPhD in Materials Science in the area of ferroelectric materials and devices. Research experience on a variety of electronic materials and devices, ranging from ceramic and polymer ferroelectrics to metal oxide nanotubes for sensing applications, to semiconductor metallization processes and materials physics. \n \nSpecialties: - III-V epitaxial growth  \n- Metal-semiconductor contacts \n- Thin film deposition processes \n- VLSI metallization processes and techniques \n- Electronic materials \n- Nanotechnology, as applied to advanced electronic devices \n- Piezoelectric and ferroelectric materials and devices \n- Metal oxides \n- Research project planning and execution \n- Technical writing Materials Scientist/Engineer specializing in transistor and memory materials research.  \n \nGoogle Scholar citation summary: http://scholar.google.com/citations?user=9USDCdcAAAAJ. \nAs of Jan 1 2015: 1695 citations, h-index 18, i-10 index 21. \n \nEleven years experience at Intel. Current research areas are (i) oxide electronics, (ii) 2D materials, (iii) III-V epitaxial growth and (iv) transistor contact resistance reduction. In the past, developed processes for 22nm, 45nm and 60nm technology nodes, including microprocessor products like Core2Duo, Centrino, Atom, etc. Reviewer of research papers for ACS and IEEE journals. Over 25 research publications in peer reviewed scientific journals. 28 granted U.S. patents; >20 patent applications pending. \n \nPhD in Materials Science in the area of ferroelectric materials and devices. Research experience on a variety of electronic materials and devices, ranging from ceramic and polymer ferroelectrics to metal oxide nanotubes for sensing applications, to semiconductor metallization processes and materials physics. \n \nSpecialties: - III-V epitaxial growth  \n- Metal-semiconductor contacts \n- Thin film deposition processes \n- VLSI metallization processes and techniques \n- Electronic materials \n- Nanotechnology, as applied to advanced electronic devices \n- Piezoelectric and ferroelectric materials and devices \n- Metal oxides \n- Research project planning and execution \n- Technical writing Materials Scientist/Engineer specializing in transistor and memory materials research.  \n \nGoogle Scholar citation summary: http://scholar.google.com/citations?user=9USDCdcAAAAJ. \nAs of Jan 1 2015: 1695 citations, h-index 18, i-10 index 21. \n \nEleven years experience at Intel. Current research areas are (i) oxide electronics, (ii) 2D materials, (iii) III-V epitaxial growth and (iv) transistor contact resistance reduction. In the past, developed processes for 22nm, 45nm and 60nm technology nodes, including microprocessor products like Core2Duo, Centrino, Atom, etc. Reviewer of research papers for ACS and IEEE journals. Over 25 research publications in peer reviewed scientific journals. 28 granted U.S. patents; >20 patent applications pending. \n \nPhD in Materials Science in the area of ferroelectric materials and devices. Research experience on a variety of electronic materials and devices, ranging from ceramic and polymer ferroelectrics to metal oxide nanotubes for sensing applications, to semiconductor metallization processes and materials physics. \n \nSpecialties: - III-V epitaxial growth  \n- Metal-semiconductor contacts \n- Thin film deposition processes \n- VLSI metallization processes and techniques \n- Electronic materials \n- Nanotechnology, as applied to advanced electronic devices \n- Piezoelectric and ferroelectric materials and devices \n- Metal oxides \n- Research project planning and execution \n- Technical writing Experience Sr. Staff Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Portland, Oregon Area Responsible for research on transistor and memory device materials: oxide electronics materials, 2D materials, compound semiconductor III-V epitaxial growth, contact resistance to transistors and other nano-devices. Leader of cross-organizational (including non-Intel) and cross-disciplinary teams. Staff Engineer Intel Corporation April 2010  \u2013  March 2013  (3 years) Responsible for R&D of compound semiconductor III-V epitaxial growth techniques, particularly technological aspects relating to integration of such materials on Silicon substrates. Responsible for R&D on technological aspects of contact resistance to transistors and other nano-devices, particularly as pertaining to nano-dimensional contacts and ultra-scaled ULSI/VLSI devices. Leader of cross-organizational (including non-Intel) and cross-disciplinary teams performing R&D in these two areas. Sr Process Engineer Intel Corporation, Portland Technology Development (PTD) and Components Research July 2004  \u2013  April 2010  (5 years 10 months) Responsible for R&D in semiconductor Front End and Back end metallization processes, new materials identification and development for novel device applications. Senior Research Engineer Sentech Corporation April 2003  \u2013  June 2004  (1 year 3 months) Hi-tech start-up developing IP in the areas of advanced sensors and sensor based devices for biomedical, industrial sensing and remote sensing applications. Sr. Staff Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Portland, Oregon Area Responsible for research on transistor and memory device materials: oxide electronics materials, 2D materials, compound semiconductor III-V epitaxial growth, contact resistance to transistors and other nano-devices. Leader of cross-organizational (including non-Intel) and cross-disciplinary teams. Sr. Staff Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Portland, Oregon Area Responsible for research on transistor and memory device materials: oxide electronics materials, 2D materials, compound semiconductor III-V epitaxial growth, contact resistance to transistors and other nano-devices. Leader of cross-organizational (including non-Intel) and cross-disciplinary teams. Staff Engineer Intel Corporation April 2010  \u2013  March 2013  (3 years) Responsible for R&D of compound semiconductor III-V epitaxial growth techniques, particularly technological aspects relating to integration of such materials on Silicon substrates. Responsible for R&D on technological aspects of contact resistance to transistors and other nano-devices, particularly as pertaining to nano-dimensional contacts and ultra-scaled ULSI/VLSI devices. Leader of cross-organizational (including non-Intel) and cross-disciplinary teams performing R&D in these two areas. Staff Engineer Intel Corporation April 2010  \u2013  March 2013  (3 years) Responsible for R&D of compound semiconductor III-V epitaxial growth techniques, particularly technological aspects relating to integration of such materials on Silicon substrates. Responsible for R&D on technological aspects of contact resistance to transistors and other nano-devices, particularly as pertaining to nano-dimensional contacts and ultra-scaled ULSI/VLSI devices. Leader of cross-organizational (including non-Intel) and cross-disciplinary teams performing R&D in these two areas. Sr Process Engineer Intel Corporation, Portland Technology Development (PTD) and Components Research July 2004  \u2013  April 2010  (5 years 10 months) Responsible for R&D in semiconductor Front End and Back end metallization processes, new materials identification and development for novel device applications. Sr Process Engineer Intel Corporation, Portland Technology Development (PTD) and Components Research July 2004  \u2013  April 2010  (5 years 10 months) Responsible for R&D in semiconductor Front End and Back end metallization processes, new materials identification and development for novel device applications. Senior Research Engineer Sentech Corporation April 2003  \u2013  June 2004  (1 year 3 months) Hi-tech start-up developing IP in the areas of advanced sensors and sensor based devices for biomedical, industrial sensing and remote sensing applications. Senior Research Engineer Sentech Corporation April 2003  \u2013  June 2004  (1 year 3 months) Hi-tech start-up developing IP in the areas of advanced sensors and sensor based devices for biomedical, industrial sensing and remote sensing applications. Languages Bengali Bengali Bengali Skills Nanotechnology Technical Writing Thin Films Semiconductors Materials Science Electronics VLSI CVD Integration Sensors Silicon Materials Failure Analysis R&D Physics Skills  Nanotechnology Technical Writing Thin Films Semiconductors Materials Science Electronics VLSI CVD Integration Sensors Silicon Materials Failure Analysis R&D Physics Nanotechnology Technical Writing Thin Films Semiconductors Materials Science Electronics VLSI CVD Integration Sensors Silicon Materials Failure Analysis R&D Physics Nanotechnology Technical Writing Thin Films Semiconductors Materials Science Electronics VLSI CVD Integration Sensors Silicon Materials Failure Analysis R&D Physics Education University of Cincinnati PhD,  Materials Science 1998  \u2013 2003 Dissertation title: \"Development of High Sensitivity Bending Mode Polymer Piezoelectric Devices for Inner Ear Implantation\" Activities and Societies:\u00a0 Founded and served as Editor-in-Chief of student research journal for 3 yrs at the MSE dept in UC. University of Cincinnati MS,  Materials Science 1996  \u2013 1998 National Institute of Technology Karnataka BE,  Metallurgy 1992  \u2013 1996 Hyderabad Public School 12th ISC,  High School 1985  \u2013 1992 University of Cincinnati PhD,  Materials Science 1998  \u2013 2003 Dissertation title: \"Development of High Sensitivity Bending Mode Polymer Piezoelectric Devices for Inner Ear Implantation\" Activities and Societies:\u00a0 Founded and served as Editor-in-Chief of student research journal for 3 yrs at the MSE dept in UC. University of Cincinnati PhD,  Materials Science 1998  \u2013 2003 Dissertation title: \"Development of High Sensitivity Bending Mode Polymer Piezoelectric Devices for Inner Ear Implantation\" Activities and Societies:\u00a0 Founded and served as Editor-in-Chief of student research journal for 3 yrs at the MSE dept in UC. University of Cincinnati PhD,  Materials Science 1998  \u2013 2003 Dissertation title: \"Development of High Sensitivity Bending Mode Polymer Piezoelectric Devices for Inner Ear Implantation\" Activities and Societies:\u00a0 Founded and served as Editor-in-Chief of student research journal for 3 yrs at the MSE dept in UC. University of Cincinnati MS,  Materials Science 1996  \u2013 1998 University of Cincinnati MS,  Materials Science 1996  \u2013 1998 University of Cincinnati MS,  Materials Science 1996  \u2013 1998 National Institute of Technology Karnataka BE,  Metallurgy 1992  \u2013 1996 National Institute of Technology Karnataka BE,  Metallurgy 1992  \u2013 1996 National Institute of Technology Karnataka BE,  Metallurgy 1992  \u2013 1996 Hyderabad Public School 12th ISC,  High School 1985  \u2013 1992 Hyderabad Public School 12th ISC,  High School 1985  \u2013 1992 Hyderabad Public School 12th ISC,  High School 1985  \u2013 1992 ", "Summary Senior computer engineer/software architect with management and leadership experience. Has extensive background and a track record of innovation in chip design with focus on full custom physical design and layout of state-of-the-art microprocessors at the most advanced semiconductor processes. In depth understanding of full custom hardware technologies and the large software systems that help design such hardware with high productivity. Summary Senior computer engineer/software architect with management and leadership experience. Has extensive background and a track record of innovation in chip design with focus on full custom physical design and layout of state-of-the-art microprocessors at the most advanced semiconductor processes. In depth understanding of full custom hardware technologies and the large software systems that help design such hardware with high productivity. Senior computer engineer/software architect with management and leadership experience. Has extensive background and a track record of innovation in chip design with focus on full custom physical design and layout of state-of-the-art microprocessors at the most advanced semiconductor processes. In depth understanding of full custom hardware technologies and the large software systems that help design such hardware with high productivity. Senior computer engineer/software architect with management and leadership experience. Has extensive background and a track record of innovation in chip design with focus on full custom physical design and layout of state-of-the-art microprocessors at the most advanced semiconductor processes. In depth understanding of full custom hardware technologies and the large software systems that help design such hardware with high productivity. Experience Engineer Synopsys April 2012  \u2013 Present (3 years 5 months) Greater Atlanta Area Analog, Custom Digital Physical Design Software Architect Magma Design Automation January 2008  \u2013  March 2012  (4 years 3 months) Architect and technical leader for custom design and layout Technologist and R&D Manager Magma June 2008  \u2013  July 2009  (1 year 2 months) Technology and team leader for custom analog design CAD Sr. Staff Engineer Intel Corporation August 2005  \u2013  January 2008  (2 years 6 months) VLSI Layout Design and Automation \nSoftware architecture/design/implementation for Hardware design \nTechnical lead for structured data-path layout and process migration of microprocessors. Team Leader Intel Corporation July 2001  \u2013  August 2005  (4 years 2 months) Managed a team of senior engineers for computer aided design of VLSI layout Staff Engineer Intel Corporation June 1997  \u2013  July 2001  (4 years 2 months) Microprocessor design and software automation Contract Engineer Intel November 1993  \u2013  August 1994  (10 months) Technology transfer from CMU to Intel's corporate CAD.  \nWorked on device-level routing with applications to standard-cell library used in P7 (Itanium line). Engineer Synopsys April 2012  \u2013 Present (3 years 5 months) Greater Atlanta Area Analog, Custom Digital Physical Design Engineer Synopsys April 2012  \u2013 Present (3 years 5 months) Greater Atlanta Area Analog, Custom Digital Physical Design Software Architect Magma Design Automation January 2008  \u2013  March 2012  (4 years 3 months) Architect and technical leader for custom design and layout Software Architect Magma Design Automation January 2008  \u2013  March 2012  (4 years 3 months) Architect and technical leader for custom design and layout Technologist and R&D Manager Magma June 2008  \u2013  July 2009  (1 year 2 months) Technology and team leader for custom analog design CAD Technologist and R&D Manager Magma June 2008  \u2013  July 2009  (1 year 2 months) Technology and team leader for custom analog design CAD Sr. Staff Engineer Intel Corporation August 2005  \u2013  January 2008  (2 years 6 months) VLSI Layout Design and Automation \nSoftware architecture/design/implementation for Hardware design \nTechnical lead for structured data-path layout and process migration of microprocessors. Sr. Staff Engineer Intel Corporation August 2005  \u2013  January 2008  (2 years 6 months) VLSI Layout Design and Automation \nSoftware architecture/design/implementation for Hardware design \nTechnical lead for structured data-path layout and process migration of microprocessors. Team Leader Intel Corporation July 2001  \u2013  August 2005  (4 years 2 months) Managed a team of senior engineers for computer aided design of VLSI layout Team Leader Intel Corporation July 2001  \u2013  August 2005  (4 years 2 months) Managed a team of senior engineers for computer aided design of VLSI layout Staff Engineer Intel Corporation June 1997  \u2013  July 2001  (4 years 2 months) Microprocessor design and software automation Staff Engineer Intel Corporation June 1997  \u2013  July 2001  (4 years 2 months) Microprocessor design and software automation Contract Engineer Intel November 1993  \u2013  August 1994  (10 months) Technology transfer from CMU to Intel's corporate CAD.  \nWorked on device-level routing with applications to standard-cell library used in P7 (Itanium line). Contract Engineer Intel November 1993  \u2013  August 1994  (10 months) Technology transfer from CMU to Intel's corporate CAD.  \nWorked on device-level routing with applications to standard-cell library used in P7 (Itanium line). Languages Turkish English Turkish English Turkish English Skills IC Computer Hardware VLSI Algorithms Semiconductors C++ TCL Unix Physical Design IC layout EDA Ruby Ruby on Rails Mathematics Philosophy of Mind Analog Circuit Design Analog ASIC SoC Emacs Project Management Static Timing Analysis Debugging See 8+ \u00a0 \u00a0 See less Skills  IC Computer Hardware VLSI Algorithms Semiconductors C++ TCL Unix Physical Design IC layout EDA Ruby Ruby on Rails Mathematics Philosophy of Mind Analog Circuit Design Analog ASIC SoC Emacs Project Management Static Timing Analysis Debugging See 8+ \u00a0 \u00a0 See less IC Computer Hardware VLSI Algorithms Semiconductors C++ TCL Unix Physical Design IC layout EDA Ruby Ruby on Rails Mathematics Philosophy of Mind Analog Circuit Design Analog ASIC SoC Emacs Project Management Static Timing Analysis Debugging See 8+ \u00a0 \u00a0 See less IC Computer Hardware VLSI Algorithms Semiconductors C++ TCL Unix Physical Design IC layout EDA Ruby Ruby on Rails Mathematics Philosophy of Mind Analog Circuit Design Analog ASIC SoC Emacs Project Management Static Timing Analysis Debugging See 8+ \u00a0 \u00a0 See less Education Carnegie Mellon University PhD,  Electrical and Computer Engineering September 1993  \u2013 May 1997 Carnegie Mellon University M.S.,  Electrical and Computer Engineering 1991  \u2013 1993 Bilkent University B.S.,  Electrical and Electronics Engineering 1987  \u2013 1991 Activities and Societies:\u00a0 State Tennis League ,  Keyboard player in a 6 musician Jazz Fusion band Ankara Fen Lisesi High School Diploma,  Science High School 1984  \u2013 1987 Activities and Societies:\u00a0 Valedictorian\nSchool Basketball Team Konya Anadolu Lisesi Middle school,  Middle school diploma 1980  \u2013 1984 Activities and Societies:\u00a0 School Basketball Team Carnegie Mellon University PhD,  Electrical and Computer Engineering September 1993  \u2013 May 1997 Carnegie Mellon University PhD,  Electrical and Computer Engineering September 1993  \u2013 May 1997 Carnegie Mellon University PhD,  Electrical and Computer Engineering September 1993  \u2013 May 1997 Carnegie Mellon University M.S.,  Electrical and Computer Engineering 1991  \u2013 1993 Carnegie Mellon University M.S.,  Electrical and Computer Engineering 1991  \u2013 1993 Carnegie Mellon University M.S.,  Electrical and Computer Engineering 1991  \u2013 1993 Bilkent University B.S.,  Electrical and Electronics Engineering 1987  \u2013 1991 Activities and Societies:\u00a0 State Tennis League ,  Keyboard player in a 6 musician Jazz Fusion band Bilkent University B.S.,  Electrical and Electronics Engineering 1987  \u2013 1991 Activities and Societies:\u00a0 State Tennis League ,  Keyboard player in a 6 musician Jazz Fusion band Bilkent University B.S.,  Electrical and Electronics Engineering 1987  \u2013 1991 Activities and Societies:\u00a0 State Tennis League ,  Keyboard player in a 6 musician Jazz Fusion band Ankara Fen Lisesi High School Diploma,  Science High School 1984  \u2013 1987 Activities and Societies:\u00a0 Valedictorian\nSchool Basketball Team Ankara Fen Lisesi High School Diploma,  Science High School 1984  \u2013 1987 Activities and Societies:\u00a0 Valedictorian\nSchool Basketball Team Ankara Fen Lisesi High School Diploma,  Science High School 1984  \u2013 1987 Activities and Societies:\u00a0 Valedictorian\nSchool Basketball Team Konya Anadolu Lisesi Middle school,  Middle school diploma 1980  \u2013 1984 Activities and Societies:\u00a0 School Basketball Team Konya Anadolu Lisesi Middle school,  Middle school diploma 1980  \u2013 1984 Activities and Societies:\u00a0 School Basketball Team Konya Anadolu Lisesi Middle school,  Middle school diploma 1980  \u2013 1984 Activities and Societies:\u00a0 School Basketball Team Honors & Awards Additional Honors & Awards Son Baray Arman is born 2011, \nDivision Recognition Awards at Intel: Process Migration for 32nm Core7/Westmere processor 2007, Hierarchical Router Development for Atom/Silverthorne processor 2006, Place and Route for Structured Data Paths 2006, VLSI Routing 2004, VLSI Layout Planning 2002, Transistor Level Layout 2001, Full-Chip Layout for Itanium Processor 1999,  \nDaughter Kayra Selin is born 2006, \nSon Evren is born 2002,  \nGraduated 4th out of 150 in the School of Engineering \nTop 3 out of 50 in Electrical Engineering \nFull college scholarship at Bilkent U. \n28th in nation-wide college entrance examination \nHigh School Valedictorian, Ankara Fen Lisesi, High School of Science Additional Honors & Awards Son Baray Arman is born 2011, \nDivision Recognition Awards at Intel: Process Migration for 32nm Core7/Westmere processor 2007, Hierarchical Router Development for Atom/Silverthorne processor 2006, Place and Route for Structured Data Paths 2006, VLSI Routing 2004, VLSI Layout Planning 2002, Transistor Level Layout 2001, Full-Chip Layout for Itanium Processor 1999,  \nDaughter Kayra Selin is born 2006, \nSon Evren is born 2002,  \nGraduated 4th out of 150 in the School of Engineering \nTop 3 out of 50 in Electrical Engineering \nFull college scholarship at Bilkent U. \n28th in nation-wide college entrance examination \nHigh School Valedictorian, Ankara Fen Lisesi, High School of Science Additional Honors & Awards Son Baray Arman is born 2011, \nDivision Recognition Awards at Intel: Process Migration for 32nm Core7/Westmere processor 2007, Hierarchical Router Development for Atom/Silverthorne processor 2006, Place and Route for Structured Data Paths 2006, VLSI Routing 2004, VLSI Layout Planning 2002, Transistor Level Layout 2001, Full-Chip Layout for Itanium Processor 1999,  \nDaughter Kayra Selin is born 2006, \nSon Evren is born 2002,  \nGraduated 4th out of 150 in the School of Engineering \nTop 3 out of 50 in Electrical Engineering \nFull college scholarship at Bilkent U. \n28th in nation-wide college entrance examination \nHigh School Valedictorian, Ankara Fen Lisesi, High School of Science Additional Honors & Awards Son Baray Arman is born 2011, \nDivision Recognition Awards at Intel: Process Migration for 32nm Core7/Westmere processor 2007, Hierarchical Router Development for Atom/Silverthorne processor 2006, Place and Route for Structured Data Paths 2006, VLSI Routing 2004, VLSI Layout Planning 2002, Transistor Level Layout 2001, Full-Chip Layout for Itanium Processor 1999,  \nDaughter Kayra Selin is born 2006, \nSon Evren is born 2002,  \nGraduated 4th out of 150 in the School of Engineering \nTop 3 out of 50 in Electrical Engineering \nFull college scholarship at Bilkent U. \n28th in nation-wide college entrance examination \nHigh School Valedictorian, Ankara Fen Lisesi, High School of Science ", "Skills Static Timing Analysis IC ASIC LVS Skills  Static Timing Analysis IC ASIC LVS Static Timing Analysis IC ASIC LVS Static Timing Analysis IC ASIC LVS ", "Languages Telugu, Hindi Telugu, Hindi Telugu, Hindi Skills Data Analysis Windows Programming Perl Linux Java C++ C Software Development Agile Methodologies Unix Cloud Computing Software Project... Integration XML Software Engineering Embedded Systems Distributed Systems System Architecture Multithreading Embedded Software Computer Architecture See 6+ \u00a0 \u00a0 See less Skills  Data Analysis Windows Programming Perl Linux Java C++ C Software Development Agile Methodologies Unix Cloud Computing Software Project... Integration XML Software Engineering Embedded Systems Distributed Systems System Architecture Multithreading Embedded Software Computer Architecture See 6+ \u00a0 \u00a0 See less Data Analysis Windows Programming Perl Linux Java C++ C Software Development Agile Methodologies Unix Cloud Computing Software Project... Integration XML Software Engineering Embedded Systems Distributed Systems System Architecture Multithreading Embedded Software Computer Architecture See 6+ \u00a0 \u00a0 See less Data Analysis Windows Programming Perl Linux Java C++ C Software Development Agile Methodologies Unix Cloud Computing Software Project... Integration XML Software Engineering Embedded Systems Distributed Systems System Architecture Multithreading Embedded Software Computer Architecture See 6+ \u00a0 \u00a0 See less ", "Summary Accomplished, Results oriented Technology Leader, Verification Engineer, Design Automation Engineer and CAD tools Developer mainly worked in processor design known for collaboration and communication skills. Demonstrated ability to take over new and unresolved problems and completing them with strategically viable solutions. Core competencies include: \n \n\u2022\tRTL and gate level simulations and debugging \n\u2022\tDesign validation \n\u2022\tReset and Initialization verification \n\u2022\tSoftware Development \n\u2022\tCustomizing design tools \n Summary Accomplished, Results oriented Technology Leader, Verification Engineer, Design Automation Engineer and CAD tools Developer mainly worked in processor design known for collaboration and communication skills. Demonstrated ability to take over new and unresolved problems and completing them with strategically viable solutions. Core competencies include: \n \n\u2022\tRTL and gate level simulations and debugging \n\u2022\tDesign validation \n\u2022\tReset and Initialization verification \n\u2022\tSoftware Development \n\u2022\tCustomizing design tools \n Accomplished, Results oriented Technology Leader, Verification Engineer, Design Automation Engineer and CAD tools Developer mainly worked in processor design known for collaboration and communication skills. Demonstrated ability to take over new and unresolved problems and completing them with strategically viable solutions. Core competencies include: \n \n\u2022\tRTL and gate level simulations and debugging \n\u2022\tDesign validation \n\u2022\tReset and Initialization verification \n\u2022\tSoftware Development \n\u2022\tCustomizing design tools \n Accomplished, Results oriented Technology Leader, Verification Engineer, Design Automation Engineer and CAD tools Developer mainly worked in processor design known for collaboration and communication skills. Demonstrated ability to take over new and unresolved problems and completing them with strategically viable solutions. Core competencies include: \n \n\u2022\tRTL and gate level simulations and debugging \n\u2022\tDesign validation \n\u2022\tReset and Initialization verification \n\u2022\tSoftware Development \n\u2022\tCustomizing design tools \n Experience Staff Engineer in Test Technology Center of Excellence Intel Corporation 2013  \u2013 Present (2 years) Hudson, MA As a key contributor to the Server Data Group Test Technology Center of Excellence, I am responsible for the following in latest 28 core Xeon Server CPU development: \n\u2022\tMixed RTL-Gate level simulation Model Infrastructure Development and validation of scan/ATPG content at the full-chip.  \n\u2022\tPower Control Unit Validation making sure that it reset properly in post silicon.. \n Gate Level Simulation DA and Execution Team Lead Intel Corporation 2011  \u2013 Present (4 years) MMDC, Hudson, MA I was instrumental in making VCS based gate level simulation flow replacing older Switch level logic verification tool on 18 core Xeon Server for functional equivalence and initialization verification. This was done 1st time in Intel. \n\u2022\tCustomized a piloted VCS based gate level simulation flow, fixed a number of bugs, created multiple enhancements, and successfully lead a team of engineers to use the flow for equivalence verification.  \n Switch level Logic Verification DA and Execution Team Lead --- Staff Engineer Intel Corporation 2008  \u2013  2010  (2 years) MMDC, Hudson I have single handedly implemented logic verification flow using switch level simulations and lead a team of engineers across multiple sites to do a sub-fullchip and fullchip equivalence validation for 8 core Itanium Server chip:  \n\u2022\tThe flow used a switch level simulator called SHARK which was based on the compiled simulator for MOS circuits (COSMOS) originally developed in Carnegie Mellon University. The flow involved extracting test data from golden RTL simulations that will be driven into the simulator and compared with the outputs of the simulator. \n\u2022\tThe flow also captured injections/pokes in RTL simulation and applied them appropriately in the simulation. \n\u2022\tI have provided equivalence verified fullchip models for both ATPG and scan chain continuity verification.  \n \n Reset Validation using 4-state simulation\t-- Staff Engineer Intel Corporation 2006  \u2013  2007  (1 year) MMDC, Hudson, MA When most of Intel is using 2-state simulation, Krishna single handedly built and ran Raven (4-state simulator developed in Intel) simulations and moved the Raven effort from originally planned proof of concept to production in 4 core Itanium server project: \n\u2022\tThe 4-state models were used to find 26 reset/determinism bugs while running cold reset simulations. \n\u2022\tA majority of 2-state simulation APIs were converted to 4-state simulation APIs enabling 2-state/4-state simulations for co-simulation and post silicon debug work. \n Co-simulation tool development, formal verification -- Senior Systems Engineer Intel Corporation 2001  \u2013  2005  (4 years) MMDC, Shrewsbury & Hudson, MA Developed RTL-switch level model co-simulation environment. Also developed the co-simulation environment between Digital Alpha\u2019s MERLIN RTL simulation tool\u2013VCS co-simulation environment. Worked on formal verification of floating-point unit: \n\u2022\tDeveloped co-simulation interface/code using socket based programming. This interface was used to run shadow-mode simulations where full chip RTL simulation was running as a golden model and a smaller cluster level switch level model was running in a verification mode. This was mainly used in an Itanium project called Tanglewood. \n\u2022\tDeveloped and tested a prototype of MERLIN-SVPLI wrapper with RTL running in VCS and behavioral code running in MERLIN \n\u2022\tWorked on formal equivalence verification of large memory arrays on an Itanium chip using equivalence tool called BOVE.  \n\u2022\tVerified 8 core Itanium\u2019s Tanglewood chip floating-point unit using STE (symbolic Trajectory Evaluation) formal model checking. Co-developed STE based environment leveraging previous work done in Intel after the famous Intel floating-point bug. \n CAD tool developer, Verification Engineer --- System/Software Engineer Compaq Corporation January 1999  \u2013  August 2001  (2 years 8 months) Alpha Design Center, Shrewsbury, MA Worked on improving the performance of event driven 3-state simulator, COSMOS and did Alpha EV7 chip Verification: \n\u2022\tCorrected and improved the internal algorithms in COSMOS and revamped the clock-suppression algorithm to achieve a speedup in the simulator. \n\u2022\tSimulations of L2-cache sections demonstrated speedups between 3X and 15X. \n\u2022\tSpent majority of 2000/2001 in direct support of EV7 project running COSMOS and performing a variety of vital verification tasks for EV7. \n Associate Lecturer, PhD candidate University of New South Wales February 1992  \u2013  June 1998  (6 years 5 months) Sydney, Australia Worked as associate lecturer while pursuing PhD part-time: \n\u2022\tAdministered and taught Digital Systems Structures, Computer Organization and Design, Integrated digital systems \n\u2022\tImplemented a CAD tool for synthesis of asynchronous control circuits which when compared to other existing well known research tools at that time, achieved many orders of magnitude of performance improvement in terms of computing time with a reduced or comparable implementation area.  \n Staff Engineer in Test Technology Center of Excellence Intel Corporation 2013  \u2013 Present (2 years) Hudson, MA As a key contributor to the Server Data Group Test Technology Center of Excellence, I am responsible for the following in latest 28 core Xeon Server CPU development: \n\u2022\tMixed RTL-Gate level simulation Model Infrastructure Development and validation of scan/ATPG content at the full-chip.  \n\u2022\tPower Control Unit Validation making sure that it reset properly in post silicon.. \n Staff Engineer in Test Technology Center of Excellence Intel Corporation 2013  \u2013 Present (2 years) Hudson, MA As a key contributor to the Server Data Group Test Technology Center of Excellence, I am responsible for the following in latest 28 core Xeon Server CPU development: \n\u2022\tMixed RTL-Gate level simulation Model Infrastructure Development and validation of scan/ATPG content at the full-chip.  \n\u2022\tPower Control Unit Validation making sure that it reset properly in post silicon.. \n Gate Level Simulation DA and Execution Team Lead Intel Corporation 2011  \u2013 Present (4 years) MMDC, Hudson, MA I was instrumental in making VCS based gate level simulation flow replacing older Switch level logic verification tool on 18 core Xeon Server for functional equivalence and initialization verification. This was done 1st time in Intel. \n\u2022\tCustomized a piloted VCS based gate level simulation flow, fixed a number of bugs, created multiple enhancements, and successfully lead a team of engineers to use the flow for equivalence verification.  \n Gate Level Simulation DA and Execution Team Lead Intel Corporation 2011  \u2013 Present (4 years) MMDC, Hudson, MA I was instrumental in making VCS based gate level simulation flow replacing older Switch level logic verification tool on 18 core Xeon Server for functional equivalence and initialization verification. This was done 1st time in Intel. \n\u2022\tCustomized a piloted VCS based gate level simulation flow, fixed a number of bugs, created multiple enhancements, and successfully lead a team of engineers to use the flow for equivalence verification.  \n Switch level Logic Verification DA and Execution Team Lead --- Staff Engineer Intel Corporation 2008  \u2013  2010  (2 years) MMDC, Hudson I have single handedly implemented logic verification flow using switch level simulations and lead a team of engineers across multiple sites to do a sub-fullchip and fullchip equivalence validation for 8 core Itanium Server chip:  \n\u2022\tThe flow used a switch level simulator called SHARK which was based on the compiled simulator for MOS circuits (COSMOS) originally developed in Carnegie Mellon University. The flow involved extracting test data from golden RTL simulations that will be driven into the simulator and compared with the outputs of the simulator. \n\u2022\tThe flow also captured injections/pokes in RTL simulation and applied them appropriately in the simulation. \n\u2022\tI have provided equivalence verified fullchip models for both ATPG and scan chain continuity verification.  \n \n Switch level Logic Verification DA and Execution Team Lead --- Staff Engineer Intel Corporation 2008  \u2013  2010  (2 years) MMDC, Hudson I have single handedly implemented logic verification flow using switch level simulations and lead a team of engineers across multiple sites to do a sub-fullchip and fullchip equivalence validation for 8 core Itanium Server chip:  \n\u2022\tThe flow used a switch level simulator called SHARK which was based on the compiled simulator for MOS circuits (COSMOS) originally developed in Carnegie Mellon University. The flow involved extracting test data from golden RTL simulations that will be driven into the simulator and compared with the outputs of the simulator. \n\u2022\tThe flow also captured injections/pokes in RTL simulation and applied them appropriately in the simulation. \n\u2022\tI have provided equivalence verified fullchip models for both ATPG and scan chain continuity verification.  \n \n Reset Validation using 4-state simulation\t-- Staff Engineer Intel Corporation 2006  \u2013  2007  (1 year) MMDC, Hudson, MA When most of Intel is using 2-state simulation, Krishna single handedly built and ran Raven (4-state simulator developed in Intel) simulations and moved the Raven effort from originally planned proof of concept to production in 4 core Itanium server project: \n\u2022\tThe 4-state models were used to find 26 reset/determinism bugs while running cold reset simulations. \n\u2022\tA majority of 2-state simulation APIs were converted to 4-state simulation APIs enabling 2-state/4-state simulations for co-simulation and post silicon debug work. \n Reset Validation using 4-state simulation\t-- Staff Engineer Intel Corporation 2006  \u2013  2007  (1 year) MMDC, Hudson, MA When most of Intel is using 2-state simulation, Krishna single handedly built and ran Raven (4-state simulator developed in Intel) simulations and moved the Raven effort from originally planned proof of concept to production in 4 core Itanium server project: \n\u2022\tThe 4-state models were used to find 26 reset/determinism bugs while running cold reset simulations. \n\u2022\tA majority of 2-state simulation APIs were converted to 4-state simulation APIs enabling 2-state/4-state simulations for co-simulation and post silicon debug work. \n Co-simulation tool development, formal verification -- Senior Systems Engineer Intel Corporation 2001  \u2013  2005  (4 years) MMDC, Shrewsbury & Hudson, MA Developed RTL-switch level model co-simulation environment. Also developed the co-simulation environment between Digital Alpha\u2019s MERLIN RTL simulation tool\u2013VCS co-simulation environment. Worked on formal verification of floating-point unit: \n\u2022\tDeveloped co-simulation interface/code using socket based programming. This interface was used to run shadow-mode simulations where full chip RTL simulation was running as a golden model and a smaller cluster level switch level model was running in a verification mode. This was mainly used in an Itanium project called Tanglewood. \n\u2022\tDeveloped and tested a prototype of MERLIN-SVPLI wrapper with RTL running in VCS and behavioral code running in MERLIN \n\u2022\tWorked on formal equivalence verification of large memory arrays on an Itanium chip using equivalence tool called BOVE.  \n\u2022\tVerified 8 core Itanium\u2019s Tanglewood chip floating-point unit using STE (symbolic Trajectory Evaluation) formal model checking. Co-developed STE based environment leveraging previous work done in Intel after the famous Intel floating-point bug. \n Co-simulation tool development, formal verification -- Senior Systems Engineer Intel Corporation 2001  \u2013  2005  (4 years) MMDC, Shrewsbury & Hudson, MA Developed RTL-switch level model co-simulation environment. Also developed the co-simulation environment between Digital Alpha\u2019s MERLIN RTL simulation tool\u2013VCS co-simulation environment. Worked on formal verification of floating-point unit: \n\u2022\tDeveloped co-simulation interface/code using socket based programming. This interface was used to run shadow-mode simulations where full chip RTL simulation was running as a golden model and a smaller cluster level switch level model was running in a verification mode. This was mainly used in an Itanium project called Tanglewood. \n\u2022\tDeveloped and tested a prototype of MERLIN-SVPLI wrapper with RTL running in VCS and behavioral code running in MERLIN \n\u2022\tWorked on formal equivalence verification of large memory arrays on an Itanium chip using equivalence tool called BOVE.  \n\u2022\tVerified 8 core Itanium\u2019s Tanglewood chip floating-point unit using STE (symbolic Trajectory Evaluation) formal model checking. Co-developed STE based environment leveraging previous work done in Intel after the famous Intel floating-point bug. \n CAD tool developer, Verification Engineer --- System/Software Engineer Compaq Corporation January 1999  \u2013  August 2001  (2 years 8 months) Alpha Design Center, Shrewsbury, MA Worked on improving the performance of event driven 3-state simulator, COSMOS and did Alpha EV7 chip Verification: \n\u2022\tCorrected and improved the internal algorithms in COSMOS and revamped the clock-suppression algorithm to achieve a speedup in the simulator. \n\u2022\tSimulations of L2-cache sections demonstrated speedups between 3X and 15X. \n\u2022\tSpent majority of 2000/2001 in direct support of EV7 project running COSMOS and performing a variety of vital verification tasks for EV7. \n CAD tool developer, Verification Engineer --- System/Software Engineer Compaq Corporation January 1999  \u2013  August 2001  (2 years 8 months) Alpha Design Center, Shrewsbury, MA Worked on improving the performance of event driven 3-state simulator, COSMOS and did Alpha EV7 chip Verification: \n\u2022\tCorrected and improved the internal algorithms in COSMOS and revamped the clock-suppression algorithm to achieve a speedup in the simulator. \n\u2022\tSimulations of L2-cache sections demonstrated speedups between 3X and 15X. \n\u2022\tSpent majority of 2000/2001 in direct support of EV7 project running COSMOS and performing a variety of vital verification tasks for EV7. \n Associate Lecturer, PhD candidate University of New South Wales February 1992  \u2013  June 1998  (6 years 5 months) Sydney, Australia Worked as associate lecturer while pursuing PhD part-time: \n\u2022\tAdministered and taught Digital Systems Structures, Computer Organization and Design, Integrated digital systems \n\u2022\tImplemented a CAD tool for synthesis of asynchronous control circuits which when compared to other existing well known research tools at that time, achieved many orders of magnitude of performance improvement in terms of computing time with a reduced or comparable implementation area.  \n Associate Lecturer, PhD candidate University of New South Wales February 1992  \u2013  June 1998  (6 years 5 months) Sydney, Australia Worked as associate lecturer while pursuing PhD part-time: \n\u2022\tAdministered and taught Digital Systems Structures, Computer Organization and Design, Integrated digital systems \n\u2022\tImplemented a CAD tool for synthesis of asynchronous control circuits which when compared to other existing well known research tools at that time, achieved many orders of magnitude of performance improvement in terms of computing time with a reduced or comparable implementation area.  \n Skills UVM system verilog EDA Debugging SoC VLSI RTL design ASIC Semiconductors Microprocessors Computer Architecture Perl C/C++ Skills  UVM system verilog EDA Debugging SoC VLSI RTL design ASIC Semiconductors Microprocessors Computer Architecture Perl C/C++ UVM system verilog EDA Debugging SoC VLSI RTL design ASIC Semiconductors Microprocessors Computer Architecture Perl C/C++ UVM system verilog EDA Debugging SoC VLSI RTL design ASIC Semiconductors Microprocessors Computer Architecture Perl C/C++ Education UNSW Australia PhD,  Computer Engineering 1992  \u2013 1997 University of Calgary MSc,  Electrical Engineering 1989  \u2013 1991 IIT Karagpur M Tech,  Integrated Circuits and Systems Engineering 1987  \u2013 1989 NIT Calicut Bachelor of Technology (BTech),  Electronics Engineering 1982  \u2013 1986 UNSW Australia PhD,  Computer Engineering 1992  \u2013 1997 UNSW Australia PhD,  Computer Engineering 1992  \u2013 1997 UNSW Australia PhD,  Computer Engineering 1992  \u2013 1997 University of Calgary MSc,  Electrical Engineering 1989  \u2013 1991 University of Calgary MSc,  Electrical Engineering 1989  \u2013 1991 University of Calgary MSc,  Electrical Engineering 1989  \u2013 1991 IIT Karagpur M Tech,  Integrated Circuits and Systems Engineering 1987  \u2013 1989 IIT Karagpur M Tech,  Integrated Circuits and Systems Engineering 1987  \u2013 1989 IIT Karagpur M Tech,  Integrated Circuits and Systems Engineering 1987  \u2013 1989 NIT Calicut Bachelor of Technology (BTech),  Electronics Engineering 1982  \u2013 1986 NIT Calicut Bachelor of Technology (BTech),  Electronics Engineering 1982  \u2013 1986 NIT Calicut Bachelor of Technology (BTech),  Electronics Engineering 1982  \u2013 1986 "]}