{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700629637408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700629637418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 14:07:17 2023 " "Processing started: Wed Nov 22 14:07:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700629637418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629637418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629637418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700629638926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700629638926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.v 1 1 " "Found 1 design units, including 1 entities, in source file ha.v" { { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "ha.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/ha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629651691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca6.v 1 1 " "Found 1 design units, including 1 entities, in source file rca6.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca6 " "Found entity 1: rca6" {  } { { "rca6.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/rca6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629651703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "fa.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/fa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629651718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clb4.v 1 1 " "Found 1 design units, including 1 entities, in source file clb4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clb4 " "Found entity 1: clb4" {  } { { "clb4.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/clb4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629651734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 21 21 " "Found 21 design units, including 21 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651786 ""} { "Info" "ISGN_ENTITY_NAME" "2 _nand2 " "Found entity 2: _nand2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651786 ""} { "Info" "ISGN_ENTITY_NAME" "3 _and2 " "Found entity 3: _and2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651786 ""} { "Info" "ISGN_ENTITY_NAME" "4 _or2 " "Found entity 4: _or2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651786 ""} { "Info" "ISGN_ENTITY_NAME" "5 _xor2 " "Found entity 5: _xor2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651786 ""} { "Info" "ISGN_ENTITY_NAME" "6 _and3 " "Found entity 6: _and3" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651786 ""} { "Info" "ISGN_ENTITY_NAME" "7 _and4 " "Found entity 7: _and4" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651786 ""} { "Info" "ISGN_ENTITY_NAME" "8 _and5 " "Found entity 8: _and5" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651786 ""} { "Info" "ISGN_ENTITY_NAME" "9 _or3 " "Found entity 9: _or3" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651786 ""} { "Info" "ISGN_ENTITY_NAME" "10 _or4 " "Found entity 10: _or4" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651786 ""} { "Info" "ISGN_ENTITY_NAME" "11 _or5 " "Found entity 11: _or5" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651786 ""} { "Info" "ISGN_ENTITY_NAME" "12 _inv_4bits " "Found entity 12: _inv_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651786 ""} { "Info" "ISGN_ENTITY_NAME" "13 _and2_4bits " "Found entity 13: _and2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651786 ""} { "Info" "ISGN_ENTITY_NAME" "14 _or2_4bits " "Found entity 14: _or2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651786 ""} { "Info" "ISGN_ENTITY_NAME" "15 _xor2_4bits " "Found entity 15: _xor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651786 ""} { "Info" "ISGN_ENTITY_NAME" "16 _xnor2_4bits " "Found entity 16: _xnor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651786 ""} { "Info" "ISGN_ENTITY_NAME" "17 _inv_32bits " "Found entity 17: _inv_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651786 ""} { "Info" "ISGN_ENTITY_NAME" "18 _and2_32bits " "Found entity 18: _and2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651786 ""} { "Info" "ISGN_ENTITY_NAME" "19 _or2_32bits " "Found entity 19: _or2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651786 ""} { "Info" "ISGN_ENTITY_NAME" "20 _xor2_32bits " "Found entity 20: _xor2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651786 ""} { "Info" "ISGN_ENTITY_NAME" "21 _xnor2_32bits " "Found entity 21: _xnor2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629651786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file fa_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa_v2 " "Found entity 1: fa_v2" {  } { { "fa_v2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/fa_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629651800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.v 1 1 " "Found 1 design units, including 1 entities, in source file cla4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Found entity 1: cla4" {  } { { "cla4.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/cla4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629651814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_2.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_2 " "Found entity 1: _dff_r_2" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629651832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629651848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_ns.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_ns.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_ns " "Found entity 1: multiplier_ns" {  } { { "multiplier_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_ns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629651861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_multiplier_ns.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_multiplier_ns.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_multiplier_ns " "Found entity 1: tb_multiplier_ns" {  } { { "tb_multiplier_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/tb_multiplier_ns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629651874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_128.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_128 " "Found entity 1: _dff_r_128" {  } { { "_dff_r_128.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_128.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629651893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_cal " "Found entity 1: multiplier_cal" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629651910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla64.v 1 1 " "Found 1 design units, including 1 entities, in source file cla64.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla64 " "Found entity 1: cla64" {  } { { "cla64.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/cla64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629651927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_64.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_64 " "Found entity 1: _dff_r_64" {  } { { "_dff_r_64.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629651940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_multiplier_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_multiplier_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_multiplier_cal " "Found entity 1: tb_multiplier_cal" {  } { { "tb_multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/tb_multiplier_cal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629651954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_6.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_6 " "Found entity 1: _dff_r_6" {  } { { "_dff_r_6.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629651968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_multiplier " "Found entity 1: tb_multiplier" {  } { { "tb_multiplier.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/tb_multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629651985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629651985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier_cal " "Elaborating entity \"multiplier_cal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700629652070 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n_result multiplier_cal.v(35) " "Verilog HDL Always Construct warning at multiplier_cal.v(35): variable \"n_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700629652075 "|multiplier_cal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n_result multiplier_cal.v(37) " "Verilog HDL Always Construct warning at multiplier_cal.v(37): variable \"n_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700629652075 "|multiplier_cal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_min multiplier_cal.v(39) " "Verilog HDL Always Construct warning at multiplier_cal.v(39): variable \"temp_min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700629652075 "|multiplier_cal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_add multiplier_cal.v(43) " "Verilog HDL Always Construct warning at multiplier_cal.v(43): variable \"temp_add\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700629652075 "|multiplier_cal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_min multiplier_cal.v(50) " "Verilog HDL Always Construct warning at multiplier_cal.v(50): variable \"temp_min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700629652075 "|multiplier_cal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_n_cnt multiplier_cal.v(57) " "Verilog HDL Always Construct warning at multiplier_cal.v(57): variable \"temp_n_cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700629652075 "|multiplier_cal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_done multiplier_cal.v(22) " "Verilog HDL Always Construct warning at multiplier_cal.v(22): inferring latch(es) for variable \"op_done\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700629652075 "|multiplier_cal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_result multiplier_cal.v(22) " "Verilog HDL Always Construct warning at multiplier_cal.v(22): inferring latch(es) for variable \"n_result\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700629652075 "|multiplier_cal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_temp multiplier_cal.v(22) " "Verilog HDL Always Construct warning at multiplier_cal.v(22): inferring latch(es) for variable \"n_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700629652075 "|multiplier_cal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_cnt multiplier_cal.v(22) " "Verilog HDL Always Construct warning at multiplier_cal.v(22): inferring latch(es) for variable \"n_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700629652075 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_cnt\[0\] multiplier_cal.v(22) " "Inferred latch for \"n_cnt\[0\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652075 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_cnt\[1\] multiplier_cal.v(22) " "Inferred latch for \"n_cnt\[1\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652075 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_cnt\[2\] multiplier_cal.v(22) " "Inferred latch for \"n_cnt\[2\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652076 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_cnt\[3\] multiplier_cal.v(22) " "Inferred latch for \"n_cnt\[3\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652076 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_cnt\[4\] multiplier_cal.v(22) " "Inferred latch for \"n_cnt\[4\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652076 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_cnt\[5\] multiplier_cal.v(22) " "Inferred latch for \"n_cnt\[5\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652076 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[0\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[0\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652076 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[1\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[1\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652076 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[2\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[2\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652076 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[3\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[3\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652076 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[4\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[4\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652076 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[5\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[5\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652076 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[6\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[6\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652076 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[7\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[7\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652076 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[8\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[8\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652076 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[9\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[9\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652076 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[10\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[10\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652076 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[11\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[11\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652076 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[12\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[12\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652076 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[13\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[13\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652076 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[14\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[14\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652076 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[15\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[15\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652076 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[16\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[16\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[17\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[17\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[18\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[18\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[19\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[19\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[20\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[20\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[21\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[21\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[22\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[22\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[23\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[23\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[24\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[24\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[25\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[25\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[26\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[26\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[27\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[27\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[28\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[28\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[29\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[29\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[30\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[30\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[31\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[31\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[32\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[32\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[33\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[33\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[34\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[34\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[35\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[35\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[36\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[36\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[37\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[37\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[38\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[38\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652077 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[39\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[39\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[40\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[40\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[41\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[41\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[42\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[42\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[43\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[43\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[44\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[44\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[45\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[45\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[46\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[46\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[47\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[47\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[48\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[48\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[49\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[49\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[50\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[50\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[51\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[51\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[52\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[52\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[53\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[53\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[54\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[54\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[55\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[55\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[56\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[56\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[57\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[57\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[58\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[58\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[59\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[59\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[60\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[60\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[61\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[61\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[62\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[62\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[63\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[63\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[0\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[0\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[1\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[1\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[2\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[2\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[3\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[3\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[4\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[4\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[5\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[5\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[6\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[6\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[7\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[7\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[8\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[8\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652078 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[9\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[9\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[10\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[10\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[11\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[11\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[12\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[12\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[13\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[13\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[14\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[14\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[15\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[15\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[16\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[16\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[17\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[17\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[18\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[18\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[19\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[19\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[20\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[20\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[21\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[21\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[22\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[22\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[23\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[23\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[24\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[24\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[25\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[25\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[26\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[26\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[27\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[27\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[28\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[28\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[29\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[29\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[30\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[30\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[31\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[31\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[32\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[32\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[33\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[33\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[34\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[34\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[35\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[35\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[36\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[36\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[37\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[37\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[38\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[38\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[39\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[39\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[40\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[40\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652079 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[41\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[41\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[42\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[42\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[43\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[43\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[44\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[44\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[45\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[45\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[46\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[46\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[47\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[47\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[48\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[48\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[49\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[49\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[50\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[50\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[51\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[51\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[52\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[52\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[53\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[53\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[54\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[54\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[55\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[55\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[56\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[56\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[57\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[57\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[58\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[58\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[59\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[59\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[60\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[60\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[61\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[61\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[62\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[62\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[63\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[63\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[64\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[64\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[65\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[65\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[66\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[66\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[67\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[67\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[68\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[68\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[69\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[69\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[70\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[70\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[71\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[71\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[72\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[72\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[73\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[73\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[74\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[74\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652080 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[75\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[75\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[76\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[76\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[77\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[77\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[78\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[78\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[79\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[79\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[80\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[80\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[81\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[81\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[82\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[82\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[83\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[83\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[84\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[84\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[85\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[85\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[86\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[86\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[87\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[87\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[88\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[88\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[89\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[89\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[90\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[90\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[91\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[91\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[92\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[92\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[93\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[93\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[94\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[94\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[95\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[95\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[96\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[96\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[97\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[97\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[98\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[98\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[99\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[99\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[100\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[100\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[101\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[101\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[102\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[102\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[103\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[103\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[104\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[104\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[105\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[105\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652081 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[106\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[106\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[107\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[107\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[108\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[108\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[109\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[109\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[110\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[110\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[111\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[111\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[112\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[112\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[113\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[113\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[114\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[114\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[115\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[115\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[116\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[116\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[117\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[117\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[118\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[118\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[119\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[119\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[120\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[120\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[121\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[121\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[122\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[122\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[123\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[123\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[124\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[124\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[125\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[125\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[126\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[126\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[127\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[127\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_done multiplier_cal.v(22) " "Inferred latch for \"op_done\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629652082 "|multiplier_cal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla64 cla64:U0_add " "Elaborating entity \"cla64\" for hierarchy \"cla64:U0_add\"" {  } { { "multiplier_cal.v" "U0_add" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629652086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 cla64:U0_add\|cla4:U0_cla4 " "Elaborating entity \"cla4\" for hierarchy \"cla64:U0_add\|cla4:U0_cla4\"" {  } { { "cla64.v" "U0_cla4" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/cla64.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629652091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_v2 cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2 " "Elaborating entity \"fa_v2\" for hierarchy \"cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\"" {  } { { "cla4.v" "U0_fa_v2" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/cla4.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629652095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor2 cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2 " "Elaborating entity \"_xor2\" for hierarchy \"cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\"" {  } { { "fa_v2.v" "U0_xor2" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/fa_v2.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629652098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_inv:U0_inv " "Elaborating entity \"_inv\" for hierarchy \"cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_inv:U0_inv\"" {  } { { "gates.v" "U0_inv" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629652101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and2 cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_and2:U2_and2 " "Elaborating entity \"_and2\" for hierarchy \"cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_and2:U2_and2\"" {  } { { "gates.v" "U2_and2" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629652106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or2 cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_or2:U4_or2 " "Elaborating entity \"_or2\" for hierarchy \"cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_or2:U4_or2\"" {  } { { "gates.v" "U4_or2" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629652111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clb4 cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4 " "Elaborating entity \"clb4\" for hierarchy \"cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\"" {  } { { "cla4.v" "U4_clb4" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/cla4.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629652175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and3 cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_and3:U11_and3 " "Elaborating entity \"_and3\" for hierarchy \"cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_and3:U11_and3\"" {  } { { "clb4.v" "U11_and3" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/clb4.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629652192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or3 cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_or3:U12_or3 " "Elaborating entity \"_or3\" for hierarchy \"cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_or3:U12_or3\"" {  } { { "clb4.v" "U12_or3" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/clb4.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629652195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and4 cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_and4:U15_and4 " "Elaborating entity \"_and4\" for hierarchy \"cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_and4:U15_and4\"" {  } { { "clb4.v" "U15_and4" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/clb4.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629652201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or4 cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_or4:U16_or4 " "Elaborating entity \"_or4\" for hierarchy \"cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_or4:U16_or4\"" {  } { { "clb4.v" "U16_or4" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/clb4.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629652206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and5 cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_and5:U20_and5 " "Elaborating entity \"_and5\" for hierarchy \"cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_and5:U20_and5\"" {  } { { "clb4.v" "U20_and5" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/clb4.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629652214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or5 cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_or5:U21_or5 " "Elaborating entity \"_or5\" for hierarchy \"cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_or5:U21_or5\"" {  } { { "clb4.v" "U21_or5" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/clb4.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629652220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rca6 rca6:U2_cnt " "Elaborating entity \"rca6\" for hierarchy \"rca6:U2_cnt\"" {  } { { "multiplier_cal.v" "U2_cnt" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629655657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa rca6:U2_cnt\|fa:U0_fa " "Elaborating entity \"fa\" for hierarchy \"rca6:U2_cnt\|fa:U0_fa\"" {  } { { "rca6.v" "U0_fa" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/rca6.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629655661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ha rca6:U2_cnt\|fa:U0_fa\|ha:U0_ha " "Elaborating entity \"ha\" for hierarchy \"rca6:U2_cnt\|fa:U0_fa\|ha:U0_ha\"" {  } { { "fa.v" "U0_ha" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/fa.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629655664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op_done\$latch " "Latch op_done\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656946 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[0\]\$latch " "Latch n_result\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656946 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[1\]\$latch " "Latch n_result\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656946 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[2\]\$latch " "Latch n_result\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656946 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[3\]\$latch " "Latch n_result\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656946 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[4\]\$latch " "Latch n_result\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656946 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[5\]\$latch " "Latch n_result\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656947 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[6\]\$latch " "Latch n_result\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656947 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[7\]\$latch " "Latch n_result\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656947 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[8\]\$latch " "Latch n_result\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656947 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[9\]\$latch " "Latch n_result\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656947 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[10\]\$latch " "Latch n_result\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656947 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[11\]\$latch " "Latch n_result\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656947 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[12\]\$latch " "Latch n_result\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656947 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[13\]\$latch " "Latch n_result\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656948 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[14\]\$latch " "Latch n_result\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656948 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[15\]\$latch " "Latch n_result\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656948 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[16\]\$latch " "Latch n_result\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656948 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[17\]\$latch " "Latch n_result\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656948 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[18\]\$latch " "Latch n_result\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656948 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[19\]\$latch " "Latch n_result\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656948 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[20\]\$latch " "Latch n_result\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656948 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[21\]\$latch " "Latch n_result\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656948 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[22\]\$latch " "Latch n_result\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656948 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[23\]\$latch " "Latch n_result\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656948 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[24\]\$latch " "Latch n_result\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656948 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[25\]\$latch " "Latch n_result\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656948 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[26\]\$latch " "Latch n_result\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656948 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[27\]\$latch " "Latch n_result\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656949 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[28\]\$latch " "Latch n_result\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656949 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[29\]\$latch " "Latch n_result\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656949 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[30\]\$latch " "Latch n_result\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656949 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[31\]\$latch " "Latch n_result\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656949 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[32\]\$latch " "Latch n_result\[32\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656949 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[33\]\$latch " "Latch n_result\[33\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656949 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[34\]\$latch " "Latch n_result\[34\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656949 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[35\]\$latch " "Latch n_result\[35\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656949 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[36\]\$latch " "Latch n_result\[36\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656949 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[37\]\$latch " "Latch n_result\[37\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656949 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[38\]\$latch " "Latch n_result\[38\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656949 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[39\]\$latch " "Latch n_result\[39\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656949 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[40\]\$latch " "Latch n_result\[40\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656949 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[41\]\$latch " "Latch n_result\[41\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656949 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[42\]\$latch " "Latch n_result\[42\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656950 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[43\]\$latch " "Latch n_result\[43\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656950 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[44\]\$latch " "Latch n_result\[44\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656950 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[45\]\$latch " "Latch n_result\[45\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656950 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[46\]\$latch " "Latch n_result\[46\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656950 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[47\]\$latch " "Latch n_result\[47\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656950 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[48\]\$latch " "Latch n_result\[48\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656950 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[49\]\$latch " "Latch n_result\[49\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656950 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[50\]\$latch " "Latch n_result\[50\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656950 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[51\]\$latch " "Latch n_result\[51\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656950 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[52\]\$latch " "Latch n_result\[52\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656950 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[53\]\$latch " "Latch n_result\[53\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656950 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[54\]\$latch " "Latch n_result\[54\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656950 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[55\]\$latch " "Latch n_result\[55\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656950 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[56\]\$latch " "Latch n_result\[56\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656950 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[57\]\$latch " "Latch n_result\[57\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656951 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[58\]\$latch " "Latch n_result\[58\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656951 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[59\]\$latch " "Latch n_result\[59\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656951 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[60\]\$latch " "Latch n_result\[60\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656951 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[61\]\$latch " "Latch n_result\[61\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656951 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[62\]\$latch " "Latch n_result\[62\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656951 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[63\]\$latch " "Latch n_result\[63\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656951 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[64\]\$latch " "Latch n_result\[64\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656951 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[65\]\$latch " "Latch n_result\[65\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656951 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[66\]\$latch " "Latch n_result\[66\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656951 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[67\]\$latch " "Latch n_result\[67\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656951 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[68\]\$latch " "Latch n_result\[68\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656951 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[69\]\$latch " "Latch n_result\[69\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656951 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[70\]\$latch " "Latch n_result\[70\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656951 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[71\]\$latch " "Latch n_result\[71\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656951 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[72\]\$latch " "Latch n_result\[72\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656952 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[73\]\$latch " "Latch n_result\[73\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656952 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[74\]\$latch " "Latch n_result\[74\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656952 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[75\]\$latch " "Latch n_result\[75\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656952 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[76\]\$latch " "Latch n_result\[76\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656952 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[77\]\$latch " "Latch n_result\[77\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656952 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[78\]\$latch " "Latch n_result\[78\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656952 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[79\]\$latch " "Latch n_result\[79\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656952 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[80\]\$latch " "Latch n_result\[80\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656952 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[81\]\$latch " "Latch n_result\[81\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656952 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[82\]\$latch " "Latch n_result\[82\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656952 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[83\]\$latch " "Latch n_result\[83\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656952 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[84\]\$latch " "Latch n_result\[84\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656952 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[85\]\$latch " "Latch n_result\[85\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656952 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[86\]\$latch " "Latch n_result\[86\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656953 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[87\]\$latch " "Latch n_result\[87\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656953 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[88\]\$latch " "Latch n_result\[88\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656953 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[89\]\$latch " "Latch n_result\[89\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656953 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[90\]\$latch " "Latch n_result\[90\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656953 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[91\]\$latch " "Latch n_result\[91\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656953 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[92\]\$latch " "Latch n_result\[92\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656953 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[93\]\$latch " "Latch n_result\[93\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656953 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[94\]\$latch " "Latch n_result\[94\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656953 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[95\]\$latch " "Latch n_result\[95\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656953 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[96\]\$latch " "Latch n_result\[96\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656953 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[97\]\$latch " "Latch n_result\[97\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656953 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[98\]\$latch " "Latch n_result\[98\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656953 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[99\]\$latch " "Latch n_result\[99\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656953 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[100\]\$latch " "Latch n_result\[100\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656954 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[101\]\$latch " "Latch n_result\[101\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656954 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[102\]\$latch " "Latch n_result\[102\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656954 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[103\]\$latch " "Latch n_result\[103\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656954 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[104\]\$latch " "Latch n_result\[104\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656954 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[105\]\$latch " "Latch n_result\[105\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656954 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[106\]\$latch " "Latch n_result\[106\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656954 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[107\]\$latch " "Latch n_result\[107\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656954 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[108\]\$latch " "Latch n_result\[108\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656954 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[109\]\$latch " "Latch n_result\[109\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656954 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[110\]\$latch " "Latch n_result\[110\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656954 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[111\]\$latch " "Latch n_result\[111\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656954 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[112\]\$latch " "Latch n_result\[112\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656954 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[113\]\$latch " "Latch n_result\[113\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656954 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[114\]\$latch " "Latch n_result\[114\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656955 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[115\]\$latch " "Latch n_result\[115\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656955 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[116\]\$latch " "Latch n_result\[116\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656955 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[117\]\$latch " "Latch n_result\[117\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656955 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[118\]\$latch " "Latch n_result\[118\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656955 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[119\]\$latch " "Latch n_result\[119\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656955 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[120\]\$latch " "Latch n_result\[120\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656955 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[121\]\$latch " "Latch n_result\[121\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656955 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[122\]\$latch " "Latch n_result\[122\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656955 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[123\]\$latch " "Latch n_result\[123\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656956 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[124\]\$latch " "Latch n_result\[124\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656956 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[125\]\$latch " "Latch n_result\[125\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656956 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[126\]\$latch " "Latch n_result\[126\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656956 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_result\[127\]\$latch " "Latch n_result\[127\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700629656956 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700629656956 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700629657827 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700629658849 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629658849 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "64 " "Design contains 64 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[0\] " "No output dependent on input pin \"result\[0\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[1\] " "No output dependent on input pin \"result\[1\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[2\] " "No output dependent on input pin \"result\[2\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[3\] " "No output dependent on input pin \"result\[3\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[4\] " "No output dependent on input pin \"result\[4\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[5\] " "No output dependent on input pin \"result\[5\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[6\] " "No output dependent on input pin \"result\[6\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[7\] " "No output dependent on input pin \"result\[7\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[8\] " "No output dependent on input pin \"result\[8\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[9\] " "No output dependent on input pin \"result\[9\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[10\] " "No output dependent on input pin \"result\[10\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[11\] " "No output dependent on input pin \"result\[11\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[12\] " "No output dependent on input pin \"result\[12\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[13\] " "No output dependent on input pin \"result\[13\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[14\] " "No output dependent on input pin \"result\[14\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[15\] " "No output dependent on input pin \"result\[15\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[16\] " "No output dependent on input pin \"result\[16\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[17\] " "No output dependent on input pin \"result\[17\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[18\] " "No output dependent on input pin \"result\[18\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[19\] " "No output dependent on input pin \"result\[19\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[20\] " "No output dependent on input pin \"result\[20\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[21\] " "No output dependent on input pin \"result\[21\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[22\] " "No output dependent on input pin \"result\[22\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[23\] " "No output dependent on input pin \"result\[23\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[24\] " "No output dependent on input pin \"result\[24\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[25\] " "No output dependent on input pin \"result\[25\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[26\] " "No output dependent on input pin \"result\[26\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[27\] " "No output dependent on input pin \"result\[27\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[28\] " "No output dependent on input pin \"result\[28\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[29\] " "No output dependent on input pin \"result\[29\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[30\] " "No output dependent on input pin \"result\[30\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[31\] " "No output dependent on input pin \"result\[31\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[32\] " "No output dependent on input pin \"result\[32\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[33\] " "No output dependent on input pin \"result\[33\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[34\] " "No output dependent on input pin \"result\[34\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[35\] " "No output dependent on input pin \"result\[35\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[36\] " "No output dependent on input pin \"result\[36\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[37\] " "No output dependent on input pin \"result\[37\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[38\] " "No output dependent on input pin \"result\[38\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[39\] " "No output dependent on input pin \"result\[39\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[40\] " "No output dependent on input pin \"result\[40\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[41\] " "No output dependent on input pin \"result\[41\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[42\] " "No output dependent on input pin \"result\[42\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[42]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[43\] " "No output dependent on input pin \"result\[43\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[43]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[44\] " "No output dependent on input pin \"result\[44\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[45\] " "No output dependent on input pin \"result\[45\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[45]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[46\] " "No output dependent on input pin \"result\[46\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[47\] " "No output dependent on input pin \"result\[47\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[48\] " "No output dependent on input pin \"result\[48\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[48]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[49\] " "No output dependent on input pin \"result\[49\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[49]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[50\] " "No output dependent on input pin \"result\[50\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[50]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[51\] " "No output dependent on input pin \"result\[51\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[51]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[52\] " "No output dependent on input pin \"result\[52\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[52]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[53\] " "No output dependent on input pin \"result\[53\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[53]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[54\] " "No output dependent on input pin \"result\[54\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[54]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[55\] " "No output dependent on input pin \"result\[55\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[55]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[56\] " "No output dependent on input pin \"result\[56\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[56]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[57\] " "No output dependent on input pin \"result\[57\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[57]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[58\] " "No output dependent on input pin \"result\[58\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[58]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[59\] " "No output dependent on input pin \"result\[59\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[59]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[60\] " "No output dependent on input pin \"result\[60\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[60]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[61\] " "No output dependent on input pin \"result\[61\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[61]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[62\] " "No output dependent on input pin \"result\[62\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[62]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result\[63\] " "No output dependent on input pin \"result\[63\]\"" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700629658987 "|multiplier_cal|result[63]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700629658987 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1237 " "Implemented 1237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "264 " "Implemented 264 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700629658991 ""} { "Info" "ICUT_CUT_TM_OPINS" "199 " "Implemented 199 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700629658991 ""} { "Info" "ICUT_CUT_TM_LCELLS" "774 " "Implemented 774 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700629658991 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700629658991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 334 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 334 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700629659024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 14:07:39 2023 " "Processing ended: Wed Nov 22 14:07:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700629659024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700629659024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700629659024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629659024 ""}
