(edif userhandelc
 (edifVersion 2 0 0)
 (edifLevel 0)
 (keywordMap
  (keywordLevel 0)
 )
 (status
  (written
   (timestamp 2013 2 4 21 19 2)
   (program "DK Design Suite"
    (version "Version 5.2.6266.11181")
   )
  )
 )
 (library userhandelc_lib
  (edifLevel 0)
  (technology
   (numberDefinition
   )
  )
  (cell LUT2
   (cellType GENERIC)
   (view view_1
    (viewType NETLIST)
    (interface
     (port I0 (direction INPUT))
     (port I1 (direction INPUT))
     (port O (direction OUTPUT))
    )
   )
  )
  (cell FDCE
   (cellType GENERIC)
   (view view_1
    (viewType NETLIST)
    (interface
     (port C (direction INPUT))
     (port CE (direction INPUT))
     (port CLR (direction INPUT))
     (port D (direction INPUT))
     (port Q (direction OUTPUT))
    )
   )
  )
  (cell SRLC16E
   (cellType GENERIC)
   (view view_1
    (viewType NETLIST)
    (interface
     (port A0 (direction INPUT))
     (port A1 (direction INPUT))
     (port A2 (direction INPUT))
     (port A3 (direction INPUT))
     (port CE (direction INPUT))
     (port CLK (direction INPUT))
     (port D (direction INPUT))
     (port Q (direction OUTPUT))
     (port Q15 (direction OUTPUT))
    )
   )
  )
  (cell LUT3
   (cellType GENERIC)
   (view view_1
    (viewType NETLIST)
    (interface
     (port I0 (direction INPUT))
     (port I1 (direction INPUT))
     (port I2 (direction INPUT))
     (port O (direction OUTPUT))
    )
   )
  )
  (cell GND
   (cellType GENERIC)
   (view view_1
    (viewType NETLIST)
    (interface
     (port G (direction OUTPUT))
    )
   )
  )
  (cell VCC
   (cellType GENERIC)
   (view view_1
    (viewType NETLIST)
    (interface
     (port P (direction OUTPUT))
    )
   )
  )
  (cell userhandelc
   (cellType GENERIC)
   (view view_1
    (viewType NETLIST)
    (interface
     (port FSL_Clk (direction INPUT))
     (port FSL_M_Clk (direction INPUT))
     (port FSL_M_Full (direction INPUT))
     (port FSL_Rst (direction INPUT))
     (port FSL_S_Clk (direction INPUT))
     (port FSL_S_Control (direction INPUT))
     (port (rename FSL_S_Data0 "FSL_S_Data<0>") (direction INPUT))
     (port (rename FSL_S_Data1 "FSL_S_Data<1>") (direction INPUT))
     (port (rename FSL_S_Data10 "FSL_S_Data<10>") (direction INPUT))
     (port (rename FSL_S_Data11 "FSL_S_Data<11>") (direction INPUT))
     (port (rename FSL_S_Data12 "FSL_S_Data<12>") (direction INPUT))
     (port (rename FSL_S_Data13 "FSL_S_Data<13>") (direction INPUT))
     (port (rename FSL_S_Data14 "FSL_S_Data<14>") (direction INPUT))
     (port (rename FSL_S_Data15 "FSL_S_Data<15>") (direction INPUT))
     (port (rename FSL_S_Data16 "FSL_S_Data<16>") (direction INPUT))
     (port (rename FSL_S_Data17 "FSL_S_Data<17>") (direction INPUT))
     (port (rename FSL_S_Data18 "FSL_S_Data<18>") (direction INPUT))
     (port (rename FSL_S_Data19 "FSL_S_Data<19>") (direction INPUT))
     (port (rename FSL_S_Data2 "FSL_S_Data<2>") (direction INPUT))
     (port (rename FSL_S_Data20 "FSL_S_Data<20>") (direction INPUT))
     (port (rename FSL_S_Data21 "FSL_S_Data<21>") (direction INPUT))
     (port (rename FSL_S_Data22 "FSL_S_Data<22>") (direction INPUT))
     (port (rename FSL_S_Data23 "FSL_S_Data<23>") (direction INPUT))
     (port (rename FSL_S_Data24 "FSL_S_Data<24>") (direction INPUT))
     (port (rename FSL_S_Data25 "FSL_S_Data<25>") (direction INPUT))
     (port (rename FSL_S_Data26 "FSL_S_Data<26>") (direction INPUT))
     (port (rename FSL_S_Data27 "FSL_S_Data<27>") (direction INPUT))
     (port (rename FSL_S_Data28 "FSL_S_Data<28>") (direction INPUT))
     (port (rename FSL_S_Data29 "FSL_S_Data<29>") (direction INPUT))
     (port (rename FSL_S_Data3 "FSL_S_Data<3>") (direction INPUT))
     (port (rename FSL_S_Data30 "FSL_S_Data<30>") (direction INPUT))
     (port (rename FSL_S_Data31 "FSL_S_Data<31>") (direction INPUT))
     (port (rename FSL_S_Data4 "FSL_S_Data<4>") (direction INPUT))
     (port (rename FSL_S_Data5 "FSL_S_Data<5>") (direction INPUT))
     (port (rename FSL_S_Data6 "FSL_S_Data<6>") (direction INPUT))
     (port (rename FSL_S_Data7 "FSL_S_Data<7>") (direction INPUT))
     (port (rename FSL_S_Data8 "FSL_S_Data<8>") (direction INPUT))
     (port (rename FSL_S_Data9 "FSL_S_Data<9>") (direction INPUT))
     (port FSL_S_Exists (direction INPUT))
     (port UartRX (direction INPUT))
     (port spi_miso (direction INPUT))
     (port FSL_M_Control (direction OUTPUT))
     (port (rename FSL_M_Data0 "FSL_M_Data<0>") (direction OUTPUT))
     (port (rename FSL_M_Data1 "FSL_M_Data<1>") (direction OUTPUT))
     (port (rename FSL_M_Data10 "FSL_M_Data<10>") (direction OUTPUT))
     (port (rename FSL_M_Data11 "FSL_M_Data<11>") (direction OUTPUT))
     (port (rename FSL_M_Data12 "FSL_M_Data<12>") (direction OUTPUT))
     (port (rename FSL_M_Data13 "FSL_M_Data<13>") (direction OUTPUT))
     (port (rename FSL_M_Data14 "FSL_M_Data<14>") (direction OUTPUT))
     (port (rename FSL_M_Data15 "FSL_M_Data<15>") (direction OUTPUT))
     (port (rename FSL_M_Data16 "FSL_M_Data<16>") (direction OUTPUT))
     (port (rename FSL_M_Data17 "FSL_M_Data<17>") (direction OUTPUT))
     (port (rename FSL_M_Data18 "FSL_M_Data<18>") (direction OUTPUT))
     (port (rename FSL_M_Data19 "FSL_M_Data<19>") (direction OUTPUT))
     (port (rename FSL_M_Data2 "FSL_M_Data<2>") (direction OUTPUT))
     (port (rename FSL_M_Data20 "FSL_M_Data<20>") (direction OUTPUT))
     (port (rename FSL_M_Data21 "FSL_M_Data<21>") (direction OUTPUT))
     (port (rename FSL_M_Data22 "FSL_M_Data<22>") (direction OUTPUT))
     (port (rename FSL_M_Data23 "FSL_M_Data<23>") (direction OUTPUT))
     (port (rename FSL_M_Data24 "FSL_M_Data<24>") (direction OUTPUT))
     (port (rename FSL_M_Data25 "FSL_M_Data<25>") (direction OUTPUT))
     (port (rename FSL_M_Data26 "FSL_M_Data<26>") (direction OUTPUT))
     (port (rename FSL_M_Data27 "FSL_M_Data<27>") (direction OUTPUT))
     (port (rename FSL_M_Data28 "FSL_M_Data<28>") (direction OUTPUT))
     (port (rename FSL_M_Data29 "FSL_M_Data<29>") (direction OUTPUT))
     (port (rename FSL_M_Data3 "FSL_M_Data<3>") (direction OUTPUT))
     (port (rename FSL_M_Data30 "FSL_M_Data<30>") (direction OUTPUT))
     (port (rename FSL_M_Data31 "FSL_M_Data<31>") (direction OUTPUT))
     (port (rename FSL_M_Data4 "FSL_M_Data<4>") (direction OUTPUT))
     (port (rename FSL_M_Data5 "FSL_M_Data<5>") (direction OUTPUT))
     (port (rename FSL_M_Data6 "FSL_M_Data<6>") (direction OUTPUT))
     (port (rename FSL_M_Data7 "FSL_M_Data<7>") (direction OUTPUT))
     (port (rename FSL_M_Data8 "FSL_M_Data<8>") (direction OUTPUT))
     (port (rename FSL_M_Data9 "FSL_M_Data<9>") (direction OUTPUT))
     (port FSL_M_Write (direction OUTPUT))
     (port FSL_S_Read (direction OUTPUT))
     (port UartTX (direction OUTPUT))
     (port dac_clr (direction OUTPUT))
     (port dac_cs (direction OUTPUT))
     (port spi_mosi (direction OUTPUT))
     (port spi_sck (direction OUTPUT))
    )
    (contents
     (instance B1_main_hcc_6_LUT2 (viewRef view_1 (cellRef LUT2))
      (property INIT (string "0004"))
      )
     (instance B2_main_hcc_6_LUT2 (viewRef view_1 (cellRef LUT2))
      (property INIT (string "000e"))
      )
     (instance B3_main_hcc_6_DTYPE0 (viewRef view_1 (cellRef FDCE)))
     (instance B4_main_hcc_6_DTYPE0 (viewRef view_1 (cellRef FDCE)))
     (instance B5_main_hcc_6_DTYPE0 (viewRef view_1 (cellRef FDCE)))
     (instance B6_main_hcc_6_DTYPE0 (viewRef view_1 (cellRef FDCE)))
     (instance B7_main_hcc_6_DTYPE0 (viewRef view_1 (cellRef FDCE)))
     (instance B8_main_hcc_6_DTYPE0 (viewRef view_1 (cellRef FDCE)))
     (instance B9_main_hcc_6_DTYPE0 (viewRef view_1 (cellRef FDCE)))
     (instance B10_main_hcc_6_DTYPE0 (viewRef view_1 (cellRef FDCE)))
     (instance B11_main_hcc_6_DTYPE0 (viewRef view_1 (cellRef FDCE)))
     (instance B12_main_hcc_6_DTYPE0 (viewRef view_1 (cellRef FDCE)))
     (instance B13_main_hcc_6_DTYPE0 (viewRef view_1 (cellRef FDCE)))
     (instance B14_main_hcc_6_DTYPE0 (viewRef view_1 (cellRef FDCE)))
     (instance B15_main_hcc_6_SRL16E (viewRef view_1 (cellRef SRLC16E))
      (property INIT (string "0000"))
      )
     (instance B16_main_hcc_6_DTYPE0 (viewRef view_1 (cellRef FDCE)))
     (instance B17_main_hcc_6_DTYPE0 (viewRef view_1 (cellRef FDCE)))
     (instance B1_main_hcc_14_main_LUT2 (viewRef view_1 (cellRef LUT2))
      (property INIT (string "000e"))
      )
     (instance B2_main_hcc_15_main_LUT2 (viewRef view_1 (cellRef LUT2))
      (property INIT (string "0008"))
      )
     (instance B3_main_hcc_15_main_DTYPE0 (viewRef view_1 (cellRef FDCE)))
     (instance B4_main_hcc_15_main_LUT3 (viewRef view_1 (cellRef LUT3))
      (property INIT (string "00f2"))
      )
     (instance B5_main_hcc_16_main_DTYPE0 (viewRef view_1 (cellRef FDCE)))
     (instance B6_main_hcc_9_main_DTYPE0 (viewRef view_1 (cellRef FDCE)))
     (instance B7_main_hcc_9_main_LUT3 (viewRef view_1 (cellRef LUT3))
      (property INIT (string "00f2"))
      )
     (instance B8_main_hcc_9_main_LUT2 (viewRef view_1 (cellRef LUT2))
      (property INIT (string "0008"))
      )
     (instance B4_vlab_hcc_9_LUT2 (viewRef view_1 (cellRef LUT2))
      (property INIT (string "000e"))
      )
     (instance B5_vlab_hcc_9_DTYPE0_FSL_S_Read_signal_bit_0_ (viewRef view_1 (cellRef FDCE)))
     (instance B21_vlab_hcc_189_LUT2 (viewRef view_1 (cellRef LUT2))
      (property INIT (string "000e"))
      )
     (instance B22_vlab_hcc_189_DTYPE0_dac_clr_signal_bit_0_ (viewRef view_1 (cellRef FDCE)))
     (instance B1_vlab_hcc_223_initialise_DTYPE0 (viewRef view_1 (cellRef FDCE)))
     (instance B2_vlab_hcc_223_initialise_DTYPE0 (viewRef view_1 (cellRef FDCE)))
     (instance B3_vlab_hcc_223_initialise_LUT3 (viewRef view_1 (cellRef LUT3))
      (property INIT (string "00e8"))
      )
     (instance B4_vlab_hcc_223_initialise_LUT3 (viewRef view_1 (cellRef LUT3))
      (property INIT (string "0096"))
      )
     (instance B5_vlab_hcc_233_initialise_DTYPE0 (viewRef view_1 (cellRef FDCE)))
     (instance B6_vlab_hcc_232_initialise_DTYPE0 (viewRef view_1 (cellRef FDCE)))
     (instance B7_vlab_hcc_232_initialise_LUT3 (viewRef view_1 (cellRef LUT3))
      (property INIT (string "00f8"))
      )
     (instance B8_vlab_hcc_232_initialise_LUT2 (viewRef view_1 (cellRef LUT2))
      (property INIT (string "0002"))
      )
     (instance BGT1_Ground (viewRef view_1 (cellRef GND)))
     (instance BPT1_Power (viewRef view_1 (cellRef VCC)))
     (net VCC (joined
      (portRef CE (instanceRef B3_main_hcc_6_DTYPE0))
      (portRef CE (instanceRef B4_main_hcc_6_DTYPE0))
      (portRef CE (instanceRef B5_main_hcc_6_DTYPE0))
      (portRef CE (instanceRef B6_main_hcc_6_DTYPE0))
      (portRef CE (instanceRef B7_main_hcc_6_DTYPE0))
      (portRef CE (instanceRef B8_main_hcc_6_DTYPE0))
      (portRef CE (instanceRef B9_main_hcc_6_DTYPE0))
      (portRef CE (instanceRef B10_main_hcc_6_DTYPE0))
      (portRef CE (instanceRef B11_main_hcc_6_DTYPE0))
      (portRef CE (instanceRef B12_main_hcc_6_DTYPE0))
      (portRef CE (instanceRef B13_main_hcc_6_DTYPE0))
      (portRef D (instanceRef B14_main_hcc_6_DTYPE0))
      (portRef CE (instanceRef B14_main_hcc_6_DTYPE0))
      (portRef CE (instanceRef B15_main_hcc_6_SRL16E))
      (portRef CE (instanceRef B16_main_hcc_6_DTYPE0))
      (portRef CE (instanceRef B17_main_hcc_6_DTYPE0))
      (portRef CE (instanceRef B3_main_hcc_15_main_DTYPE0))
      (portRef CE (instanceRef B5_main_hcc_16_main_DTYPE0))
      (portRef CE (instanceRef B6_main_hcc_9_main_DTYPE0))
      (portRef UartTX)
      (portRef dac_cs)
      (portRef CE (instanceRef B1_vlab_hcc_223_initialise_DTYPE0))
      (portRef CE (instanceRef B2_vlab_hcc_223_initialise_DTYPE0))
      (portRef CE (instanceRef B5_vlab_hcc_233_initialise_DTYPE0))
      (portRef CE (instanceRef B6_vlab_hcc_232_initialise_DTYPE0))
      (portRef P (instanceRef BPT1_Power))
      ))
     (net GND (joined
      (portRef CLR (instanceRef B3_main_hcc_6_DTYPE0))
      (portRef CLR (instanceRef B4_main_hcc_6_DTYPE0))
      (portRef CLR (instanceRef B5_main_hcc_6_DTYPE0))
      (portRef CLR (instanceRef B6_main_hcc_6_DTYPE0))
      (portRef CLR (instanceRef B7_main_hcc_6_DTYPE0))
      (portRef CLR (instanceRef B8_main_hcc_6_DTYPE0))
      (portRef CLR (instanceRef B9_main_hcc_6_DTYPE0))
      (portRef CLR (instanceRef B10_main_hcc_6_DTYPE0))
      (portRef CLR (instanceRef B11_main_hcc_6_DTYPE0))
      (portRef CLR (instanceRef B12_main_hcc_6_DTYPE0))
      (portRef CLR (instanceRef B13_main_hcc_6_DTYPE0))
      (portRef CLR (instanceRef B14_main_hcc_6_DTYPE0))
      (portRef A0 (instanceRef B15_main_hcc_6_SRL16E))
      (portRef A1 (instanceRef B15_main_hcc_6_SRL16E))
      (portRef A2 (instanceRef B15_main_hcc_6_SRL16E))
      (portRef A3 (instanceRef B15_main_hcc_6_SRL16E))
      (portRef CLR (instanceRef B16_main_hcc_6_DTYPE0))
      (portRef CLR (instanceRef B17_main_hcc_6_DTYPE0))
      (portRef CLR (instanceRef B3_main_hcc_15_main_DTYPE0))
      (portRef CLR (instanceRef B5_main_hcc_16_main_DTYPE0))
      (portRef CLR (instanceRef B6_main_hcc_9_main_DTYPE0))
      (portRef CLR (instanceRef B5_vlab_hcc_9_DTYPE0_FSL_S_Read_signal_bit_0_))
      (portRef FSL_M_Write)
      (portRef FSL_M_Data0)
      (portRef FSL_M_Data1)
      (portRef FSL_M_Data2)
      (portRef FSL_M_Data3)
      (portRef FSL_M_Data4)
      (portRef FSL_M_Data5)
      (portRef FSL_M_Data6)
      (portRef FSL_M_Data7)
      (portRef FSL_M_Data8)
      (portRef FSL_M_Data9)
      (portRef FSL_M_Data10)
      (portRef FSL_M_Data11)
      (portRef FSL_M_Data12)
      (portRef FSL_M_Data13)
      (portRef FSL_M_Data14)
      (portRef FSL_M_Data15)
      (portRef FSL_M_Data16)
      (portRef FSL_M_Data17)
      (portRef FSL_M_Data18)
      (portRef FSL_M_Data19)
      (portRef FSL_M_Data20)
      (portRef FSL_M_Data21)
      (portRef FSL_M_Data22)
      (portRef FSL_M_Data23)
      (portRef FSL_M_Data24)
      (portRef FSL_M_Data25)
      (portRef FSL_M_Data26)
      (portRef FSL_M_Data27)
      (portRef FSL_M_Data28)
      (portRef FSL_M_Data29)
      (portRef FSL_M_Data30)
      (portRef FSL_M_Data31)
      (portRef FSL_M_Control)
      (portRef spi_mosi)
      (portRef spi_sck)
      (portRef CLR (instanceRef B22_vlab_hcc_189_DTYPE0_dac_clr_signal_bit_0_))
      (portRef CLR (instanceRef B1_vlab_hcc_223_initialise_DTYPE0))
      (portRef CLR (instanceRef B2_vlab_hcc_223_initialise_DTYPE0))
      (portRef CLR (instanceRef B5_vlab_hcc_233_initialise_DTYPE0))
      (portRef CLR (instanceRef B6_vlab_hcc_232_initialise_DTYPE0))
      (portRef G (instanceRef BGT1_Ground))
      ))
     (net WG1_vlab_hcc_5_FSL_Clk (joined
      (portRef C (instanceRef B3_main_hcc_6_DTYPE0))
      (portRef C (instanceRef B4_main_hcc_6_DTYPE0))
      (portRef C (instanceRef B5_main_hcc_6_DTYPE0))
      (portRef C (instanceRef B6_main_hcc_6_DTYPE0))
      (portRef C (instanceRef B7_main_hcc_6_DTYPE0))
      (portRef C (instanceRef B8_main_hcc_6_DTYPE0))
      (portRef C (instanceRef B9_main_hcc_6_DTYPE0))
      (portRef C (instanceRef B10_main_hcc_6_DTYPE0))
      (portRef C (instanceRef B11_main_hcc_6_DTYPE0))
      (portRef C (instanceRef B12_main_hcc_6_DTYPE0))
      (portRef C (instanceRef B13_main_hcc_6_DTYPE0))
      (portRef C (instanceRef B14_main_hcc_6_DTYPE0))
      (portRef CLK (instanceRef B15_main_hcc_6_SRL16E))
      (portRef C (instanceRef B16_main_hcc_6_DTYPE0))
      (portRef C (instanceRef B17_main_hcc_6_DTYPE0))
      (portRef C (instanceRef B3_main_hcc_15_main_DTYPE0))
      (portRef C (instanceRef B5_main_hcc_16_main_DTYPE0))
      (portRef C (instanceRef B6_main_hcc_9_main_DTYPE0))
      (portRef FSL_Clk)
      (portRef C (instanceRef B5_vlab_hcc_9_DTYPE0_FSL_S_Read_signal_bit_0_))
      (portRef C (instanceRef B22_vlab_hcc_189_DTYPE0_dac_clr_signal_bit_0_))
      (portRef C (instanceRef B1_vlab_hcc_223_initialise_DTYPE0))
      (portRef C (instanceRef B2_vlab_hcc_223_initialise_DTYPE0))
      (portRef C (instanceRef B5_vlab_hcc_233_initialise_DTYPE0))
      (portRef C (instanceRef B6_vlab_hcc_232_initialise_DTYPE0))
      ))
     (net W2_vlab_hcc_6_FSL_Rst (joined
      (portRef FSL_Rst)
      (portRef I0 (instanceRef B7_vlab_hcc_232_initialise_LUT3))
      (portRef I1 (instanceRef B8_vlab_hcc_232_initialise_LUT2))
      ))
     (net FSL_S_Read_signal (joined
      (portRef Q (instanceRef B5_vlab_hcc_9_DTYPE0_FSL_S_Read_signal_bit_0_))
      (portRef FSL_S_Read)
      ))
     (net WG9_vlab_hcc_12_FSL_S_Exists (joined
      (portRef I0 (instanceRef B2_main_hcc_15_main_LUT2))
      (portRef I1 (instanceRef B4_main_hcc_15_main_LUT3))
      (portRef FSL_S_Exists)
      ))
     (net dac_clr_signal (joined
      (portRef Q (instanceRef B22_vlab_hcc_189_DTYPE0_dac_clr_signal_bit_0_))
      (portRef dac_clr)
      ))
     (net W5_vlab_hcc_233_initialise_Q (joined
      (portRef I0 (instanceRef B3_vlab_hcc_223_initialise_LUT3))
      (portRef I0 (instanceRef B4_vlab_hcc_223_initialise_LUT3))
      (portRef Q (instanceRef B5_vlab_hcc_233_initialise_DTYPE0))
      ))
     (net WireFalse (joined
      (portRef I1 (instanceRef B21_vlab_hcc_189_LUT2))
      (portRef D (instanceRef B22_vlab_hcc_189_DTYPE0_dac_clr_signal_bit_0_))
      (portRef D (instanceRef B5_vlab_hcc_233_initialise_DTYPE0))
      (portRef O (instanceRef B8_vlab_hcc_232_initialise_LUT2))
      ))
     (net W8_main_hcc_9_main_O (joined
      (portRef I0 (instanceRef B1_main_hcc_14_main_LUT2))
      (portRef O (instanceRef B8_main_hcc_9_main_LUT2))
      ))
     (net W6_main_hcc_9_main_Q (joined
      (portRef Q (instanceRef B6_main_hcc_9_main_DTYPE0))
      (portRef I0 (instanceRef B7_main_hcc_9_main_LUT3))
      (portRef I1 (instanceRef B8_main_hcc_9_main_LUT2))
      ))
     (net W7_main_hcc_9_main_O (joined
      (portRef D (instanceRef B6_main_hcc_9_main_DTYPE0))
      (portRef O (instanceRef B7_main_hcc_9_main_LUT3))
      ))
     (net W1_main_hcc_14_main_CForkIn_O (joined
      (portRef O (instanceRef B1_main_hcc_14_main_LUT2))
      (portRef I1 (instanceRef B2_main_hcc_15_main_LUT2))
      (portRef I0 (instanceRef B4_main_hcc_15_main_LUT3))
      ))
     (net WireTrue (joined
      (portRef O (instanceRef B2_main_hcc_15_main_LUT2))
      (portRef D (instanceRef B5_main_hcc_16_main_DTYPE0))
      (portRef I0 (instanceRef B4_vlab_hcc_9_LUT2))
      (portRef D (instanceRef B5_vlab_hcc_9_DTYPE0_FSL_S_Read_signal_bit_0_))
      ))
     (net SeqChain (joined
      (portRef I2 (instanceRef B4_main_hcc_15_main_LUT3))
      (portRef Q (instanceRef B5_main_hcc_16_main_DTYPE0))
      (portRef I1 (instanceRef B4_vlab_hcc_9_LUT2))
      ))
     (net W6_vlab_hcc_232_initialise_CForkIn_Q (joined
      (portRef Q (instanceRef B6_vlab_hcc_232_initialise_DTYPE0))
      (portRef I1 (instanceRef B7_vlab_hcc_232_initialise_LUT3))
      (portRef I0 (instanceRef B8_vlab_hcc_232_initialise_LUT2))
      ))
     (net W7_vlab_hcc_232_initialise_O (joined
      (portRef D (instanceRef B6_vlab_hcc_232_initialise_DTYPE0))
      (portRef O (instanceRef B7_vlab_hcc_232_initialise_LUT3))
      ))
     (net Loop (joined
      (portRef I1 (instanceRef B1_main_hcc_14_main_LUT2))
      (portRef Q (instanceRef B3_main_hcc_15_main_DTYPE0))
      ))
     (net W4_main_hcc_15_main_O (joined
      (portRef D (instanceRef B3_main_hcc_15_main_DTYPE0))
      (portRef O (instanceRef B4_main_hcc_15_main_LUT3))
      ))
     (net W14_main_hcc_6_Q (joined
      (portRef D (instanceRef B13_main_hcc_6_DTYPE0))
      (portRef Q (instanceRef B14_main_hcc_6_DTYPE0))
      ))
     (net W13_main_hcc_6_Q (joined
      (portRef D (instanceRef B12_main_hcc_6_DTYPE0))
      (portRef Q (instanceRef B13_main_hcc_6_DTYPE0))
      ))
     (net W12_main_hcc_6_Q (joined
      (portRef D (instanceRef B11_main_hcc_6_DTYPE0))
      (portRef Q (instanceRef B12_main_hcc_6_DTYPE0))
      ))
     (net W11_main_hcc_6_Q (joined
      (portRef D (instanceRef B10_main_hcc_6_DTYPE0))
      (portRef Q (instanceRef B11_main_hcc_6_DTYPE0))
      ))
     (net W10_main_hcc_6_Q (joined
      (portRef D (instanceRef B9_main_hcc_6_DTYPE0))
      (portRef Q (instanceRef B10_main_hcc_6_DTYPE0))
      ))
     (net W9_main_hcc_6_Q (joined
      (portRef D (instanceRef B8_main_hcc_6_DTYPE0))
      (portRef Q (instanceRef B9_main_hcc_6_DTYPE0))
      ))
     (net W8_main_hcc_6_Q (joined
      (portRef D (instanceRef B7_main_hcc_6_DTYPE0))
      (portRef Q (instanceRef B8_main_hcc_6_DTYPE0))
      ))
     (net W7_main_hcc_6_Q (joined
      (portRef D (instanceRef B6_main_hcc_6_DTYPE0))
      (portRef Q (instanceRef B7_main_hcc_6_DTYPE0))
      ))
     (net W6_main_hcc_6_Q (joined
      (portRef D (instanceRef B5_main_hcc_6_DTYPE0))
      (portRef Q (instanceRef B6_main_hcc_6_DTYPE0))
      ))
     (net W5_main_hcc_6_Q (joined
      (portRef D (instanceRef B4_main_hcc_6_DTYPE0))
      (portRef Q (instanceRef B5_main_hcc_6_DTYPE0))
      ))
     (net W4_main_hcc_6_Q (joined
      (portRef I0 (instanceRef B2_main_hcc_6_LUT2))
      (portRef Q (instanceRef B4_main_hcc_6_DTYPE0))
      ))
     (net W3_main_hcc_6_Q (joined
      (portRef I0 (instanceRef B1_main_hcc_6_LUT2))
      (portRef I1 (instanceRef B2_main_hcc_6_LUT2))
      (portRef Q (instanceRef B3_main_hcc_6_DTYPE0))
      ))
     (net W2_main_hcc_6_O (joined
      (portRef I1 (instanceRef B1_main_hcc_6_LUT2))
      (portRef O (instanceRef B2_main_hcc_6_LUT2))
      (portRef D (instanceRef B3_main_hcc_6_DTYPE0))
      ))
     (net W1_main_hcc_6_O (joined
      (portRef O (instanceRef B1_main_hcc_6_LUT2))
      (portRef D (instanceRef B17_main_hcc_6_DTYPE0))
      ))
     (net W1_vlab_hcc_223_initialise_Q (joined
      (portRef Q (instanceRef B1_vlab_hcc_223_initialise_DTYPE0))
      (portRef I1 (instanceRef B3_vlab_hcc_223_initialise_LUT3))
      (portRef I1 (instanceRef B4_vlab_hcc_223_initialise_LUT3))
      ))
     (net W4_vlab_hcc_223_initialise_O (joined
      (portRef D (instanceRef B2_vlab_hcc_223_initialise_DTYPE0))
      (portRef O (instanceRef B4_vlab_hcc_223_initialise_LUT3))
      ))
     (net W2_vlab_hcc_223_initialise_Q (joined
      (portRef Q (instanceRef B2_vlab_hcc_223_initialise_DTYPE0))
      (portRef I2 (instanceRef B3_vlab_hcc_223_initialise_LUT3))
      (portRef I2 (instanceRef B4_vlab_hcc_223_initialise_LUT3))
      ))
     (net W21_vlab_hcc_189_O (joined
      (portRef O (instanceRef B21_vlab_hcc_189_LUT2))
      (portRef CE (instanceRef B22_vlab_hcc_189_DTYPE0_dac_clr_signal_bit_0_))
      ))
     (net W4_vlab_hcc_9_O (joined
      (portRef O (instanceRef B4_vlab_hcc_9_LUT2))
      (portRef CE (instanceRef B5_vlab_hcc_9_DTYPE0_FSL_S_Read_signal_bit_0_))
      ))
     (net WG3_vlab_hcc_223_initialise_O (joined
      (portRef I1 (instanceRef B7_main_hcc_9_main_LUT3))
      (portRef I0 (instanceRef B8_main_hcc_9_main_LUT2))
      (portRef O (instanceRef B3_vlab_hcc_223_initialise_LUT3))
      ))
     (net W17_main_hcc_6_Q (joined
      (portRef D (instanceRef B15_main_hcc_6_SRL16E))
      (portRef Q (instanceRef B17_main_hcc_6_DTYPE0))
      ))
     (net WG16_main_hcc_6_Q (joined
      (portRef Q (instanceRef B16_main_hcc_6_DTYPE0))
      (portRef I2 (instanceRef B7_main_hcc_9_main_LUT3))
      (portRef I0 (instanceRef B21_vlab_hcc_189_LUT2))
      (portRef D (instanceRef B1_vlab_hcc_223_initialise_DTYPE0))
      (portRef I2 (instanceRef B7_vlab_hcc_232_initialise_LUT3))
      ))
     (net W15_main_hcc_6_Q (joined
      (portRef Q (instanceRef B15_main_hcc_6_SRL16E))
      (portRef D (instanceRef B16_main_hcc_6_DTYPE0))
      ))
    )
   )
  )
 )
 (design userhandelc
  (cellRef userhandelc
   (libraryRef userhandelc_lib)
  )
  (property PART
   (string "xc3s500e-4fg320")
  )
 )
)
