

================================================================
== Vivado HLS Report for 'exec'
================================================================
* Date:           Mon Jan 31 15:13:31 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        proj_fir_128_mdc
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.365 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 3.000 ns | 3.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      39|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      2|     165|      49|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      54|    -|
|Register         |        -|      -|     353|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|     518|     142|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |fir_128_mdc_mul_5bkb_U1  |fir_128_mdc_mul_5bkb  |        0|      2|  165|  49|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                    |                      |        0|      2|  165|  49|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |add_ln68_fu_66_p2  |     +    |      0|  0|  39|          32|          32|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  39|          32|          32|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|   32|         64|
    |ap_return_1  |   9|          2|   32|         64|
    |ap_return_2  |   9|          2|   32|         64|
    |ap_return_3  |   9|          2|   32|         64|
    |ap_return_4  |   9|          2|   32|         64|
    |ap_return_5  |   9|          2|   32|         64|
    +-------------+----+-----------+-----+-----------+
    |Total        |  54|         12|  192|        384|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln68_reg_135            |  32|   0|   32|          0|
    |ap_ce_reg                   |   1|   0|    1|          0|
    |ap_return_0_int_reg         |  32|   0|   32|          0|
    |ap_return_1_int_reg         |  32|   0|   32|          0|
    |ap_return_2_int_reg         |  32|   0|   32|          0|
    |ap_return_3_int_reg         |  32|   0|   32|          0|
    |ap_return_4_int_reg         |  32|   0|   32|          0|
    |ap_return_5_int_reg         |  32|   0|   32|          0|
    |systolic_x1_V_read_reg_119  |  32|   0|   32|          0|
    |systolic_x_V_read_reg_125   |  32|   0|   32|          0|
    |systolic_y1_V_read_reg_114  |  32|   0|   32|          0|
    |x_in_V_read_1_reg_109       |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 353|   0|  353|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+--------------------------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                                            |  in |    1| ap_ctrl_hs |                       exec                       | return value |
|ap_rst                                            |  in |    1| ap_ctrl_hs |                       exec                       | return value |
|ap_return_0                                       | out |   32| ap_ctrl_hs |                       exec                       | return value |
|ap_return_1                                       | out |   32| ap_ctrl_hs |                       exec                       | return value |
|ap_return_2                                       | out |   32| ap_ctrl_hs |                       exec                       | return value |
|ap_return_3                                       | out |   32| ap_ctrl_hs |                       exec                       | return value |
|ap_return_4                                       | out |   32| ap_ctrl_hs |                       exec                       | return value |
|ap_return_5                                       | out |   32| ap_ctrl_hs |                       exec                       | return value |
|ap_ce                                             |  in |    1| ap_ctrl_hs |                       exec                       | return value |
|systolic_ap_int_32_ap_int_32_ap_int_32_x_V_read   |  in |   32|   ap_none  |  systolic_ap_int_32_ap_int_32_ap_int_32_x_V_read |    scalar    |
|systolic_ap_int_32_ap_int_32_ap_int_32_x1_V_read  |  in |   32|   ap_none  | systolic_ap_int_32_ap_int_32_ap_int_32_x1_V_read |    scalar    |
|systolic_ap_int_32_ap_int_32_ap_int_32_y0_V_read  |  in |   32|   ap_none  | systolic_ap_int_32_ap_int_32_ap_int_32_y0_V_read |    scalar    |
|systolic_ap_int_32_ap_int_32_ap_int_32_y1_V_read  |  in |   32|   ap_none  | systolic_ap_int_32_ap_int_32_ap_int_32_y1_V_read |    scalar    |
|x_in_V_read                                       |  in |   32|   ap_none  |                    x_in_V_read                   |    scalar    |
|h_V_read                                          |  in |    5|   ap_none  |                     h_V_read                     |    scalar    |
|y_in_V_read                                       |  in |   32|   ap_none  |                    y_in_V_read                   |    scalar    |
+--------------------------------------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.36>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%y_in_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y_in_V_read)"   --->   Operation 3 'read' 'y_in_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%h_V_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %h_V_read)"   --->   Operation 4 'read' 'h_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_in_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x_in_V_read)"   --->   Operation 5 'read' 'x_in_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%systolic_y1_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %systolic_ap_int_32_ap_int_32_ap_int_32_y1_V_read)"   --->   Operation 6 'read' 'systolic_y1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%systolic_y0_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %systolic_ap_int_32_ap_int_32_ap_int_32_y0_V_read)"   --->   Operation 7 'read' 'systolic_y0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%systolic_x1_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %systolic_ap_int_32_ap_int_32_ap_int_32_x1_V_read)"   --->   Operation 8 'read' 'systolic_x1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%systolic_x_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %systolic_ap_int_32_ap_int_32_ap_int_32_x_V_read)"   --->   Operation 9 'read' 'systolic_x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%h_V_read_cast = zext i5 %h_V_read_1 to i32"   --->   Operation 10 'zext' 'h_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.01ns)   --->   "%add_ln68 = add i32 %systolic_y0_V_read, %y_in_V_read_1" [src/fir.h:56]   --->   Operation 11 'add' 'add_ln68' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [2/2] (2.36ns)   --->   "%mul_ln68 = mul i32 %h_V_read_cast, %systolic_x1_V_read" [src/fir.h:57]   --->   Operation 12 'mul' 'mul_ln68' <Predicate = true> <Delay = 2.36> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.36>
ST_2 : Operation 13 [1/2] (2.36ns)   --->   "%mul_ln68 = mul i32 %h_V_read_cast, %systolic_x1_V_read" [src/fir.h:57]   --->   Operation 13 'mul' 'mul_ln68' <Predicate = true> <Delay = 2.36> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i32, i32, i32, i32, i32, i32 } undef, i32 %systolic_x1_V_read, 0" [src/fir.h:58]   --->   Operation 14 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32 } %mrv_s, i32 %systolic_y1_V_read, 1" [src/fir.h:58]   --->   Operation 15 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %x_in_V_read_1, 2" [src/fir.h:58]   --->   Operation 16 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %systolic_x_V_read, 3" [src/fir.h:58]   --->   Operation 17 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %mul_ln68, 4" [src/fir.h:58]   --->   Operation 18 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %add_ln68, 5" [src/fir.h:58]   --->   Operation 19 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32 } %mrv_5" [src/fir.h:58]   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ systolic_ap_int_32_ap_int_32_ap_int_32_x_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ systolic_ap_int_32_ap_int_32_ap_int_32_x1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ systolic_ap_int_32_ap_int_32_ap_int_32_y0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ systolic_ap_int_32_ap_int_32_ap_int_32_y1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_in_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_in_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_in_V_read_1      (read       ) [ 000]
h_V_read_1         (read       ) [ 000]
x_in_V_read_1      (read       ) [ 011]
systolic_y1_V_read (read       ) [ 011]
systolic_y0_V_read (read       ) [ 000]
systolic_x1_V_read (read       ) [ 011]
systolic_x_V_read  (read       ) [ 011]
h_V_read_cast      (zext       ) [ 011]
add_ln68           (add        ) [ 011]
mul_ln68           (mul        ) [ 000]
mrv_s              (insertvalue) [ 000]
mrv_1              (insertvalue) [ 000]
mrv_2              (insertvalue) [ 000]
mrv_3              (insertvalue) [ 000]
mrv_4              (insertvalue) [ 000]
mrv_5              (insertvalue) [ 000]
ret_ln58           (ret        ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="systolic_ap_int_32_ap_int_32_ap_int_32_x_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="systolic_ap_int_32_ap_int_32_ap_int_32_x_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="systolic_ap_int_32_ap_int_32_ap_int_32_x1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="systolic_ap_int_32_ap_int_32_ap_int_32_x1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="systolic_ap_int_32_ap_int_32_ap_int_32_y0_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="systolic_ap_int_32_ap_int_32_ap_int_32_y0_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="systolic_ap_int_32_ap_int_32_ap_int_32_y1_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="systolic_ap_int_32_ap_int_32_ap_int_32_y1_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_in_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="h_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y_in_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_in_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="y_in_V_read_1_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="0"/>
<pin id="23" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_in_V_read_1/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="h_V_read_1_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="5" slack="0"/>
<pin id="28" dir="0" index="1" bw="5" slack="0"/>
<pin id="29" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h_V_read_1/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="x_in_V_read_1_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_in_V_read_1/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="systolic_y1_V_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="systolic_y1_V_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="systolic_y0_V_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="systolic_y0_V_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="systolic_x1_V_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="systolic_x1_V_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="systolic_x_V_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="systolic_x_V_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="h_V_read_cast_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="5" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_V_read_cast/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="add_ln68_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln68/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="mrv_s_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="192" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="1"/>
<pin id="81" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="mrv_1_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="192" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="1"/>
<pin id="86" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="mrv_2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="192" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="1"/>
<pin id="91" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="mrv_3_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="192" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="1"/>
<pin id="96" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="mrv_4_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="192" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="mrv_5_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="192" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="1"/>
<pin id="107" dir="1" index="2" bw="192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="x_in_V_read_1_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_in_V_read_1 "/>
</bind>
</comp>

<comp id="114" class="1005" name="systolic_y1_V_read_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="systolic_y1_V_read "/>
</bind>
</comp>

<comp id="119" class="1005" name="systolic_x1_V_read_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="systolic_x1_V_read "/>
</bind>
</comp>

<comp id="125" class="1005" name="systolic_x_V_read_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="systolic_x_V_read "/>
</bind>
</comp>

<comp id="130" class="1005" name="h_V_read_cast_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_V_read_cast "/>
</bind>
</comp>

<comp id="135" class="1005" name="add_ln68_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="24"><net_src comp="14" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="12" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="16" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="10" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="14" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="8" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="65"><net_src comp="26" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="44" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="20" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="62" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="50" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="78" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="83" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="88" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="93" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="72" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="98" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="32" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="117"><net_src comp="38" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="122"><net_src comp="50" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="124"><net_src comp="119" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="128"><net_src comp="56" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="133"><net_src comp="62" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="138"><net_src comp="66" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="104" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: systolic_ap_int_32_ap_int_32_ap_int_32_x_V_read | {}
	Port: systolic_ap_int_32_ap_int_32_ap_int_32_x1_V_read | {}
	Port: systolic_ap_int_32_ap_int_32_ap_int_32_y0_V_read | {}
	Port: systolic_ap_int_32_ap_int_32_ap_int_32_y1_V_read | {}
	Port: x_in_V_read | {}
	Port: y_in_V_read | {}
 - Input state : 
	Port: exec : systolic_ap_int_32_ap_int_32_ap_int_32_x_V_read | {1 }
	Port: exec : systolic_ap_int_32_ap_int_32_ap_int_32_x1_V_read | {1 }
	Port: exec : systolic_ap_int_32_ap_int_32_ap_int_32_y0_V_read | {1 }
	Port: exec : systolic_ap_int_32_ap_int_32_ap_int_32_y1_V_read | {1 }
	Port: exec : x_in_V_read | {1 }
	Port: exec : h_V_read | {1 }
	Port: exec : y_in_V_read | {1 }
  - Chain level:
	State 1
		mul_ln68 : 1
	State 2
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		ret_ln58 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |           grp_fu_72           |    2    |   165   |    49   |
|----------|-------------------------------|---------|---------|---------|
|    add   |         add_ln68_fu_66        |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |    y_in_V_read_1_read_fu_20   |    0    |    0    |    0    |
|          |     h_V_read_1_read_fu_26     |    0    |    0    |    0    |
|          |    x_in_V_read_1_read_fu_32   |    0    |    0    |    0    |
|   read   | systolic_y1_V_read_read_fu_38 |    0    |    0    |    0    |
|          | systolic_y0_V_read_read_fu_44 |    0    |    0    |    0    |
|          | systolic_x1_V_read_read_fu_50 |    0    |    0    |    0    |
|          |  systolic_x_V_read_read_fu_56 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   zext   |      h_V_read_cast_fu_62      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          mrv_s_fu_78          |    0    |    0    |    0    |
|          |          mrv_1_fu_83          |    0    |    0    |    0    |
|insertvalue|          mrv_2_fu_88          |    0    |    0    |    0    |
|          |          mrv_3_fu_93          |    0    |    0    |    0    |
|          |          mrv_4_fu_98          |    0    |    0    |    0    |
|          |          mrv_5_fu_104         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    2    |   165   |    88   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln68_reg_135     |   32   |
|   h_V_read_cast_reg_130  |   32   |
|systolic_x1_V_read_reg_119|   32   |
| systolic_x_V_read_reg_125|   32   |
|systolic_y1_V_read_reg_114|   32   |
|   x_in_V_read_1_reg_109  |   32   |
+--------------------------+--------+
|           Total          |   192  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_72 |  p0  |   2  |   5  |   10   ||    9    |
| grp_fu_72 |  p1  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   74   ||  1.312  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   165  |   88   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   192  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   357  |   106  |
+-----------+--------+--------+--------+--------+
