FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 45;
0"NC";
1"GND_SIGNAL\g";
2"GND_SIGNAL\g";
3"GND_SIGNAL\g";
4"GND_SIGNAL\g";
5"GND_SIGNAL\g";
6"GND_SIGNAL\g";
7"GND_SIGNAL\g";
8"GND_SIGNAL\g";
9"A7_PCIE_GTP_D5_N";
10"A7_GTP_PCIE_D5_P";
11"A7_GTP_PCIE_D5_N";
12"A7_GTP_PCIE_D6_P";
13"A7_GTP_PCIE_D6_N";
14"A7_GTP_PCIE_D7_P";
15"A7_GTP_PCIE_D0_P";
16"A7_GTP_PCIE_D0_N";
17"A7_PCIE_GTP_D2_N";
18"A7_PCIE_GTP_D2_P";
19"A7_PCIE_GTP_D1_N";
20"A7_PCIE_GTP_D1_P";
21"A7_PCIE_GTP_D3_N";
22"A7_PCIE_GTP_D3_P";
23"A7_PCIE_GTP_D4_N";
24"A7_PCIE_GTP_D4_P";
25"A7_PCIE_GTP_D6_P";
26"A7_PCIE_GTP_D7_P";
27"A7_PCIE_GTP_D7_N";
28"A7_PCIE_GTP_D6_N";
29"A7_PCIE_GTP_D5_P";
30"A7_PCIE_GTP_D9_N";
31"A7_PCIE_GTP_D9_P";
32"A7_PCIE_GTP_D10_N";
33"A7_PCIE_GTP_D11_N";
34"A7_PCIE_GTP_D11_P";
35"A7_PCIE_GTP_D10_P";
36"A7_PCIE_GTP_D8_P";
37"A7_PCIE_GTP_D8_N";
38"A7_GTP_PCIE_D10_N";
39"A7_GTP_PCIE_D10_P";
40"A7_GTP_PCIE_D7_N";
41"A7_GTP_PCIE_D4_P";
42"A7_GTP_PCIE_D4_N";
43"A7_GTP_PCIE_D8_N";
44"A7_GTP_PCIE_D8_P";
45"A7_GTP_PCIE_D9_N";
46"A7_GTP_PCIE_D9_P";
47"A7_GTP_PCIE_D11_P";
48"A7_GTP_PCIE_D11_N";
49"A7_PCIE_GTP_D0_N";
50"A7_PCIE_GTP_D0_P";
51"A7_GTP_PCIE_D3_N";
52"A7_GTP_PCIE_D3_P";
53"A7_GTP_PCIE_D2_N";
54"A7_GTP_PCIE_D2_P";
55"A7_GTP_PCIE_D1_P";
56"A7_GTP_PCIE_D1_N";
57"V_A7_5V0_IN";
58"V_A7_5V0_IN";
%"PCIE_X16"
"1","(-8900,4850)","0","kvm_matrix_lib","I1";
;
CDS_LIB"kvm_matrix_lib"
CDS_LMAN_SYM_OUTLINE"-125,1600,375,-1825";
"B32"6;
"B31"0;
"B30"0;
"B29"6;
"B28"51;
"B27"52;
"B26"6;
"B25"6;
"B24"53;
"B23"54;
"B22"6;
"B21"6;
"B20"56;
"B19"55;
"B18"6;
"B17"0;
"B16"6;
"B15"16;
"B14"15;
"B13"6;
"B12"0;
"B11"0;
"B10"57;
"B9"0;
"B8"57;
"B7"5;
"B6"0;
"B5"0;
"B4"5;
"B3"57;
"B2"57;
"B1"57;
"A32"0;
"A31"3;
"A30"21;
"A29"22;
"A28"3;
"A27"3;
"A26"17;
"A25"18;
"A24"3;
"A23"3;
"A22"19;
"A21"20;
"A20"3;
"A19"0;
"A18"3;
"A17"49;
"A16"50;
"A15"3;
"A14"0;
"A13"0;
"A12"3;
"A11"0;
"A10"58;
"A9"58;
"A8"0;
"A7"0;
"A6"0;
"A5"0;
"A4"4;
"A3"58;
"A2"58;
"A1"0;
%"GND_SIGNAL"
"1","(-1500,2650)","0","standard","I10";
;
BODY_TYPE"PLUMBING"
HDL_POWER"GND_SIGNAL"
CDS_LIB"standard";
"GND"8;
%"GND_SIGNAL"
"1","(-2300,2650)","0","standard","I11";
;
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"GND"7;
%"PCIE_X16"
"2","(-5550,5400)","0","kvm_matrix_lib","I2";
;
CDS_LIB"kvm_matrix_lib"
CDS_LMAN_SYM_OUTLINE"-125,850,375,-850";
"B49"1;
"B48"0;
"B47"1;
"B46"40;
"B45"14;
"B44"1;
"B43"1;
"B42"13;
"B41"12;
"B40"1;
"B39"1;
"B38"11;
"B37"10;
"B36"1;
"B35"1;
"B34"42;
"B33"41;
"A49"2;
"A48"27;
"A47"26;
"A46"2;
"A45"2;
"A44"28;
"A43"25;
"A42"2;
"A41"2;
"A40"9;
"A39"29;
"A38"2;
"A37"2;
"A36"23;
"A35"24;
"A34"2;
"A33"0;
%"PCIE_X16"
"3","(-2000,4650)","0","kvm_matrix_lib","I3";
;
CDS_LIB"kvm_matrix_lib"
CDS_LMAN_SYM_OUTLINE"-125,1650,375,-1650";
"B82"0;
"B81"0;
"B80"7;
"B79"0;
"B78"0;
"B77"7;
"B76"7;
"B75"0;
"B74"0;
"B73"7;
"B72"7;
"B71"0;
"B70"0;
"B69"7;
"B68"7;
"B67"0;
"B66"0;
"B65"7;
"B64"7;
"B63"48;
"B62"47;
"B61"7;
"B60"7;
"B59"38;
"B58"39;
"B57"7;
"B56"7;
"B55"45;
"B54"46;
"B53"7;
"B52"7;
"B51"43;
"B50"44;
"A82"8;
"A81"0;
"A80"0;
"A79"8;
"A78"8;
"A77"0;
"A76"0;
"A75"8;
"A74"8;
"A73"0;
"A72"0;
"A71"8;
"A70"8;
"A69"0;
"A68"0;
"A67"8;
"A66"8;
"A65"33;
"A64"34;
"A63"8;
"A62"8;
"A61"32;
"A60"35;
"A59"8;
"A58"8;
"A57"30;
"A56"31;
"A55"8;
"A54"8;
"A53"37;
"A52"36;
"A51"8;
"A50"0;
%"GND_SIGNAL"
"1","(-9200,2750)","0","standard","I4";
;
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"GND"6;
%"GND_SIGNAL"
"1","(-9500,5750)","7","standard","I5";
;
CDS_LIB"standard"
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING";
"GND"5;
%"GND_SIGNAL"
"1","(-8100,6050)","1","standard","I6";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
HDL_POWER"GND_SIGNAL";
"GND"4;
%"GND_SIGNAL"
"1","(-8400,2750)","0","standard","I7";
;
BODY_TYPE"PLUMBING"
HDL_POWER"GND_SIGNAL"
CDS_LIB"standard";
"GND"3;
%"GND_SIGNAL"
"1","(-5050,4100)","0","standard","I8";
;
CDS_LIB"standard"
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING";
"GND"2;
%"GND_SIGNAL"
"1","(-5850,4100)","0","standard","I9";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
HDL_POWER"GND_SIGNAL";
"GND"1;
END.
