Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Sep 23 22:30:37 2025
| Host         : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/activation_accelerator_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                                 Instance                                 |                                          Module                                          | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                             |                                                                                    (top) |       7738 |       7364 |       0 |  374 | 6733 |     89 |      3 |    0 |         21 |
|   bd_0_i                                                                 |                                                                                     bd_0 |       7738 |       7364 |       0 |  374 | 6733 |     89 |      3 |    0 |         21 |
|     hls_inst                                                             |                                                                          bd_0_hls_inst_0 |       7738 |       7364 |       0 |  374 | 6733 |     89 |      3 |    0 |         21 |
|       (hls_inst)                                                         |                                                                          bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|       inst                                                               |                                                   bd_0_hls_inst_0_activation_accelerator |       7738 |       7364 |       0 |  374 | 6733 |     89 |      3 |    0 |         21 |
|         (inst)                                                           |                                                   bd_0_hls_inst_0_activation_accelerator |         24 |         22 |       0 |    2 |  471 |      0 |      0 |    0 |          0 |
|         buf0_U                                                           |                                bd_0_hls_inst_0_activation_accelerator_buf0_RAM_AUTO_1R1W |          4 |          4 |       0 |    0 |    0 |     15 |      0 |    0 |          0 |
|         buf1_U                                                           |                              bd_0_hls_inst_0_activation_accelerator_buf0_RAM_AUTO_1R1W_0 |          0 |          0 |       0 |    0 |    0 |     15 |      0 |    0 |          0 |
|         buf2_U                                                           |                              bd_0_hls_inst_0_activation_accelerator_buf0_RAM_AUTO_1R1W_1 |         22 |         22 |       0 |    0 |    0 |     15 |      0 |    0 |          0 |
|         control_s_axi_U                                                  |                                     bd_0_hls_inst_0_activation_accelerator_control_s_axi |        303 |        303 |       0 |    0 |  312 |      0 |      0 |    0 |          0 |
|         faddfsub_32ns_32ns_32_4_full_dsp_1_U68                           |                bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 |        177 |        177 |       0 |    0 |  200 |      0 |      0 |    0 |          2 |
|           (faddfsub_32ns_32ns_32_4_full_dsp_1_U68)                       |                bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 |          3 |          3 |       0 |    0 |   65 |      0 |      0 |    0 |          0 |
|           activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u |             bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip |        174 |        174 |       0 |    0 |  135 |      0 |      0 |    0 |          2 |
|             inst                                                         |                                   bd_0_hls_inst_0_floating_point_v7_1_15__parameterized2 |        174 |        174 |       0 |    0 |  135 |      0 |      0 |    0 |          2 |
|               i_synth                                                    |                               bd_0_hls_inst_0_floating_point_v7_1_15_viv__parameterized5 |        174 |        174 |       0 |    0 |  135 |      0 |      0 |    0 |          2 |
|         fdiv_32ns_32ns_32_9_no_dsp_1_U71                                 |                      bd_0_hls_inst_0_activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 |        771 |        740 |       0 |   31 |  366 |      0 |      0 |    0 |          0 |
|           (fdiv_32ns_32ns_32_9_no_dsp_1_U71)                             |                      bd_0_hls_inst_0_activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 |          0 |          0 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|           activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u       |               bd_0_hls_inst_0_activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_226 |        771 |        740 |       0 |   31 |  302 |      0 |      0 |    0 |          0 |
|             inst                                                         |                                   bd_0_hls_inst_0_floating_point_v7_1_15__parameterized0 |        771 |        740 |       0 |   31 |  302 |      0 |      0 |    0 |          0 |
|               i_synth                                                    |                               bd_0_hls_inst_0_floating_point_v7_1_15_viv__parameterized1 |        771 |        740 |       0 |   31 |  302 |      0 |      0 |    0 |          0 |
|         fmul_32ns_32ns_32_3_max_dsp_1_U69                                |                     bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 |         78 |         78 |       0 |    0 |   96 |      0 |      0 |    0 |          3 |
|           (fmul_32ns_32ns_32_3_max_dsp_1_U69)                            |                     bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 |          1 |          1 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|           activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u      |                  bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip |         77 |         77 |       0 |    0 |   32 |      0 |      0 |    0 |          3 |
|             inst                                                         |                                   bd_0_hls_inst_0_floating_point_v7_1_15__parameterized3 |         77 |         77 |       0 |    0 |   32 |      0 |      0 |    0 |          3 |
|               i_synth                                                    |                               bd_0_hls_inst_0_floating_point_v7_1_15_viv__parameterized7 |         77 |         77 |       0 |    0 |   32 |      0 |      0 |    0 |          3 |
|         fsqrt_32ns_32ns_32_8_no_dsp_1_U70                                |                     bd_0_hls_inst_0_activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1 |        416 |        405 |       0 |   11 |  237 |      0 |      0 |    0 |          0 |
|           (fsqrt_32ns_32ns_32_8_no_dsp_1_U70)                            |                     bd_0_hls_inst_0_activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|           activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u      |                  bd_0_hls_inst_0_activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip |        416 |        405 |       0 |   11 |  205 |      0 |      0 |    0 |          0 |
|             inst                                                         |                                   bd_0_hls_inst_0_floating_point_v7_1_15__parameterized4 |        416 |        405 |       0 |   11 |  205 |      0 |      0 |    0 |          0 |
|               i_synth                                                    |                               bd_0_hls_inst_0_floating_point_v7_1_15_viv__parameterized9 |        416 |        405 |       0 |   11 |  205 |      0 |      0 |    0 |          0 |
|         gmem0_m_axi_U                                                    |                                       bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi |        530 |        495 |       0 |   35 |  781 |      0 |      1 |    0 |          0 |
|           bus_read                                                       |                                  bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_read |        329 |        329 |       0 |    0 |  552 |      0 |      0 |    0 |          0 |
|             (bus_read)                                                   |                                  bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_read |        163 |        163 |       0 |    0 |  325 |      0 |      0 |    0 |          0 |
|             fifo_burst                                                   |                  bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo__parameterized2 |         19 |         19 |       0 |    0 |   13 |      0 |      0 |    0 |          0 |
|               (fifo_burst)                                               |                  bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo__parameterized2 |         15 |         15 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                 |                   bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_srl__parameterized1 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |    0 |          0 |
|             fifo_rctl                                                    |              bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo__parameterized2_211 |         29 |         29 |       0 |    0 |    8 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                     |             bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_reg_slice__parameterized2 |         38 |         38 |       0 |    0 |   71 |      0 |      0 |    0 |          0 |
|             rs_rreq                                                      |                             bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_reg_slice |         80 |         80 |       0 |    0 |  135 |      0 |      0 |    0 |          0 |
|           bus_write                                                      |                                 bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_write |          2 |          2 |       0 |    0 |    3 |      0 |      0 |    0 |          0 |
|             rs_resp                                                      |             bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_reg_slice__parameterized1 |          2 |          2 |       0 |    0 |    3 |      0 |      0 |    0 |          0 |
|           load_unit                                                      |                                  bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_load |        199 |        164 |       0 |   35 |  226 |      0 |      1 |    0 |          0 |
|             (load_unit)                                                  |                                  bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_load |          1 |          1 |       0 |    0 |  102 |      0 |      0 |    0 |          0 |
|             buff_rdata                                                   |                  bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo__parameterized5 |         43 |         43 |       0 |    0 |   36 |      0 |      1 |    0 |          0 |
|               (buff_rdata)                                               |                  bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo__parameterized5 |         32 |         32 |       0 |    0 |   28 |      0 |      0 |    0 |          0 |
|               U_fifo_mem                                                 |                   bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_mem__parameterized0 |         11 |         11 |       0 |    0 |    8 |      0 |      1 |    0 |          0 |
|             bus_wide_gen.rreq_offset                                     |                  bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo__parameterized4 |         42 |         40 |       0 |    2 |   14 |      0 |      0 |    0 |          0 |
|               (bus_wide_gen.rreq_offset)                                 |                  bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo__parameterized4 |          6 |          6 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                 |                   bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_srl__parameterized3 |         38 |         36 |       0 |    2 |    2 |      0 |      0 |    0 |          0 |
|             fifo_rreq                                                    |                  bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo__parameterized0 |        114 |         81 |       0 |   33 |   74 |      0 |      0 |    0 |          0 |
|               (fifo_rreq)                                                |                  bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo__parameterized0 |         14 |         14 |       0 |    0 |   10 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                 |                   bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_srl__parameterized0 |        100 |         67 |       0 |   33 |   64 |      0 |      0 |    0 |          0 |
|         gmem1_m_axi_U                                                    |                                       bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi |        465 |        430 |       0 |   35 |  781 |      0 |      1 |    0 |          0 |
|           bus_read                                                       |                                  bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_read |        329 |        329 |       0 |    0 |  552 |      0 |      0 |    0 |          0 |
|             (bus_read)                                                   |                                  bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_read |        163 |        163 |       0 |    0 |  325 |      0 |      0 |    0 |          0 |
|             fifo_burst                                                   |                  bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo__parameterized2 |         19 |         19 |       0 |    0 |   13 |      0 |      0 |    0 |          0 |
|               (fifo_burst)                                               |                  bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo__parameterized2 |         15 |         15 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                 |                   bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_srl__parameterized1 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |    0 |          0 |
|             fifo_rctl                                                    |              bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo__parameterized2_210 |         29 |         29 |       0 |    0 |    8 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                     |             bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_reg_slice__parameterized2 |         38 |         38 |       0 |    0 |   71 |      0 |      0 |    0 |          0 |
|             rs_rreq                                                      |                             bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_reg_slice |         80 |         80 |       0 |    0 |  135 |      0 |      0 |    0 |          0 |
|           bus_write                                                      |                                 bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_write |          2 |          2 |       0 |    0 |    3 |      0 |      0 |    0 |          0 |
|             rs_resp                                                      |             bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_reg_slice__parameterized1 |          2 |          2 |       0 |    0 |    3 |      0 |      0 |    0 |          0 |
|           load_unit                                                      |                                  bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_load |        134 |         99 |       0 |   35 |  226 |      0 |      1 |    0 |          0 |
|             (load_unit)                                                  |                                  bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_load |          1 |          1 |       0 |    0 |  102 |      0 |      0 |    0 |          0 |
|             buff_rdata                                                   |                  bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo__parameterized5 |         43 |         43 |       0 |    0 |   36 |      0 |      1 |    0 |          0 |
|               (buff_rdata)                                               |                  bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo__parameterized5 |         32 |         32 |       0 |    0 |   28 |      0 |      0 |    0 |          0 |
|               U_fifo_mem                                                 |                   bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_mem__parameterized0 |         11 |         11 |       0 |    0 |    8 |      0 |      1 |    0 |          0 |
|             bus_wide_gen.rreq_offset                                     |                  bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo__parameterized4 |         43 |         41 |       0 |    2 |   14 |      0 |      0 |    0 |          0 |
|               (bus_wide_gen.rreq_offset)                                 |                  bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo__parameterized4 |          6 |          6 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                 |                   bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_srl__parameterized3 |         38 |         36 |       0 |    2 |    2 |      0 |      0 |    0 |          0 |
|             fifo_rreq                                                    |                  bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo__parameterized0 |         48 |         15 |       0 |   33 |   74 |      0 |      0 |    0 |          0 |
|               (fifo_rreq)                                                |                  bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo__parameterized0 |         13 |         13 |       0 |    0 |   10 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                 |                   bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_srl__parameterized0 |         35 |          2 |       0 |   33 |   64 |      0 |      0 |    0 |          0 |
|         gmem2_m_axi_U                                                    |                                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi |        702 |        592 |       0 |  110 | 1126 |      0 |      1 |    0 |          0 |
|           bus_read                                                       |                                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_read |          4 |          4 |       0 |    0 |    5 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                     |             bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_reg_slice__parameterized2 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |    0 |          0 |
|           bus_write                                                      |                                 bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_write |        482 |        422 |       0 |   60 |  810 |      0 |      0 |    0 |          0 |
|             (bus_write)                                                  |                                 bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_write |        153 |        153 |       0 |    0 |  371 |      0 |      0 |    0 |          0 |
|             fifo_burst                                                   |                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized6 |         34 |         30 |       0 |    4 |   16 |      0 |      0 |    0 |          0 |
|               (fifo_burst)                                               |                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized6 |          7 |          7 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                 |                   bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_srl__parameterized4 |         27 |         23 |       0 |    4 |    4 |      0 |      0 |    0 |          0 |
|             fifo_resp                                                    |              bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized2_208 |         26 |         25 |       0 |    1 |   13 |      0 |      0 |    0 |          0 |
|               (fifo_resp)                                                |              bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized2_208 |         21 |         21 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                 |               bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_srl__parameterized1_209 |          5 |          4 |       0 |    1 |    1 |      0 |      0 |    0 |          0 |
|             rs_resp                                                      |             bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_reg_slice__parameterized1 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |    0 |          0 |
|             rs_wreq                                                      |                             bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_reg_slice |        100 |        100 |       0 |    0 |  135 |      0 |      0 |    0 |          0 |
|             wreq_throttle                                                |                              bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_throttle |        169 |        114 |       0 |   55 |  270 |      0 |      0 |    0 |          0 |
|               (wreq_throttle)                                            |                              bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_throttle |          1 |          1 |       0 |    0 |    6 |      0 |      0 |    0 |          0 |
|               data_fifo                                                  |                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized8 |         46 |         25 |       0 |   21 |   49 |      0 |      0 |    0 |          0 |
|               req_fifo                                                   |                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized7 |         50 |         16 |       0 |   34 |   78 |      0 |      0 |    0 |          0 |
|               rs_req                                                     |             bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_reg_slice__parameterized0 |         73 |         73 |       0 |    0 |  137 |      0 |      0 |    0 |          0 |
|           load_unit                                                      |                                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_load |         19 |         19 |       0 |    0 |   14 |      0 |      0 |    0 |          0 |
|             (load_unit)                                                  |                                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_load |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             buff_rdata                                                   |                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized5 |         19 |         19 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|           store_unit                                                     |                                 bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_store |        197 |        147 |       0 |   50 |  297 |      0 |      1 |    0 |          0 |
|             (store_unit)                                                 |                                 bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_store |          1 |          1 |       0 |    0 |  135 |      0 |      0 |    0 |          0 |
|             buff_wdata                                                   |                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized1 |         24 |         24 |       0 |    0 |   24 |      0 |      1 |    0 |          0 |
|               (buff_wdata)                                               |                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized1 |         17 |         17 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|               U_fifo_mem                                                 |                                   bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_mem |          7 |          7 |       0 |    0 |    5 |      0 |      1 |    0 |          0 |
|             bus_wide_gen.wreq_offset                                     |                                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo |         62 |         46 |       0 |   16 |   44 |      0 |      0 |    0 |          0 |
|               (bus_wide_gen.wreq_offset)                                 |                                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo |          7 |          7 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                 |                                   bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_srl |         57 |         41 |       0 |   16 |   32 |      0 |      0 |    0 |          0 |
|             fifo_wreq                                                    |                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized0 |         81 |         48 |       0 |   33 |   74 |      0 |      0 |    0 |          0 |
|               (fifo_wreq)                                                |                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized0 |         13 |         13 |       0 |    0 |   10 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                 |                   bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_srl__parameterized0 |         68 |         35 |       0 |   33 |   64 |      0 |      0 |    0 |          0 |
|             fifo_wrsp                                                    |                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized2 |         19 |         18 |       0 |    1 |   13 |      0 |      0 |    0 |          0 |
|               (fifo_wrsp)                                                |                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized2 |          4 |          4 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                 |                   bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_srl__parameterized1 |         15 |         14 |       0 |    1 |    1 |      0 |      0 |    0 |          0 |
|             user_resp                                                    |                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized3 |         11 |         11 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|         grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266     | bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_11 |         70 |         70 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|           (grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266) | bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_11 |          5 |          5 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                       |        bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_207 |         65 |         65 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238     | bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_12 |         41 |         41 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|           (grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238) | bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_12 |         15 |         15 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                       |        bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_206 |         26 |         26 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230     | bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_13 |         43 |         43 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|           (grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230) | bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_13 |          2 |          2 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                       |        bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_205 |         41 |         41 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222     | bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_14 |         68 |         68 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|           (grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222) | bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_14 |          9 |          9 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                       |        bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_204 |         59 |         59 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214     | bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_15 |         32 |         32 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|           (grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214) | bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_15 |          6 |          6 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                       |        bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_203 |         26 |         26 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258      |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_1 |         41 |         41 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|           (grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258)  |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_1 |          2 |          2 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                       |        bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_202 |         39 |         39 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326      |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_151_1 |        794 |        765 |       0 |   29 |  337 |      0 |      0 |    0 |          7 |
|           (grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326)  |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_151_1 |         66 |         49 |       0 |   17 |   66 |      0 |      0 |    0 |          0 |
|           fexp_32ns_32ns_32_8_full_dsp_1_U44                             |                bd_0_hls_inst_0_activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_129 |        695 |        683 |       0 |   12 |  269 |      0 |      0 |    0 |          7 |
|             (fexp_32ns_32ns_32_8_full_dsp_1_U44)                         |                bd_0_hls_inst_0_activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_129 |          0 |          0 |       0 |    0 |   63 |      0 |      0 |    0 |          0 |
|             activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u   |             bd_0_hls_inst_0_activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_131 |        695 |        683 |       0 |   12 |  206 |      0 |      0 |    0 |          7 |
|               inst                                                       |                                bd_0_hls_inst_0_floating_point_v7_1_15__parameterized1__1 |        695 |        683 |       0 |   12 |  206 |      0 |      0 |    0 |          7 |
|           flow_control_loop_pipe_sequential_init_U                       |        bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_130 |         33 |         33 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319      |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_159_1 |       1746 |       1655 |       0 |   91 |  898 |      0 |      0 |    0 |          9 |
|           (grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319)  |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_159_1 |         91 |         42 |       0 |   49 |  121 |      0 |      0 |    0 |          0 |
|           fadd_32ns_32ns_32_4_full_dsp_1_U32                             |                    bd_0_hls_inst_0_activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 |        149 |        149 |       0 |    0 |  160 |      0 |      0 |    0 |          2 |
|             (fadd_32ns_32ns_32_4_full_dsp_1_U32)                         |                    bd_0_hls_inst_0_activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 |          0 |          0 |       0 |    0 |   62 |      0 |      0 |    0 |          0 |
|             activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u   |                 bd_0_hls_inst_0_activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip |        149 |        149 |       0 |    0 |   98 |      0 |      0 |    0 |          2 |
|               inst                                                       |                                                   bd_0_hls_inst_0_floating_point_v7_1_15 |        149 |        149 |       0 |    0 |   98 |      0 |      0 |    0 |          2 |
|           fdiv_32ns_32ns_32_9_no_dsp_1_U34                               |                   bd_0_hls_inst_0_activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_13 |        776 |        746 |       0 |   30 |  378 |      0 |      0 |    0 |          0 |
|             (fdiv_32ns_32ns_32_9_no_dsp_1_U34)                           |                   bd_0_hls_inst_0_activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_13 |         30 |         30 |       0 |    0 |   62 |      0 |      0 |    0 |          0 |
|             activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u     |                   bd_0_hls_inst_0_activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip |        746 |        716 |       0 |   30 |  316 |      0 |      0 |    0 |          0 |
|               inst                                                       |                                bd_0_hls_inst_0_floating_point_v7_1_15__parameterized0__1 |        746 |        716 |       0 |   30 |  316 |      0 |      0 |    0 |          0 |
|           fexp_32ns_32ns_32_8_full_dsp_1_U35                             |                    bd_0_hls_inst_0_activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 |        695 |        683 |       0 |   12 |  237 |      0 |      0 |    0 |          7 |
|             (fexp_32ns_32ns_32_8_full_dsp_1_U35)                         |                    bd_0_hls_inst_0_activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 |          0 |          0 |       0 |    0 |   31 |      0 |      0 |    0 |          0 |
|             activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u   |                 bd_0_hls_inst_0_activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip |        695 |        683 |       0 |   12 |  206 |      0 |      0 |    0 |          7 |
|               inst                                                       |                                   bd_0_hls_inst_0_floating_point_v7_1_15__parameterized1 |        695 |        683 |       0 |   12 |  206 |      0 |      0 |    0 |          7 |
|           flow_control_loop_pipe_sequential_init_U                       |         bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_14 |         35 |         35 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305      |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_170_1 |        129 |        129 |       0 |    0 |  122 |      0 |      0 |    0 |          0 |
|           (grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305)  |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_170_1 |         93 |         93 |       0 |    0 |  120 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                       |         bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_12 |         37 |         37 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311      |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_175_2 |         65 |         55 |       0 |   10 |   52 |      0 |      0 |    0 |          0 |
|           (grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311)  |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_175_2 |         12 |          2 |       0 |   10 |   50 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                       |         bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_11 |         53 |         53 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283      |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_185_1 |        170 |        170 |       0 |    0 |   88 |      0 |      0 |    0 |          0 |
|           (grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283)  |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_185_1 |        133 |        133 |       0 |    0 |   86 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                       |         bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_10 |         37 |         37 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289      |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_190_2 |        200 |        200 |       0 |    0 |  160 |      0 |      0 |    0 |          0 |
|           (grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289)  |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_190_2 |        178 |        178 |       0 |    0 |  158 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                       |          bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_9 |         23 |         23 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296      |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_196_3 |        106 |         96 |       0 |   10 |   99 |      0 |      0 |    0 |          0 |
|           (grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296)  |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_196_3 |         59 |         49 |       0 |   10 |   97 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                       |          bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_8 |         47 |         47 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333      |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_205_1 |        148 |        138 |       0 |   10 |   69 |      0 |      0 |    0 |          0 |
|           (grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333)  |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_205_1 |         29 |         19 |       0 |   10 |   67 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                       |          bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_7 |        119 |        119 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351      |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_262_1 |         37 |         37 |       0 |    0 |   67 |      0 |      0 |    0 |          0 |
|           (grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351)  |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_262_1 |          3 |          3 |       0 |    0 |   65 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                       |          bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_6 |         34 |         34 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360      |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_265_2 |         38 |         38 |       0 |    0 |   67 |      0 |      0 |    0 |          0 |
|           (grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360)  |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_265_2 |          5 |          5 |       0 |    0 |   65 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                       |          bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_5 |         33 |         33 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341      |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_275_3 |        397 |        397 |       0 |    0 |  142 |      0 |      0 |    0 |          0 |
|           (grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341)  |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_275_3 |         11 |         11 |       0 |    0 |   69 |      0 |      0 |    0 |          0 |
|           grp_bf16add_fu_75                                              |                                           bd_0_hls_inst_0_activation_accelerator_bf16add |        386 |        386 |       0 |    0 |   73 |      0 |      0 |    0 |          0 |
|         grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252      |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_283_4 |         43 |         43 |       0 |    0 |   18 |      0 |      0 |    0 |          0 |
|           (grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252)  |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_283_4 |          7 |          7 |       0 |    0 |   16 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                       |          bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_4 |         36 |         36 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246      |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_292_5 |         29 |         29 |       0 |    0 |   18 |      0 |      0 |    0 |          0 |
|           (grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246)  |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_292_5 |          7 |          7 |       0 |    0 |   16 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                       |          bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_3 |         22 |         22 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274      |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_316_6 |         36 |         36 |       0 |    0 |   21 |      0 |      0 |    0 |          0 |
|           (grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274)  |  bd_0_hls_inst_0_activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_316_6 |          1 |          1 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                       |            bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init |         35 |         35 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         x_U                                                              |                                   bd_0_hls_inst_0_activation_accelerator_x_RAM_AUTO_1R1W |         15 |         15 |       0 |    0 |    1 |     29 |      0 |    0 |          0 |
|         y_U                                                              |                                 bd_0_hls_inst_0_activation_accelerator_x_RAM_AUTO_1R1W_2 |         15 |         15 |       0 |    0 |    0 |     15 |      0 |    0 |          0 |
+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


