Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Mar 26 20:47:08 2019
| Host         : DESKTOP-NL9J8SI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stop_watch_test_timing_summary_routed.rpt -rpx stop_watch_test_timing_summary_routed.rpx -warn_on_violation
| Design       : stop_watch_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.922        0.000                      0                  114        0.254        0.000                      0                  114        4.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.922        0.000                      0                  114        0.254        0.000                      0                  114        4.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.058ns (23.066%)  route 3.529ns (76.934%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.557     5.078    counter_unit/CLK
    SLICE_X28Y17         FDRE                                         r  counter_unit/ms_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  counter_unit/ms_reg_reg[15]/Q
                         net (fo=2, routed)           1.077     6.611    counter_unit/ms_reg_reg[15]
    SLICE_X29Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.735 f  counter_unit/d0_reg[3]_i_7/O
                         net (fo=2, routed)           0.806     7.541    counter_unit/d0_reg[3]_i_7_n_0
    SLICE_X29Y16         LUT5 (Prop_lut5_I4_O)        0.152     7.693 f  counter_unit/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.578     8.271    counter_unit/ms_reg[0]_i_3_n_0
    SLICE_X29Y15         LUT4 (Prop_lut4_I1_O)        0.326     8.597 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          1.068     9.665    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X28Y19         FDRE                                         r  counter_unit/ms_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.436    14.777    counter_unit/CLK
    SLICE_X28Y19         FDRE                                         r  counter_unit/ms_reg_reg[20]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y19         FDRE (Setup_fdre_C_R)       -0.429    14.587    counter_unit/ms_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.058ns (23.066%)  route 3.529ns (76.934%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.557     5.078    counter_unit/CLK
    SLICE_X28Y17         FDRE                                         r  counter_unit/ms_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  counter_unit/ms_reg_reg[15]/Q
                         net (fo=2, routed)           1.077     6.611    counter_unit/ms_reg_reg[15]
    SLICE_X29Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.735 f  counter_unit/d0_reg[3]_i_7/O
                         net (fo=2, routed)           0.806     7.541    counter_unit/d0_reg[3]_i_7_n_0
    SLICE_X29Y16         LUT5 (Prop_lut5_I4_O)        0.152     7.693 f  counter_unit/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.578     8.271    counter_unit/ms_reg[0]_i_3_n_0
    SLICE_X29Y15         LUT4 (Prop_lut4_I1_O)        0.326     8.597 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          1.068     9.665    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X28Y19         FDRE                                         r  counter_unit/ms_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.436    14.777    counter_unit/CLK
    SLICE_X28Y19         FDRE                                         r  counter_unit/ms_reg_reg[21]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y19         FDRE (Setup_fdre_C_R)       -0.429    14.587    counter_unit/ms_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.058ns (23.066%)  route 3.529ns (76.934%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.557     5.078    counter_unit/CLK
    SLICE_X28Y17         FDRE                                         r  counter_unit/ms_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  counter_unit/ms_reg_reg[15]/Q
                         net (fo=2, routed)           1.077     6.611    counter_unit/ms_reg_reg[15]
    SLICE_X29Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.735 f  counter_unit/d0_reg[3]_i_7/O
                         net (fo=2, routed)           0.806     7.541    counter_unit/d0_reg[3]_i_7_n_0
    SLICE_X29Y16         LUT5 (Prop_lut5_I4_O)        0.152     7.693 f  counter_unit/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.578     8.271    counter_unit/ms_reg[0]_i_3_n_0
    SLICE_X29Y15         LUT4 (Prop_lut4_I1_O)        0.326     8.597 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          1.068     9.665    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X28Y19         FDRE                                         r  counter_unit/ms_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.436    14.777    counter_unit/CLK
    SLICE_X28Y19         FDRE                                         r  counter_unit/ms_reg_reg[22]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y19         FDRE (Setup_fdre_C_R)       -0.429    14.587    counter_unit/ms_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.058ns (23.066%)  route 3.529ns (76.934%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.557     5.078    counter_unit/CLK
    SLICE_X28Y17         FDRE                                         r  counter_unit/ms_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  counter_unit/ms_reg_reg[15]/Q
                         net (fo=2, routed)           1.077     6.611    counter_unit/ms_reg_reg[15]
    SLICE_X29Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.735 f  counter_unit/d0_reg[3]_i_7/O
                         net (fo=2, routed)           0.806     7.541    counter_unit/d0_reg[3]_i_7_n_0
    SLICE_X29Y16         LUT5 (Prop_lut5_I4_O)        0.152     7.693 f  counter_unit/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.578     8.271    counter_unit/ms_reg[0]_i_3_n_0
    SLICE_X29Y15         LUT4 (Prop_lut4_I1_O)        0.326     8.597 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          1.068     9.665    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X28Y19         FDRE                                         r  counter_unit/ms_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.436    14.777    counter_unit/CLK
    SLICE_X28Y19         FDRE                                         r  counter_unit/ms_reg_reg[23]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y19         FDRE (Setup_fdre_C_R)       -0.429    14.587    counter_unit/ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.058ns (23.803%)  route 3.387ns (76.197%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.557     5.078    counter_unit/CLK
    SLICE_X28Y17         FDRE                                         r  counter_unit/ms_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  counter_unit/ms_reg_reg[15]/Q
                         net (fo=2, routed)           1.077     6.611    counter_unit/ms_reg_reg[15]
    SLICE_X29Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.735 f  counter_unit/d0_reg[3]_i_7/O
                         net (fo=2, routed)           0.806     7.541    counter_unit/d0_reg[3]_i_7_n_0
    SLICE_X29Y16         LUT5 (Prop_lut5_I4_O)        0.152     7.693 f  counter_unit/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.578     8.271    counter_unit/ms_reg[0]_i_3_n_0
    SLICE_X29Y15         LUT4 (Prop_lut4_I1_O)        0.326     8.597 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.926     9.523    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  counter_unit/ms_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.437    14.778    counter_unit/CLK
    SLICE_X28Y18         FDRE                                         r  counter_unit/ms_reg_reg[16]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.429    14.588    counter_unit/ms_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.058ns (23.803%)  route 3.387ns (76.197%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.557     5.078    counter_unit/CLK
    SLICE_X28Y17         FDRE                                         r  counter_unit/ms_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  counter_unit/ms_reg_reg[15]/Q
                         net (fo=2, routed)           1.077     6.611    counter_unit/ms_reg_reg[15]
    SLICE_X29Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.735 f  counter_unit/d0_reg[3]_i_7/O
                         net (fo=2, routed)           0.806     7.541    counter_unit/d0_reg[3]_i_7_n_0
    SLICE_X29Y16         LUT5 (Prop_lut5_I4_O)        0.152     7.693 f  counter_unit/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.578     8.271    counter_unit/ms_reg[0]_i_3_n_0
    SLICE_X29Y15         LUT4 (Prop_lut4_I1_O)        0.326     8.597 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.926     9.523    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  counter_unit/ms_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.437    14.778    counter_unit/CLK
    SLICE_X28Y18         FDRE                                         r  counter_unit/ms_reg_reg[17]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.429    14.588    counter_unit/ms_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.058ns (23.803%)  route 3.387ns (76.197%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.557     5.078    counter_unit/CLK
    SLICE_X28Y17         FDRE                                         r  counter_unit/ms_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  counter_unit/ms_reg_reg[15]/Q
                         net (fo=2, routed)           1.077     6.611    counter_unit/ms_reg_reg[15]
    SLICE_X29Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.735 f  counter_unit/d0_reg[3]_i_7/O
                         net (fo=2, routed)           0.806     7.541    counter_unit/d0_reg[3]_i_7_n_0
    SLICE_X29Y16         LUT5 (Prop_lut5_I4_O)        0.152     7.693 f  counter_unit/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.578     8.271    counter_unit/ms_reg[0]_i_3_n_0
    SLICE_X29Y15         LUT4 (Prop_lut4_I1_O)        0.326     8.597 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.926     9.523    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  counter_unit/ms_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.437    14.778    counter_unit/CLK
    SLICE_X28Y18         FDRE                                         r  counter_unit/ms_reg_reg[18]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.429    14.588    counter_unit/ms_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.058ns (23.803%)  route 3.387ns (76.197%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.557     5.078    counter_unit/CLK
    SLICE_X28Y17         FDRE                                         r  counter_unit/ms_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  counter_unit/ms_reg_reg[15]/Q
                         net (fo=2, routed)           1.077     6.611    counter_unit/ms_reg_reg[15]
    SLICE_X29Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.735 f  counter_unit/d0_reg[3]_i_7/O
                         net (fo=2, routed)           0.806     7.541    counter_unit/d0_reg[3]_i_7_n_0
    SLICE_X29Y16         LUT5 (Prop_lut5_I4_O)        0.152     7.693 f  counter_unit/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.578     8.271    counter_unit/ms_reg[0]_i_3_n_0
    SLICE_X29Y15         LUT4 (Prop_lut4_I1_O)        0.326     8.597 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.926     9.523    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  counter_unit/ms_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.437    14.778    counter_unit/CLK
    SLICE_X28Y18         FDRE                                         r  counter_unit/ms_reg_reg[19]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.429    14.588    counter_unit/ms_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.058ns (24.646%)  route 3.235ns (75.354%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.557     5.078    counter_unit/CLK
    SLICE_X28Y17         FDRE                                         r  counter_unit/ms_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  counter_unit/ms_reg_reg[15]/Q
                         net (fo=2, routed)           1.077     6.611    counter_unit/ms_reg_reg[15]
    SLICE_X29Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.735 f  counter_unit/d0_reg[3]_i_7/O
                         net (fo=2, routed)           0.806     7.541    counter_unit/d0_reg[3]_i_7_n_0
    SLICE_X29Y16         LUT5 (Prop_lut5_I4_O)        0.152     7.693 f  counter_unit/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.578     8.271    counter_unit/ms_reg[0]_i_3_n_0
    SLICE_X29Y15         LUT4 (Prop_lut4_I1_O)        0.326     8.597 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.774     9.371    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  counter_unit/ms_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.440    14.781    counter_unit/CLK
    SLICE_X28Y16         FDRE                                         r  counter_unit/ms_reg_reg[10]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X28Y16         FDRE (Setup_fdre_C_R)       -0.429    14.591    counter_unit/ms_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.058ns (24.646%)  route 3.235ns (75.354%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.557     5.078    counter_unit/CLK
    SLICE_X28Y17         FDRE                                         r  counter_unit/ms_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  counter_unit/ms_reg_reg[15]/Q
                         net (fo=2, routed)           1.077     6.611    counter_unit/ms_reg_reg[15]
    SLICE_X29Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.735 f  counter_unit/d0_reg[3]_i_7/O
                         net (fo=2, routed)           0.806     7.541    counter_unit/d0_reg[3]_i_7_n_0
    SLICE_X29Y16         LUT5 (Prop_lut5_I4_O)        0.152     7.693 f  counter_unit/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.578     8.271    counter_unit/ms_reg[0]_i_3_n_0
    SLICE_X29Y15         LUT4 (Prop_lut4_I1_O)        0.326     8.597 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.774     9.371    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  counter_unit/ms_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.440    14.781    counter_unit/CLK
    SLICE_X28Y16         FDRE                                         r  counter_unit/ms_reg_reg[11]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X28Y16         FDRE (Setup_fdre_C_R)       -0.429    14.591    counter_unit/ms_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  5.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 disp_unit/q_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.557     1.440    disp_unit/CLK
    SLICE_X34Y16         FDRE                                         r  disp_unit/q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  disp_unit/q_reg_reg[14]/Q
                         net (fo=1, routed)           0.114     1.719    disp_unit/q_reg_reg_n_0_[14]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.829 r  disp_unit/q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    disp_unit/q_reg_reg[12]_i_1_n_5
    SLICE_X34Y16         FDRE                                         r  disp_unit/q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.824     1.951    disp_unit/CLK
    SLICE_X34Y16         FDRE                                         r  disp_unit/q_reg_reg[14]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X34Y16         FDRE (Hold_fdre_C_D)         0.134     1.574    disp_unit/q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 disp_unit/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.558     1.441    disp_unit/CLK
    SLICE_X34Y13         FDRE                                         r  disp_unit/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  disp_unit/q_reg_reg[2]/Q
                         net (fo=1, routed)           0.114     1.720    disp_unit/q_reg_reg_n_0_[2]
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  disp_unit/q_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    disp_unit/q_reg_reg[0]_i_1_n_5
    SLICE_X34Y13         FDRE                                         r  disp_unit/q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.826     1.953    disp_unit/CLK
    SLICE_X34Y13         FDRE                                         r  disp_unit/q_reg_reg[2]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.134     1.575    disp_unit/q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 disp_unit/q_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.558     1.441    disp_unit/CLK
    SLICE_X34Y14         FDRE                                         r  disp_unit/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  disp_unit/q_reg_reg[6]/Q
                         net (fo=1, routed)           0.114     1.720    disp_unit/q_reg_reg_n_0_[6]
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  disp_unit/q_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    disp_unit/q_reg_reg[4]_i_1_n_5
    SLICE_X34Y14         FDRE                                         r  disp_unit/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.826     1.953    disp_unit/CLK
    SLICE_X34Y14         FDRE                                         r  disp_unit/q_reg_reg[6]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.134     1.575    disp_unit/q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 disp_unit/q_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.558     1.441    disp_unit/CLK
    SLICE_X34Y15         FDRE                                         r  disp_unit/q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  disp_unit/q_reg_reg[10]/Q
                         net (fo=1, routed)           0.114     1.720    disp_unit/q_reg_reg_n_0_[10]
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  disp_unit/q_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    disp_unit/q_reg_reg[8]_i_1_n_5
    SLICE_X34Y15         FDRE                                         r  disp_unit/q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.825     1.952    disp_unit/CLK
    SLICE_X34Y15         FDRE                                         r  disp_unit/q_reg_reg[10]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.134     1.575    disp_unit/q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_unit/ms_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.558     1.441    counter_unit/CLK
    SLICE_X28Y16         FDRE                                         r  counter_unit/ms_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  counter_unit/ms_reg_reg[10]/Q
                         net (fo=3, routed)           0.133     1.715    counter_unit/ms_reg_reg[10]
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.826 r  counter_unit/ms_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    counter_unit/ms_reg_reg[8]_i_1_n_5
    SLICE_X28Y16         FDRE                                         r  counter_unit/ms_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.826     1.953    counter_unit/CLK
    SLICE_X28Y16         FDRE                                         r  counter_unit/ms_reg_reg[10]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    counter_unit/ms_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_unit/ms_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.556     1.439    counter_unit/CLK
    SLICE_X28Y18         FDRE                                         r  counter_unit/ms_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  counter_unit/ms_reg_reg[18]/Q
                         net (fo=3, routed)           0.134     1.714    counter_unit/ms_reg_reg[18]
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 r  counter_unit/ms_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    counter_unit/ms_reg_reg[16]_i_1_n_5
    SLICE_X28Y18         FDRE                                         r  counter_unit/ms_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.824     1.951    counter_unit/CLK
    SLICE_X28Y18         FDRE                                         r  counter_unit/ms_reg_reg[18]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X28Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    counter_unit/ms_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_unit/ms_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.555     1.438    counter_unit/CLK
    SLICE_X28Y19         FDRE                                         r  counter_unit/ms_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  counter_unit/ms_reg_reg[22]/Q
                         net (fo=3, routed)           0.134     1.713    counter_unit/ms_reg_reg[22]
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.824 r  counter_unit/ms_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.824    counter_unit/ms_reg_reg[20]_i_1_n_5
    SLICE_X28Y19         FDRE                                         r  counter_unit/ms_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.823     1.950    counter_unit/CLK
    SLICE_X28Y19         FDRE                                         r  counter_unit/ms_reg_reg[22]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X28Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    counter_unit/ms_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_unit/ms_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.557     1.440    counter_unit/CLK
    SLICE_X28Y17         FDRE                                         r  counter_unit/ms_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  counter_unit/ms_reg_reg[14]/Q
                         net (fo=3, routed)           0.134     1.715    counter_unit/ms_reg_reg[14]
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.826 r  counter_unit/ms_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    counter_unit/ms_reg_reg[12]_i_1_n_5
    SLICE_X28Y17         FDRE                                         r  counter_unit/ms_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.825     1.952    counter_unit/CLK
    SLICE_X28Y17         FDRE                                         r  counter_unit/ms_reg_reg[14]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X28Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    counter_unit/ms_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 disp_unit/q_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.557     1.440    disp_unit/CLK
    SLICE_X34Y16         FDRE                                         r  disp_unit/q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  disp_unit/q_reg_reg[14]/Q
                         net (fo=1, routed)           0.114     1.719    disp_unit/q_reg_reg_n_0_[14]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.865 r  disp_unit/q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    disp_unit/q_reg_reg[12]_i_1_n_4
    SLICE_X34Y16         FDRE                                         r  disp_unit/q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.824     1.951    disp_unit/CLK
    SLICE_X34Y16         FDRE                                         r  disp_unit/q_reg_reg[15]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X34Y16         FDRE (Hold_fdre_C_D)         0.134     1.574    disp_unit/q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 disp_unit/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.558     1.441    disp_unit/CLK
    SLICE_X34Y13         FDRE                                         r  disp_unit/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  disp_unit/q_reg_reg[2]/Q
                         net (fo=1, routed)           0.114     1.720    disp_unit/q_reg_reg_n_0_[2]
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.866 r  disp_unit/q_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    disp_unit/q_reg_reg[0]_i_1_n_4
    SLICE_X34Y13         FDRE                                         r  disp_unit/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.826     1.953    disp_unit/CLK
    SLICE_X34Y13         FDRE                                         r  disp_unit/q_reg_reg[3]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.134     1.575    disp_unit/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y17   counter_unit/d0_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y17   counter_unit/d0_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y19   counter_unit/d1_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y19   counter_unit/d1_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y19   counter_unit/d1_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y19   counter_unit/d1_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y19   counter_unit/d2_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y19   counter_unit/d2_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y19   counter_unit/d2_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y19   counter_unit/ms_reg_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y19   counter_unit/ms_reg_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y19   counter_unit/ms_reg_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y19   counter_unit/ms_reg_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   counter_unit/d0_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   counter_unit/d0_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y19   counter_unit/d1_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y19   counter_unit/d1_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y19   counter_unit/d1_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y19   counter_unit/d1_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   counter_unit/d0_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   counter_unit/d0_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17   counter_unit/d3_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17   counter_unit/d3_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17   counter_unit/d3_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17   counter_unit/d3_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y14   counter_unit/ms_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y16   counter_unit/ms_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y16   counter_unit/ms_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y17   counter_unit/ms_reg_reg[12]/C



