/*
 * fsp_qspi_flash.c
 *
 *  Created on: 2026年6月18日
 *      Author: qq292
 */
#include "fsp_qspi_flash.h"

#include "stdio.h"


// fsp flash设置

#define OSPI_B_CS1_START_ADDRESS            (0x90000000)
#define OSPI_B_APP_ADDRESS(sector_no)       ((uint8_t *)(OSPI_B_CS1_START_ADDRESS + ((sector_no) * OSPI_B_SECTOR_SIZE_4K)))

#define RENESAS_FLASH_START_ADDRESS         OSPI_B_CS1_START_ADDRESS

#define RENESAS_FLASH_SIZE                  FLASH_SIZE /* 8MB for W25Q64 flash */
#define RENESAS_FLASH_SECTOR_SIZE           OSPI_B_SECTOR_SIZE_4K /* 4KB sectors */
#define RENESAS_FLASH_END_ADDRESS           (RENESAS_FLASH_START_ADDRESS + RENESAS_FLASH_SIZE)


// 默认transfer
spi_flash_direct_transfer_t g_ospi_b_direct_transfer [OSPI_B_TRANSFER_MAX] =
{
 /* Transfer structure for SPI mode */
    [OSPI_B_TRANSFER_WRITE_ENABLE_SPI] =
    {
    .command        = OSPI_B_COMMAND_WRITE_ENABLE_SPI,
    .address        = OSPI_B_ADDRESS_DUMMY,
    .data           = OSPI_B_DATA_DUMMY,
    .command_length = OSPI_B_COMMAND_LENGTH_SPI,
    .address_length = OSPI_B_ADDRESS_LENGTH_ZERO,
    .data_length    = OSPI_B_DATA_LENGTH_ZERO,
    .dummy_cycles   = OSPI_B_DUMMY_CYCLE_WRITE_SPI
    },
    [OSPI_B_TRANSFER_READ_STATUS_SPI] =
    {
    .command        = OSPI_B_COMMAND_READ_STATUS_SPI,
    .address        = OSPI_B_ADDRESS_DUMMY,
    .data           = OSPI_B_DATA_DUMMY,
    .command_length = OSPI_B_COMMAND_LENGTH_SPI,
    .address_length = OSPI_B_ADDRESS_LENGTH_ZERO,
    .data_length    = OSPI_B_DATA_LENGTH_ONE,
    .dummy_cycles   = OSPI_B_DUMMY_CYCLE_READ_STATUS_SPI
    },
    [OSPI_B_TRANSFER_READ_DEVICE_ID_SPI] =
    {
    .command        = OSPI_B_COMMAND_READ_DEVICE_ID_SPI,
    .address        = OSPI_B_ADDRESS_LENGTH_ZERO,
    .data           = OSPI_B_DATA_DUMMY,
    .command_length = OSPI_B_COMMAND_LENGTH_SPI,
    .address_length = OSPI_B_ADDRESS_LENGTH_ZERO,
    .data_length    = OSPI_B_DATA_LENGTH_THREE,
    .dummy_cycles   = 16
    },
    [OSPI_B_TRANSFER_WRITE_SR2_SPI] =
    {
    .command        = OSPI_B_COMMAND_WRITE_SR2_SPI,
    .address        = OSPI_B_ADDRESS_LENGTH_ZERO,
    .data           = OSPI_B_DATA_DUMMY,
    .command_length = OSPI_B_COMMAND_LENGTH_SPI,
    .address_length = OSPI_B_ADDRESS_LENGTH_ZERO,
    .data_length    = OSPI_B_DATA_LENGTH_ONE,
    .dummy_cycles   = OSPI_B_DUMMY_CYCLE_READ_STATUS_SPI
    },
    [OSPI_B_TRANSFER_READ_SR2_SPI] =
    {
    .command        = OSPI_B_COMMAND_READ_SR2_SPI,
    .address        = OSPI_B_ADDRESS_LENGTH_ZERO,
    .data           = OSPI_B_DATA_DUMMY,
    .command_length = OSPI_B_COMMAND_LENGTH_SPI,
    .address_length = OSPI_B_ADDRESS_LENGTH_ZERO,
    .data_length    = OSPI_B_DATA_LENGTH_ONE,
    .dummy_cycles   = OSPI_B_DUMMY_CYCLE_READ_STATUS_SPI
    },
    /* Transfer structure for OPI mode */
    [OSPI_B_TRANSFER_READ_DEVICE_ID_OPI] =
    {
    .command        = OSPI_B_COMMAND_READ_DEVICE_ID_QPI,
    .address        = 0x000000,
    .data           = OSPI_B_DATA_DUMMY,
    .command_length = OSPI_B_COMMAND_LENGTH_SPI,
    .address_length = OSPI_B_ADDRESS_LENGTH_THREE,
    .data_length    = OSPI_B_DATA_LENGTH_TWO,
    .dummy_cycles   = 6
    },
};

// 初始化函数，用于XIP情况下
fsp_err_t ospi_open(spi_flash_ctrl_t * const p_ctrl, spi_flash_cfg_t const * const p_cfg){
    ospi_b_instance_ctrl_t * p_instance_ctrl = (ospi_b_instance_ctrl_t *) p_ctrl;

    const ospi_b_extended_cfg_t * const p_cfg_extend = (ospi_b_extended_cfg_t *) (p_cfg->p_extend);

    R_XSPI0_Type * p_reg = (R_XSPI0_Type *) ((uint32_t) R_XSPI0 +
                                             p_cfg_extend->ospi_b_unit * ((uint32_t) R_XSPI1 - (uint32_t) R_XSPI0));

    /* Initialize control block. */
    p_instance_ctrl->p_cfg        = p_cfg;
    p_instance_ctrl->p_reg        = p_reg;
    p_instance_ctrl->spi_protocol = p_cfg->spi_protocol;
    p_instance_ctrl->channel      = p_cfg_extend->channel;
    p_instance_ctrl->ospi_b_unit  = p_cfg_extend->ospi_b_unit;

    /* Set cmd table */
    ospi_b_xspi_command_set_t const * p_cmd_set = NULL;
    for (uint32_t i = 0; i < p_cfg_extend->p_xspi_command_set->length; i++)
    {
      p_cmd_set = &((ospi_b_xspi_command_set_t *) p_cfg_extend->p_xspi_command_set->p_table)[i];
      if (p_cmd_set->protocol == p_instance_ctrl->spi_protocol)
      {
          p_instance_ctrl->p_cmd_set = p_cmd_set;
          break;
      }
    }

    p_instance_ctrl->open         = (0x78535049U);
    return FSP_SUCCESS;
}

fsp_err_t QSPI_Flash_Init(void)
{
	fsp_err_t err = FSP_SUCCESS;
//	err = R_OSPI_B_Open(&RA_OSPI_FLASH_CTRL, &RA_OSPI_FLASH_CFG);
//	if (FSP_SUCCESS != err)
//	{
//		return err;
//	}
//	err = R_OSPI_B_SpiProtocolSet(&RA_OSPI_FLASH_CTRL, SPI_FLASH_PROTOCOL_EXTENDED_SPI);
//	if (FSP_SUCCESS != err)
//	{
//		return err;
//	}
	err = ospi_open(&RA_OSPI_FLASH_CTRL, &RA_OSPI_FLASH_CFG);
    if (FSP_SUCCESS != err)
    {
      return err;
    }
	spi_flash_direct_transfer_t transfer = {0};
    transfer = g_ospi_b_direct_transfer[OSPI_B_TRANSFER_READ_DEVICE_ID_SPI];
    err = R_OSPI_B_DirectTransfer(&RA_OSPI_FLASH_CTRL, &transfer, SPI_FLASH_DIRECT_TRANSFER_DIR_READ);
    if (err != FSP_SUCCESS)
    {
    }
    R_BSP_SoftwareDelay(10u, BSP_DELAY_UNITS_MILLISECONDS);
    return err;
}

fsp_err_t QSPI_Flash_WriteEnable(void)
{

	fsp_err_t err = FSP_SUCCESS;
	spi_flash_direct_transfer_t transfer = {0};

	transfer = g_ospi_b_direct_transfer[OSPI_B_TRANSFER_WRITE_ENABLE_SPI];
	err = R_OSPI_B_DirectTransfer(&RA_OSPI_FLASH_CTRL, &transfer, SPI_FLASH_DIRECT_TRANSFER_DIR_WRITE);
	if (FSP_SUCCESS != err)
	{
		return err;
	}

	transfer = g_ospi_b_direct_transfer[OSPI_B_TRANSFER_READ_STATUS_SPI];
	err = R_OSPI_B_DirectTransfer(&RA_OSPI_FLASH_CTRL, &transfer, SPI_FLASH_DIRECT_TRANSFER_DIR_READ);
	if (FSP_SUCCESS != err)
	{
		return err;
	}

	/* Check Write Enable bit in Status Register */
	if (OSPI_B_WEN_BIT_MASK != (transfer.data & OSPI_B_WEN_BIT_MASK))
	{
		return FSP_ERR_ABORTED;
	}
	return err;
}

fsp_err_t QSPI_Flash_WaitForWriteEnd(void)
{
    int32_t timeout = INT32_MAX;
    fsp_err_t err = FSP_SUCCESS;
    spi_flash_status_t status = {.write_in_progress = true};

    while (status.write_in_progress)
    {
        /* Get device status — MUST capture return value */
        err = R_OSPI_B_StatusGet(&RA_OSPI_FLASH_CTRL, &status);
        if (err != FSP_SUCCESS)
        {
            return err;
        }
        if (--timeout <= 0)
        {
            return FSP_ERR_TIMEOUT;
        }
    }
    return FSP_SUCCESS;
}

// offset需要是扇区的开始
int32_t QSPI_Flash_Erase(uint32_t offset, uint32_t size)
{
	fsp_err_t err;
	uint32_t addr = RENESAS_FLASH_START_ADDRESS + offset;
	uint32_t end_addr = addr + size;
	uint32_t sector_count;
	uint32_t sector_no;

	if (end_addr > RENESAS_FLASH_END_ADDRESS)
	{
		return -1;
	}

	/* Calculate starting sector and number of sectors to erase */
	sector_no = offset / RENESAS_FLASH_SECTOR_SIZE;
	sector_count = (size + RENESAS_FLASH_SECTOR_SIZE - 1) / RENESAS_FLASH_SECTOR_SIZE; /* Ceiling division */

	for (uint32_t i = 0; i < sector_count; i++)
	{
		uint32_t sector_addr = (uint32_t)OSPI_B_APP_ADDRESS(sector_no + i);

		/* WEL required before erase */
		err = QSPI_Flash_WriteEnable();
		if (err != FSP_SUCCESS) return -1;

		/* Perform sector erase */
		err = R_OSPI_B_Erase(&RA_OSPI_FLASH_CTRL, (uint8_t *)sector_addr, RENESAS_FLASH_SECTOR_SIZE);
		if (err != FSP_SUCCESS)
		{
			return -1;
		}

		/* Wait for erase completion */
		err = QSPI_Flash_WaitForWriteEnd();
		if (err != FSP_SUCCESS)
		{
			return -1;
		}
	}
	return 0;
}


int32_t QSPI_Flash_Read(long offset, uint8_t *buf, uint32_t size)
{
	uint32_t addr = RENESAS_FLASH_START_ADDRESS + offset;
	if ((addr + size) > RENESAS_FLASH_END_ADDRESS)
	{
		return -1;
	}
	memcpy(buf, (void *)addr, size);
	return 0;
}

int32_t QSPI_Flash_Write(long offset, const uint8_t *buf, uint32_t size)
{
    fsp_err_t err;
    uint32_t addr = RENESAS_FLASH_START_ADDRESS + offset;
    const uint32_t page_size = 64; /* OSPI_B page size from hal_data */

    /* Input validation */
    if (!buf || size == 0) return -1;
    if ((addr + size) > RENESAS_FLASH_END_ADDRESS) return -1;

    uint32_t remaining = size;
    const uint8_t *p_buf = buf;

    while (remaining > 0)
    {
        /* R_OSPI_B_Write non-DMAC path requires byte_count >= 8 and 8-byte aligned dest.
         * Max per call is page_size (64) and must not cross page boundary. */
        uint32_t page_offset = addr & (page_size - 1);
        uint32_t chunk = page_size - page_offset;
        if (chunk > remaining) chunk = remaining;
        /* Round up to 8 (CPU_ACCESS_LENGTH) — R_OSPI_B_Write checks this */
        if (chunk & 7) chunk = (chunk + 7) & ~7U;
        if (chunk < 8) chunk = 8;

        /* R_OSPI_B_Write non-DMAC path writes from raw pointer as uint64_t*,
         * so source must also be 8-byte aligned. Use local aligned buffer. */
        uint8_t aligned_buf[64] __attribute__((aligned(8)));
        memcpy(aligned_buf, p_buf, chunk);

        err = R_OSPI_B_Write(&RA_OSPI_FLASH_CTRL, aligned_buf, (uint8_t *)addr, chunk);
        if (err != FSP_SUCCESS) return -1;

        err = QSPI_Flash_WaitForWriteEnd();
        if (err != FSP_SUCCESS) return -1;

        addr      += chunk;
        p_buf     += chunk;
        remaining -= chunk;
    }

    return 0;
}

