Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr  9 22:19:08 2024
| Host         : P1-08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 20          
LUTAR-1    Warning           LUT drives async reset alert                2           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  7           
TIMING-16  Warning           Large setup violation                       89          
TIMING-18  Warning           Missing input or output delay               34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (18)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: CPU/pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.759     -383.414                   1029                 3076        0.163        0.000                      0                 3076        4.500        0.000                       0                  1538  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.759     -383.414                   1029                 3037        0.163        0.000                      0                 3037        4.500        0.000                       0                  1538  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.262        0.000                      0                   39        0.962        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1029  Failing Endpoints,  Worst Slack       -1.759ns,  Total Violation     -383.414ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.759ns  (required time - arrival time)
  Source:                 CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/DX_B/flip_flops[1].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 1.572ns (23.654%)  route 5.074ns (76.346%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.711     5.314    CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/Q
                         net (fo=30, routed)          0.684     6.454    CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.578 r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_i_102__0/O
                         net (fo=1, routed)           0.303     6.882    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61_3
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.124     7.006 r  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_90__0/O
                         net (fo=1, routed)           0.641     7.647    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_90__0_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.771 r  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61/O
                         net (fo=1, routed)           0.418     8.189    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.313 f  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_29__2/O
                         net (fo=1, routed)           0.568     8.881    CPU/DX_IR/flip_flops[30].dff/q_i_29__2_n_0_alias
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124     9.005 f  CPU/DX_IR/flip_flops[30].dff/q_i_2__91_comp/O
                         net (fo=38, routed)          0.450     9.454    CPU/DX_IR/flip_flops[30].dff/q_reg_5
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.124     9.578 f  CPU/DX_IR/flip_flops[30].dff/q_i_3__30__0/O
                         net (fo=99, routed)          0.543    10.121    CPU/FD_IR/flip_flops[27].dff/is_depBx
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.124    10.245 r  CPU/FD_IR/flip_flops[27].dff/q_i_4__0/O
                         net (fo=31, routed)          0.892    11.137    CPU/DX_IR/flip_flops[30].dff/q_reg_82
    SLICE_X11Y84         LUT2 (Prop_lut2_I1_O)        0.124    11.261 r  CPU/DX_IR/flip_flops[30].dff/q_i_2__153_comp/O
                         net (fo=1, routed)           0.575    11.836    CPU/DX_IR/flip_flops[30].dff/d_dataB[1]
    SLICE_X11Y85         LUT6 (Prop_lut6_I4_O)        0.124    11.960 r  CPU/DX_IR/flip_flops[30].dff/q_i_1__347_comp/O
                         net (fo=1, routed)           0.000    11.960    CPU/DX_B/flip_flops[1].dff/q_reg_7
    SLICE_X11Y85         FDCE                                         r  CPU/DX_B/flip_flops[1].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.522     9.945    CPU/DX_B/flip_flops[1].dff/notclk
    SLICE_X11Y85         FDCE                                         r  CPU/DX_B/flip_flops[1].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.204    
                         clock uncertainty           -0.035    10.168    
    SLICE_X11Y85         FDCE (Setup_fdce_C_D)        0.032    10.200    CPU/DX_B/flip_flops[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.200    
                         arrival time                         -11.960    
  -------------------------------------------------------------------
                         slack                                 -1.759    

Slack (VIOLATED) :        -1.759ns  (required time - arrival time)
  Source:                 CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/DX_B/flip_flops[2].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 1.572ns (23.514%)  route 5.113ns (76.486%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 9.935 - 5.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.711     5.314    CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/Q
                         net (fo=30, routed)          0.684     6.454    CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.578 r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_i_102__0/O
                         net (fo=1, routed)           0.303     6.882    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61_3
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.124     7.006 r  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_90__0/O
                         net (fo=1, routed)           0.641     7.647    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_90__0_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.771 r  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61/O
                         net (fo=1, routed)           0.418     8.189    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.313 f  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_29__2/O
                         net (fo=1, routed)           0.568     8.881    CPU/DX_IR/flip_flops[30].dff/q_i_29__2_n_0_alias
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124     9.005 f  CPU/DX_IR/flip_flops[30].dff/q_i_2__91_comp/O
                         net (fo=38, routed)          0.450     9.454    CPU/DX_IR/flip_flops[30].dff/q_reg_5
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.124     9.578 f  CPU/DX_IR/flip_flops[30].dff/q_i_3__30__0/O
                         net (fo=99, routed)          0.562    10.141    CPU/FD_IR/flip_flops[23].dff/is_depBx
    SLICE_X10Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.265 r  CPU/FD_IR/flip_flops[23].dff/q_i_4__8/O
                         net (fo=32, routed)          0.943    11.207    CPU/DX_IR/flip_flops[30].dff/q_reg_80
    SLICE_X10Y73         LUT6 (Prop_lut6_I1_O)        0.124    11.331 r  CPU/DX_IR/flip_flops[30].dff/q_i_2__152/O
                         net (fo=1, routed)           0.544    11.875    CPU/DX_IR/flip_flops[30].dff/d_dataB[2]
    SLICE_X10Y73         LUT2 (Prop_lut2_I0_O)        0.124    11.999 r  CPU/DX_IR/flip_flops[30].dff/q_i_1__348/O
                         net (fo=1, routed)           0.000    11.999    CPU/DX_B/flip_flops[2].dff/q_reg_2
    SLICE_X10Y73         FDCE                                         r  CPU/DX_B/flip_flops[2].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.512     9.935    CPU/DX_B/flip_flops[2].dff/notclk
    SLICE_X10Y73         FDCE                                         r  CPU/DX_B/flip_flops[2].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.194    
                         clock uncertainty           -0.035    10.158    
    SLICE_X10Y73         FDCE (Setup_fdce_C_D)        0.082    10.240    CPU/DX_B/flip_flops[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.240    
                         arrival time                         -11.999    
  -------------------------------------------------------------------
                         slack                                 -1.759    

Slack (VIOLATED) :        -1.757ns  (required time - arrival time)
  Source:                 CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/flip_flops[9].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 1.572ns (23.501%)  route 5.117ns (76.499%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 9.940 - 5.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.711     5.314    CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/Q
                         net (fo=30, routed)          0.684     6.454    CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.578 r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_i_102__0/O
                         net (fo=1, routed)           0.303     6.882    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61_3
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.124     7.006 r  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_90__0/O
                         net (fo=1, routed)           0.641     7.647    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_90__0_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.771 r  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61/O
                         net (fo=1, routed)           0.418     8.189    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.313 f  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_29__2/O
                         net (fo=1, routed)           0.568     8.881    CPU/DX_IR/flip_flops[30].dff/q_i_29__2_n_0_alias
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124     9.005 f  CPU/DX_IR/flip_flops[30].dff/q_i_2__91_comp/O
                         net (fo=38, routed)          0.450     9.454    CPU/DX_IR/flip_flops[30].dff/q_reg_5
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.124     9.578 f  CPU/DX_IR/flip_flops[30].dff/q_i_3__30__0/O
                         net (fo=99, routed)          1.326    10.904    CPU/FD_IR/flip_flops[22].dff/is_depBx
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.124    11.028 r  CPU/FD_IR/flip_flops[22].dff/q_i_7__7/O
                         net (fo=1, routed)           0.562    11.590    CPU/FD_IR/flip_flops[22].dff/q_i_7__7_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I1_O)        0.124    11.714 r  CPU/FD_IR/flip_flops[22].dff/q_i_3__22/O
                         net (fo=1, routed)           0.165    11.879    CPU/DX_IR/flip_flops[11].dff/pc_next_temp[0]
    SLICE_X12Y83         LUT5 (Prop_lut5_I4_O)        0.124    12.003 r  CPU/DX_IR/flip_flops[11].dff/q_i_1__22/O
                         net (fo=1, routed)           0.000    12.003    CPU/PC/flip_flops[9].dff/w_pc_next[0]
    SLICE_X12Y83         FDCE                                         r  CPU/PC/flip_flops[9].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.517     9.940    CPU/PC/flip_flops[9].dff/notclk
    SLICE_X12Y83         FDCE                                         r  CPU/PC/flip_flops[9].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.199    
                         clock uncertainty           -0.035    10.163    
    SLICE_X12Y83         FDCE (Setup_fdce_C_D)        0.082    10.245    CPU/PC/flip_flops[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.245    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                 -1.757    

Slack (VIOLATED) :        -1.754ns  (required time - arrival time)
  Source:                 CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/DX_B/flip_flops[15].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 1.572ns (23.503%)  route 5.116ns (76.497%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 9.943 - 5.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.711     5.314    CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/Q
                         net (fo=30, routed)          0.684     6.454    CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.578 r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_i_102__0/O
                         net (fo=1, routed)           0.303     6.882    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61_3
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.124     7.006 r  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_90__0/O
                         net (fo=1, routed)           0.641     7.647    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_90__0_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.771 r  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61/O
                         net (fo=1, routed)           0.418     8.189    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.313 f  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_29__2/O
                         net (fo=1, routed)           0.568     8.881    CPU/DX_IR/flip_flops[30].dff/q_i_29__2_n_0_alias
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124     9.005 f  CPU/DX_IR/flip_flops[30].dff/q_i_2__91_comp/O
                         net (fo=38, routed)          0.450     9.454    CPU/DX_IR/flip_flops[30].dff/q_reg_5
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.124     9.578 f  CPU/DX_IR/flip_flops[30].dff/q_i_3__30__0/O
                         net (fo=99, routed)          0.543    10.121    CPU/FD_IR/flip_flops[27].dff/is_depBx
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.124    10.245 r  CPU/FD_IR/flip_flops[27].dff/q_i_4__0/O
                         net (fo=31, routed)          1.013    11.258    CPU/DX_IR/flip_flops[30].dff/q_reg_82
    SLICE_X10Y83         LUT2 (Prop_lut2_I1_O)        0.124    11.382 r  CPU/DX_IR/flip_flops[30].dff/q_i_2__139_comp/O
                         net (fo=1, routed)           0.496    11.878    CPU/DX_IR/flip_flops[30].dff/d_dataB[15]
    SLICE_X10Y83         LUT6 (Prop_lut6_I4_O)        0.124    12.002 r  CPU/DX_IR/flip_flops[30].dff/q_i_1__361_comp/O
                         net (fo=1, routed)           0.000    12.002    CPU/DX_B/flip_flops[15].dff/q_reg_1
    SLICE_X10Y83         FDCE                                         r  CPU/DX_B/flip_flops[15].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.520     9.943    CPU/DX_B/flip_flops[15].dff/notclk
    SLICE_X10Y83         FDCE                                         r  CPU/DX_B/flip_flops[15].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.202    
                         clock uncertainty           -0.035    10.166    
    SLICE_X10Y83         FDCE (Setup_fdce_C_D)        0.082    10.248    CPU/DX_B/flip_flops[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.248    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                 -1.754    

Slack (VIOLATED) :        -1.711ns  (required time - arrival time)
  Source:                 CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/DX_B/flip_flops[17].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 1.572ns (23.681%)  route 5.066ns (76.319%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 9.936 - 5.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.711     5.314    CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/Q
                         net (fo=30, routed)          0.684     6.454    CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.578 r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_i_102__0/O
                         net (fo=1, routed)           0.303     6.882    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61_3
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.124     7.006 r  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_90__0/O
                         net (fo=1, routed)           0.641     7.647    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_90__0_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.771 r  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61/O
                         net (fo=1, routed)           0.418     8.189    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.313 f  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_29__2/O
                         net (fo=1, routed)           0.568     8.881    CPU/DX_IR/flip_flops[30].dff/q_i_29__2_n_0_alias
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124     9.005 f  CPU/DX_IR/flip_flops[30].dff/q_i_2__91_comp/O
                         net (fo=38, routed)          0.450     9.454    CPU/DX_IR/flip_flops[30].dff/q_reg_5
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.124     9.578 f  CPU/DX_IR/flip_flops[30].dff/q_i_3__30__0/O
                         net (fo=99, routed)          0.543    10.121    CPU/FD_IR/flip_flops[27].dff/is_depBx
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.124    10.245 r  CPU/FD_IR/flip_flops[27].dff/q_i_4__0/O
                         net (fo=31, routed)          0.915    11.160    CPU/DX_IR/flip_flops[30].dff/q_reg_82
    SLICE_X10Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.284 r  CPU/DX_IR/flip_flops[30].dff/q_i_2__137/O
                         net (fo=1, routed)           0.544    11.828    CPU/DX_IR/flip_flops[30].dff/d_dataB[17]
    SLICE_X10Y72         LUT2 (Prop_lut2_I0_O)        0.124    11.952 r  CPU/DX_IR/flip_flops[30].dff/q_i_1__363/O
                         net (fo=1, routed)           0.000    11.952    CPU/DX_B/flip_flops[17].dff/q_reg_4
    SLICE_X10Y72         FDCE                                         r  CPU/DX_B/flip_flops[17].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.513     9.936    CPU/DX_B/flip_flops[17].dff/notclk
    SLICE_X10Y72         FDCE                                         r  CPU/DX_B/flip_flops[17].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.195    
                         clock uncertainty           -0.035    10.159    
    SLICE_X10Y72         FDCE (Setup_fdce_C_D)        0.082    10.241    CPU/DX_B/flip_flops[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.241    
                         arrival time                         -11.952    
  -------------------------------------------------------------------
                         slack                                 -1.711    

Slack (VIOLATED) :        -1.643ns  (required time - arrival time)
  Source:                 CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/DX_B/flip_flops[6].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 1.572ns (24.105%)  route 4.950ns (75.895%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 9.937 - 5.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.711     5.314    CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/Q
                         net (fo=30, routed)          0.684     6.454    CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.578 r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_i_102__0/O
                         net (fo=1, routed)           0.303     6.882    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61_3
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.124     7.006 r  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_90__0/O
                         net (fo=1, routed)           0.641     7.647    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_90__0_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.771 r  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61/O
                         net (fo=1, routed)           0.418     8.189    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.313 f  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_29__2/O
                         net (fo=1, routed)           0.568     8.881    CPU/DX_IR/flip_flops[30].dff/q_i_29__2_n_0_alias
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124     9.005 f  CPU/DX_IR/flip_flops[30].dff/q_i_2__91_comp/O
                         net (fo=38, routed)          0.450     9.454    CPU/DX_IR/flip_flops[30].dff/q_reg_5
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.124     9.578 f  CPU/DX_IR/flip_flops[30].dff/q_i_3__30__0/O
                         net (fo=99, routed)          0.543    10.121    CPU/FD_IR/flip_flops[27].dff/is_depBx
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.124    10.245 r  CPU/FD_IR/flip_flops[27].dff/q_i_4__0/O
                         net (fo=31, routed)          1.188    11.433    CPU/FD_IR/flip_flops[23].dff/q_reg_12
    SLICE_X9Y81          LUT6 (Prop_lut6_I5_O)        0.124    11.557 r  CPU/FD_IR/flip_flops[23].dff/q_i_2__148/O
                         net (fo=1, routed)           0.154    11.711    CPU/FD_IR/flip_flops[23].dff/d_dataB[6]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.124    11.835 r  CPU/FD_IR/flip_flops[23].dff/q_i_1__352/O
                         net (fo=1, routed)           0.000    11.835    CPU/DX_B/flip_flops[6].dff/q_reg_2
    SLICE_X9Y81          FDCE                                         r  CPU/DX_B/flip_flops[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.514     9.937    CPU/DX_B/flip_flops[6].dff/notclk
    SLICE_X9Y81          FDCE                                         r  CPU/DX_B/flip_flops[6].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.196    
                         clock uncertainty           -0.035    10.160    
    SLICE_X9Y81          FDCE (Setup_fdce_C_D)        0.032    10.192    CPU/DX_B/flip_flops[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.192    
                         arrival time                         -11.835    
  -------------------------------------------------------------------
                         slack                                 -1.643    

Slack (VIOLATED) :        -1.622ns  (required time - arrival time)
  Source:                 CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/DX_B/flip_flops[10].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 1.572ns (24.011%)  route 4.975ns (75.989%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 9.933 - 5.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.711     5.314    CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/Q
                         net (fo=30, routed)          0.684     6.454    CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.578 r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_i_102__0/O
                         net (fo=1, routed)           0.303     6.882    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61_3
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.124     7.006 r  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_90__0/O
                         net (fo=1, routed)           0.641     7.647    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_90__0_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.771 r  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61/O
                         net (fo=1, routed)           0.418     8.189    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.313 f  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_29__2/O
                         net (fo=1, routed)           0.568     8.881    CPU/DX_IR/flip_flops[30].dff/q_i_29__2_n_0_alias
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124     9.005 f  CPU/DX_IR/flip_flops[30].dff/q_i_2__91_comp/O
                         net (fo=38, routed)          0.450     9.454    CPU/DX_IR/flip_flops[30].dff/q_reg_5
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.124     9.578 f  CPU/DX_IR/flip_flops[30].dff/q_i_3__30__0/O
                         net (fo=99, routed)          0.543    10.121    CPU/FD_IR/flip_flops[27].dff/is_depBx
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.124    10.245 r  CPU/FD_IR/flip_flops[27].dff/q_i_4__0/O
                         net (fo=31, routed)          0.916    11.161    CPU/FD_IR/flip_flops[23].dff/q_reg_12
    SLICE_X10Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.285 r  CPU/FD_IR/flip_flops[23].dff/q_i_2__144/O
                         net (fo=1, routed)           0.452    11.737    CPU/FD_IR/flip_flops[23].dff/d_dataB[10]
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.124    11.861 r  CPU/FD_IR/flip_flops[23].dff/q_i_1__356/O
                         net (fo=1, routed)           0.000    11.861    CPU/DX_B/flip_flops[10].dff/q_reg_6
    SLICE_X10Y75         FDCE                                         r  CPU/DX_B/flip_flops[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.510     9.933    CPU/DX_B/flip_flops[10].dff/notclk
    SLICE_X10Y75         FDCE                                         r  CPU/DX_B/flip_flops[10].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.192    
                         clock uncertainty           -0.035    10.156    
    SLICE_X10Y75         FDCE (Setup_fdce_C_D)        0.082    10.238    CPU/DX_B/flip_flops[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.238    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                 -1.622    

Slack (VIOLATED) :        -1.611ns  (required time - arrival time)
  Source:                 CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/flip_flops[25].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 1.448ns (22.290%)  route 5.048ns (77.710%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 9.942 - 5.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.711     5.314    CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/Q
                         net (fo=30, routed)          0.684     6.454    CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.578 f  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_i_102__0/O
                         net (fo=1, routed)           0.303     6.882    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61_3
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.124     7.006 f  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_90__0/O
                         net (fo=1, routed)           0.641     7.647    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_90__0_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.771 f  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61/O
                         net (fo=1, routed)           0.418     8.189    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.313 r  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_29__2/O
                         net (fo=1, routed)           0.568     8.881    CPU/DX_IR/flip_flops[30].dff/q_i_29__2_n_0_alias
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124     9.005 r  CPU/DX_IR/flip_flops[30].dff/q_i_2__91_comp/O
                         net (fo=38, routed)          0.450     9.454    CPU/DX_IR/flip_flops[30].dff/q_reg_5
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.124     9.578 r  CPU/DX_IR/flip_flops[30].dff/q_i_3__30__0/O
                         net (fo=99, routed)          1.269    10.847    CPU/DX_IR/flip_flops[30].dff/q_reg_3
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.124    10.971 r  CPU/DX_IR/flip_flops[30].dff/q_i_6__7/O
                         net (fo=1, routed)           0.714    11.686    CPU/DX_IR/flip_flops[25].dff/MemoryArray_reg_2_alias
    SLICE_X15Y85         LUT6 (Prop_lut6_I4_O)        0.124    11.810 r  CPU/DX_IR/flip_flops[25].dff/q_i_1__13_comp/O
                         net (fo=1, routed)           0.000    11.810    CPU/PC/flip_flops[25].dff/w_pc_next[0]
    SLICE_X15Y85         FDCE                                         r  CPU/PC/flip_flops[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.519     9.942    CPU/PC/flip_flops[25].dff/notclk
    SLICE_X15Y85         FDCE                                         r  CPU/PC/flip_flops[25].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.201    
                         clock uncertainty           -0.035    10.165    
    SLICE_X15Y85         FDCE (Setup_fdce_C_D)        0.034    10.199    CPU/PC/flip_flops[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.199    
                         arrival time                         -11.810    
  -------------------------------------------------------------------
                         slack                                 -1.611    

Slack (VIOLATED) :        -1.604ns  (required time - arrival time)
  Source:                 CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/flip_flops[23].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 1.448ns (22.153%)  route 5.088ns (77.847%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 9.941 - 5.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.711     5.314    CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/Q
                         net (fo=30, routed)          0.684     6.454    CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.578 f  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_i_102__0/O
                         net (fo=1, routed)           0.303     6.882    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61_3
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.124     7.006 f  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_90__0/O
                         net (fo=1, routed)           0.641     7.647    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_90__0_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.771 f  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61/O
                         net (fo=1, routed)           0.418     8.189    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.313 r  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_29__2/O
                         net (fo=1, routed)           0.568     8.881    CPU/DX_IR/flip_flops[30].dff/q_i_29__2_n_0_alias
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124     9.005 r  CPU/DX_IR/flip_flops[30].dff/q_i_2__91_comp/O
                         net (fo=38, routed)          0.450     9.454    CPU/DX_IR/flip_flops[30].dff/q_reg_5
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.124     9.578 r  CPU/DX_IR/flip_flops[30].dff/q_i_3__30__0/O
                         net (fo=99, routed)          1.363    10.941    CPU/DX_IR/flip_flops[30].dff/q_reg_3
    SLICE_X8Y83          LUT5 (Prop_lut5_I4_O)        0.124    11.065 r  CPU/DX_IR/flip_flops[30].dff/q_i_6__9/O
                         net (fo=1, routed)           0.661    11.726    CPU/DX_IR/flip_flops[23].dff/MemoryArray_reg_2_1_alias
    SLICE_X8Y84          LUT6 (Prop_lut6_I4_O)        0.124    11.850 r  CPU/DX_IR/flip_flops[23].dff/q_i_1__12_comp/O
                         net (fo=1, routed)           0.000    11.850    CPU/PC/flip_flops[23].dff/w_pc_next[0]
    SLICE_X8Y84          FDCE                                         r  CPU/PC/flip_flops[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.518     9.941    CPU/PC/flip_flops[23].dff/notclk
    SLICE_X8Y84          FDCE                                         r  CPU/PC/flip_flops[23].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.200    
                         clock uncertainty           -0.035    10.164    
    SLICE_X8Y84          FDCE (Setup_fdce_C_D)        0.082    10.246    CPU/PC/flip_flops[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.246    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                 -1.604    

Slack (VIOLATED) :        -1.589ns  (required time - arrival time)
  Source:                 CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/DX_B/flip_flops[24].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.602ns  (logic 1.572ns (23.810%)  route 5.030ns (76.190%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 10.018 - 5.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.711     5.314    CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/Q
                         net (fo=30, routed)          0.684     6.454    CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.578 r  CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_i_102__0/O
                         net (fo=1, routed)           0.303     6.882    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61_3
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.124     7.006 r  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_90__0/O
                         net (fo=1, routed)           0.641     7.647    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_90__0_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.771 r  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61/O
                         net (fo=1, routed)           0.418     8.189    CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_61_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.313 f  CPU/muldiv/prod_multiplier/msb/flip_flops[26].dff/q_i_29__2/O
                         net (fo=1, routed)           0.568     8.881    CPU/DX_IR/flip_flops[30].dff/q_i_29__2_n_0_alias
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124     9.005 f  CPU/DX_IR/flip_flops[30].dff/q_i_2__91_comp/O
                         net (fo=38, routed)          0.450     9.454    CPU/DX_IR/flip_flops[30].dff/q_reg_5
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.124     9.578 f  CPU/DX_IR/flip_flops[30].dff/q_i_3__30__0/O
                         net (fo=99, routed)          0.543    10.121    CPU/FD_IR/flip_flops[27].dff/is_depBx
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.124    10.245 r  CPU/FD_IR/flip_flops[27].dff/q_i_4__0/O
                         net (fo=31, routed)          1.261    11.506    CPU/DX_IR/flip_flops[30].dff/q_reg_82
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.124    11.630 r  CPU/DX_IR/flip_flops[30].dff/q_i_2__130/O
                         net (fo=1, routed)           0.162    11.792    CPU/DX_IR/flip_flops[30].dff/d_dataB[24]
    SLICE_X6Y82          LUT2 (Prop_lut2_I0_O)        0.124    11.916 r  CPU/DX_IR/flip_flops[30].dff/q_i_1__370/O
                         net (fo=1, routed)           0.000    11.916    CPU/DX_B/flip_flops[24].dff/q_reg_5
    SLICE_X6Y82          FDCE                                         r  CPU/DX_B/flip_flops[24].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.595    10.018    CPU/DX_B/flip_flops[24].dff/notclk
    SLICE_X6Y82          FDCE                                         r  CPU/DX_B/flip_flops[24].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.277    
                         clock uncertainty           -0.035    10.241    
    SLICE_X6Y82          FDCE (Setup_fdce_C_D)        0.086    10.327    CPU/DX_B/flip_flops[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.327    
                         arrival time                         -11.916    
  -------------------------------------------------------------------
                         slack                                 -1.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 CPU/DX_B/flip_flops[5].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/XM_B/flip_flops[5].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.241ns  (logic 0.146ns (60.682%)  route 0.095ns (39.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 7.006 - 5.000 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 6.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.571     6.490    CPU/DX_B/flip_flops[5].dff/notclk
    SLICE_X9Y85          FDCE                                         r  CPU/DX_B/flip_flops[5].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.146     6.636 r  CPU/DX_B/flip_flops[5].dff/q_reg/Q
                         net (fo=13, routed)          0.095     6.731    CPU/XM_B/flip_flops[5].dff/dx_B[0]
    SLICE_X9Y85          FDCE                                         r  CPU/XM_B/flip_flops[5].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.841     7.006    CPU/XM_B/flip_flops[5].dff/notclk
    SLICE_X9Y85          FDCE                                         r  CPU/XM_B/flip_flops[5].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.490    
    SLICE_X9Y85          FDCE (Hold_fdce_C_D)         0.078     6.568    CPU/XM_B/flip_flops[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.568    
                         arrival time                           6.731    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 CPU/XM_IR/flip_flops[8].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MW_IR/flip_flops[8].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.259ns  (logic 0.146ns (56.370%)  route 0.113ns (43.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 7.029 - 5.000 ) 
    Source Clock Delay      (SCD):    1.513ns = ( 6.513 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.594     6.513    CPU/XM_IR/flip_flops[8].dff/notclk
    SLICE_X1Y77          FDCE                                         r  CPU/XM_IR/flip_flops[8].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.146     6.659 r  CPU/XM_IR/flip_flops[8].dff/q_reg/Q
                         net (fo=1, routed)           0.113     6.772    CPU/MW_IR/flip_flops[8].dff/q_reg_0
    SLICE_X1Y77          FDCE                                         r  CPU/MW_IR/flip_flops[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.864     7.029    CPU/MW_IR/flip_flops[8].dff/notclk
    SLICE_X1Y77          FDCE                                         r  CPU/MW_IR/flip_flops[8].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.513    
    SLICE_X1Y77          FDCE (Hold_fdce_C_D)         0.077     6.590    CPU/MW_IR/flip_flops[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.590    
                         arrival time                           6.772    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 CPU/XM_O/flip_flops[25].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MW_O/flip_flops[25].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.265ns  (logic 0.146ns (55.086%)  route 0.119ns (44.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 7.007 - 5.000 ) 
    Source Clock Delay      (SCD):    1.491ns = ( 6.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.572     6.491    CPU/XM_O/flip_flops[25].dff/notclk
    SLICE_X9Y87          FDCE                                         r  CPU/XM_O/flip_flops[25].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.146     6.637 r  CPU/XM_O/flip_flops[25].dff/q_reg/Q
                         net (fo=2, routed)           0.119     6.756    CPU/MW_O/flip_flops[25].dff/q_reg_0
    SLICE_X8Y87          FDCE                                         r  CPU/MW_O/flip_flops[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.842     7.007    CPU/MW_O/flip_flops[25].dff/notclk
    SLICE_X8Y87          FDCE                                         r  CPU/MW_O/flip_flops[25].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.504    
    SLICE_X8Y87          FDCE (Hold_fdce_C_D)         0.067     6.571    CPU/MW_O/flip_flops[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.571    
                         arrival time                           6.756    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 CPU/XM_O/flip_flops[15].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MW_O/flip_flops[15].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.265ns  (logic 0.146ns (55.086%)  route 0.119ns (44.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 6.999 - 5.000 ) 
    Source Clock Delay      (SCD):    1.484ns = ( 6.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.565     6.484    CPU/XM_O/flip_flops[15].dff/notclk
    SLICE_X9Y71          FDCE                                         r  CPU/XM_O/flip_flops[15].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.146     6.630 r  CPU/XM_O/flip_flops[15].dff/q_reg/Q
                         net (fo=2, routed)           0.119     6.749    CPU/MW_O/flip_flops[15].dff/q_reg_0
    SLICE_X8Y71          FDCE                                         r  CPU/MW_O/flip_flops[15].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.834     6.999    CPU/MW_O/flip_flops[15].dff/notclk
    SLICE_X8Y71          FDCE                                         r  CPU/MW_O/flip_flops[15].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.497    
    SLICE_X8Y71          FDCE (Hold_fdce_C_D)         0.067     6.564    CPU/MW_O/flip_flops[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.564    
                         arrival time                           6.749    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 CPU/XM_IR/flip_flops[15].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MW_IR/flip_flops[15].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.690%)  route 0.116ns (44.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 7.026 - 5.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 6.510 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.591     6.510    CPU/XM_IR/flip_flops[15].dff/notclk
    SLICE_X1Y75          FDCE                                         r  CPU/XM_IR/flip_flops[15].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.146     6.656 r  CPU/XM_IR/flip_flops[15].dff/q_reg/Q
                         net (fo=1, routed)           0.116     6.772    CPU/MW_IR/flip_flops[15].dff/q_reg_0
    SLICE_X1Y75          FDCE                                         r  CPU/MW_IR/flip_flops[15].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.861     7.026    CPU/MW_IR/flip_flops[15].dff/notclk
    SLICE_X1Y75          FDCE                                         r  CPU/MW_IR/flip_flops[15].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.510    
    SLICE_X1Y75          FDCE (Hold_fdce_C_D)         0.077     6.587    CPU/MW_IR/flip_flops[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.772    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CPU/XM_IR/flip_flops[16].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MW_IR/flip_flops[16].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.690%)  route 0.116ns (44.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 7.009 - 5.000 ) 
    Source Clock Delay      (SCD):    1.492ns = ( 6.492 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.573     6.492    CPU/XM_IR/flip_flops[16].dff/notclk
    SLICE_X11Y88         FDCE                                         r  CPU/XM_IR/flip_flops[16].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDCE (Prop_fdce_C_Q)         0.146     6.638 r  CPU/XM_IR/flip_flops[16].dff/q_reg/Q
                         net (fo=1, routed)           0.116     6.754    CPU/MW_IR/flip_flops[16].dff/q_reg_0
    SLICE_X11Y88         FDCE                                         r  CPU/MW_IR/flip_flops[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.844     7.009    CPU/MW_IR/flip_flops[16].dff/notclk
    SLICE_X11Y88         FDCE                                         r  CPU/MW_IR/flip_flops[16].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.492    
    SLICE_X11Y88         FDCE (Hold_fdce_C_D)         0.073     6.565    CPU/MW_IR/flip_flops[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.565    
                         arrival time                           6.754    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CPU/XM_IR/flip_flops[19].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MW_IR/flip_flops[19].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.690%)  route 0.116ns (44.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 7.034 - 5.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 6.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.599     6.518    CPU/XM_IR/flip_flops[19].dff/notclk
    SLICE_X5Y85          FDCE                                         r  CPU/XM_IR/flip_flops[19].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.146     6.664 r  CPU/XM_IR/flip_flops[19].dff/q_reg/Q
                         net (fo=1, routed)           0.116     6.780    CPU/MW_IR/flip_flops[19].dff/q_reg_0
    SLICE_X5Y85          FDCE                                         r  CPU/MW_IR/flip_flops[19].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.869     7.034    CPU/MW_IR/flip_flops[19].dff/notclk
    SLICE_X5Y85          FDCE                                         r  CPU/MW_IR/flip_flops[19].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.518    
    SLICE_X5Y85          FDCE (Hold_fdce_C_D)         0.073     6.591    CPU/MW_IR/flip_flops[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.591    
                         arrival time                           6.780    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CPU/XM_IR/flip_flops[6].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MW_IR/flip_flops[6].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.690%)  route 0.116ns (44.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 7.034 - 5.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 6.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.599     6.518    CPU/XM_IR/flip_flops[6].dff/notclk
    SLICE_X7Y86          FDCE                                         r  CPU/XM_IR/flip_flops[6].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.146     6.664 r  CPU/XM_IR/flip_flops[6].dff/q_reg/Q
                         net (fo=1, routed)           0.116     6.780    CPU/MW_IR/flip_flops[6].dff/q_reg_0
    SLICE_X7Y86          FDCE                                         r  CPU/MW_IR/flip_flops[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.869     7.034    CPU/MW_IR/flip_flops[6].dff/notclk
    SLICE_X7Y86          FDCE                                         r  CPU/MW_IR/flip_flops[6].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.518    
    SLICE_X7Y86          FDCE (Hold_fdce_C_D)         0.073     6.591    CPU/MW_IR/flip_flops[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.591    
                         arrival time                           6.780    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CPU/DX_B/flip_flops[23].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/XM_B/flip_flops[23].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.296ns  (logic 0.167ns (56.487%)  route 0.129ns (43.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 7.006 - 5.000 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 6.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.571     6.490    CPU/DX_B/flip_flops[23].dff/notclk
    SLICE_X10Y85         FDCE                                         r  CPU/DX_B/flip_flops[23].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDCE (Prop_fdce_C_Q)         0.167     6.657 r  CPU/DX_B/flip_flops[23].dff/q_reg/Q
                         net (fo=11, routed)          0.129     6.786    CPU/XM_B/flip_flops[23].dff/dx_B[0]
    SLICE_X8Y85          FDCE                                         r  CPU/XM_B/flip_flops[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.841     7.006    CPU/XM_B/flip_flops[23].dff/notclk
    SLICE_X8Y85          FDCE                                         r  CPU/XM_B/flip_flops[23].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.526    
    SLICE_X8Y85          FDCE (Hold_fdce_C_D)         0.064     6.590    CPU/XM_B/flip_flops[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.590    
                         arrival time                           6.786    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 CPU/muldiv/prod_multiplier/lsb/flip_flops[18].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/muldiv/prod_multiplier/lsb/flip_flops[16].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.791%)  route 0.142ns (43.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.565     1.484    CPU/muldiv/prod_multiplier/lsb/flip_flops[18].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y77         FDRE                                         r  CPU/muldiv/prod_multiplier/lsb/flip_flops[18].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CPU/muldiv/prod_multiplier/lsb/flip_flops[18].dff/q_reg/Q
                         net (fo=2, routed)           0.142     1.767    CPU/muldiv/counter/tff2/dff/w_prod_multiplier[12]
    SLICE_X14Y76         LUT3 (Prop_lut3_I2_O)        0.045     1.812 r  CPU/muldiv/counter/tff2/dff/q_i_1__118/O
                         net (fo=1, routed)           0.000     1.812    CPU/muldiv/prod_multiplier/lsb/flip_flops[16].dff/q_reg_0[0]
    SLICE_X14Y76         FDRE                                         r  CPU/muldiv/prod_multiplier/lsb/flip_flops[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.831     1.996    CPU/muldiv/prod_multiplier/lsb/flip_flops[16].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y76         FDRE                                         r  CPU/muldiv/prod_multiplier/lsb/flip_flops[16].dff/q_reg/C
                         clock pessimism             -0.500     1.495    
    SLICE_X14Y76         FDRE (Hold_fdre_C_D)         0.120     1.615    CPU/muldiv/prod_multiplier/lsb/flip_flops[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y19    InstMem/dataOut_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14    ProcMem/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13    ProcMem/MemoryArray_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16    ProcMem/MemoryArray_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17    ProcMem/MemoryArray_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y136    CPU/pixCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y136    CPU/pixCounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y136    CPU/pixCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y136    CPU/pixCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y136    CPU/pixCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y136    CPU/pixCounter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y77    CPU/DX_A/flip_flops[0].dff/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y77    CPU/DX_A/flip_flops[0].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y77    CPU/DX_A/flip_flops[10].dff/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y77    CPU/DX_A/flip_flops[10].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y79    CPU/DX_A/flip_flops[11].dff/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y79    CPU/DX_A/flip_flops[11].dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y136    CPU/pixCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y136    CPU/pixCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y136    CPU/pixCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y136    CPU/pixCounter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y77    CPU/DX_A/flip_flops[0].dff/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y77    CPU/DX_A/flip_flops[0].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y77    CPU/DX_A/flip_flops[10].dff/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y77    CPU/DX_A/flip_flops[10].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y79    CPU/DX_A/flip_flops[11].dff/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y79    CPU/DX_A/flip_flops[11].dff/q_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.962ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 CPU/DX_IR/flip_flops[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/muldiv/extra/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.145ns  (logic 0.735ns (17.733%)  route 3.410ns (82.267%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 10.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.624    10.227    CPU/DX_IR/flip_flops[27].dff/notclk
    SLICE_X28Y76         FDCE                                         r  CPU/DX_IR/flip_flops[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.459    10.686 r  CPU/DX_IR/flip_flops[27].dff/q_reg/Q
                         net (fo=49, routed)          0.927    11.612    CPU/DX_IR/flip_flops[2].dff/q_reg_26
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124    11.736 r  CPU/DX_IR/flip_flops[2].dff/q_i_3__53/O
                         net (fo=169, routed)         1.433    13.169    CPU/DX_IR/flip_flops[2].dff/q_reg_2
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.152    13.321 f  CPU/DX_IR/flip_flops[2].dff/q_i_2__113/O
                         net (fo=34, routed)          1.050    14.372    CPU/muldiv/extra/q_reg_0
    SLICE_X0Y79          FDCE                                         f  CPU/muldiv/extra/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.594    15.017    CPU/muldiv/extra/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  CPU/muldiv/extra/q_reg/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y79          FDCE (Recov_fdce_C_CLR)     -0.607    14.633    CPU/muldiv/extra/q_reg
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -14.372    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 CPU/DX_IR/flip_flops[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/muldiv/rem_quo/msb/flip_flops[15].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.732ns  (logic 0.707ns (18.942%)  route 3.025ns (81.058%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 10.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.624    10.227    CPU/DX_IR/flip_flops[27].dff/notclk
    SLICE_X28Y76         FDCE                                         r  CPU/DX_IR/flip_flops[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.459    10.686 r  CPU/DX_IR/flip_flops[27].dff/q_reg/Q
                         net (fo=49, routed)          0.927    11.612    CPU/DX_IR/flip_flops[2].dff/q_reg_26
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124    11.736 f  CPU/DX_IR/flip_flops[2].dff/q_i_3__53/O
                         net (fo=169, routed)         0.734    12.470    CPU/DX_IR/flip_flops[2].dff/q_reg_2
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124    12.594 f  CPU/DX_IR/flip_flops[2].dff/q_i_1__408/O
                         net (fo=65, routed)          1.365    13.959    CPU/muldiv/rem_quo/msb/flip_flops[15].dff/q_reg_3
    SLICE_X37Y84         FDCE                                         f  CPU/muldiv/rem_quo/msb/flip_flops[15].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.513    14.936    CPU/muldiv/rem_quo/msb/flip_flops[15].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y84         FDCE                                         r  CPU/muldiv/rem_quo/msb/flip_flops[15].dff/q_reg/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X37Y84         FDCE (Recov_fdce_C_CLR)     -0.405    14.754    CPU/muldiv/rem_quo/msb/flip_flops[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -13.959    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 CPU/DX_IR/flip_flops[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/muldiv/rem_quo/msb/flip_flops[25].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.727ns  (logic 0.707ns (18.971%)  route 3.020ns (81.029%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 10.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.624    10.227    CPU/DX_IR/flip_flops[27].dff/notclk
    SLICE_X28Y76         FDCE                                         r  CPU/DX_IR/flip_flops[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.459    10.686 r  CPU/DX_IR/flip_flops[27].dff/q_reg/Q
                         net (fo=49, routed)          0.927    11.612    CPU/DX_IR/flip_flops[2].dff/q_reg_26
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124    11.736 f  CPU/DX_IR/flip_flops[2].dff/q_i_3__53/O
                         net (fo=169, routed)         0.734    12.470    CPU/DX_IR/flip_flops[2].dff/q_reg_2
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124    12.594 f  CPU/DX_IR/flip_flops[2].dff/q_i_1__408/O
                         net (fo=65, routed)          1.360    13.953    CPU/muldiv/rem_quo/msb/flip_flops[25].dff/q_reg_5
    SLICE_X35Y83         FDCE                                         f  CPU/muldiv/rem_quo/msb/flip_flops[25].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.512    14.935    CPU/muldiv/rem_quo/msb/flip_flops[25].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y83         FDCE                                         r  CPU/muldiv/rem_quo/msb/flip_flops[25].dff/q_reg/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X35Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.753    CPU/muldiv/rem_quo/msb/flip_flops[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 CPU/DX_IR/flip_flops[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/muldiv/rem_quo/msb/flip_flops[26].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.727ns  (logic 0.707ns (18.971%)  route 3.020ns (81.029%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 10.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.624    10.227    CPU/DX_IR/flip_flops[27].dff/notclk
    SLICE_X28Y76         FDCE                                         r  CPU/DX_IR/flip_flops[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.459    10.686 r  CPU/DX_IR/flip_flops[27].dff/q_reg/Q
                         net (fo=49, routed)          0.927    11.612    CPU/DX_IR/flip_flops[2].dff/q_reg_26
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124    11.736 f  CPU/DX_IR/flip_flops[2].dff/q_i_3__53/O
                         net (fo=169, routed)         0.734    12.470    CPU/DX_IR/flip_flops[2].dff/q_reg_2
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124    12.594 f  CPU/DX_IR/flip_flops[2].dff/q_i_1__408/O
                         net (fo=65, routed)          1.360    13.953    CPU/muldiv/rem_quo/msb/flip_flops[26].dff/q_reg_2
    SLICE_X35Y83         FDCE                                         f  CPU/muldiv/rem_quo/msb/flip_flops[26].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.512    14.935    CPU/muldiv/rem_quo/msb/flip_flops[26].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y83         FDCE                                         r  CPU/muldiv/rem_quo/msb/flip_flops[26].dff/q_reg/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X35Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.753    CPU/muldiv/rem_quo/msb/flip_flops[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 CPU/DX_IR/flip_flops[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/muldiv/rem_quo/msb/flip_flops[27].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.727ns  (logic 0.707ns (18.971%)  route 3.020ns (81.029%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 10.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.624    10.227    CPU/DX_IR/flip_flops[27].dff/notclk
    SLICE_X28Y76         FDCE                                         r  CPU/DX_IR/flip_flops[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.459    10.686 r  CPU/DX_IR/flip_flops[27].dff/q_reg/Q
                         net (fo=49, routed)          0.927    11.612    CPU/DX_IR/flip_flops[2].dff/q_reg_26
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124    11.736 f  CPU/DX_IR/flip_flops[2].dff/q_i_3__53/O
                         net (fo=169, routed)         0.734    12.470    CPU/DX_IR/flip_flops[2].dff/q_reg_2
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124    12.594 f  CPU/DX_IR/flip_flops[2].dff/q_i_1__408/O
                         net (fo=65, routed)          1.360    13.953    CPU/muldiv/rem_quo/msb/flip_flops[27].dff/q_reg_1
    SLICE_X34Y83         FDCE                                         f  CPU/muldiv/rem_quo/msb/flip_flops[27].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.512    14.935    CPU/muldiv/rem_quo/msb/flip_flops[27].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y83         FDCE                                         r  CPU/muldiv/rem_quo/msb/flip_flops[27].dff/q_reg/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X34Y83         FDCE (Recov_fdce_C_CLR)     -0.319    14.839    CPU/muldiv/rem_quo/msb/flip_flops[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 CPU/DX_IR/flip_flops[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/muldiv/rem_quo/msb/flip_flops[14].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.581ns  (logic 0.707ns (19.743%)  route 2.874ns (80.257%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 10.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.624    10.227    CPU/DX_IR/flip_flops[27].dff/notclk
    SLICE_X28Y76         FDCE                                         r  CPU/DX_IR/flip_flops[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.459    10.686 r  CPU/DX_IR/flip_flops[27].dff/q_reg/Q
                         net (fo=49, routed)          0.927    11.612    CPU/DX_IR/flip_flops[2].dff/q_reg_26
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124    11.736 f  CPU/DX_IR/flip_flops[2].dff/q_i_3__53/O
                         net (fo=169, routed)         0.734    12.470    CPU/DX_IR/flip_flops[2].dff/q_reg_2
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124    12.594 f  CPU/DX_IR/flip_flops[2].dff/q_i_1__408/O
                         net (fo=65, routed)          1.214    13.808    CPU/muldiv/rem_quo/msb/flip_flops[14].dff/q_reg_3
    SLICE_X36Y82         FDCE                                         f  CPU/muldiv/rem_quo/msb/flip_flops[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.511    14.934    CPU/muldiv/rem_quo/msb/flip_flops[14].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y82         FDCE                                         r  CPU/muldiv/rem_quo/msb/flip_flops[14].dff/q_reg/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X36Y82         FDCE (Recov_fdce_C_CLR)     -0.405    14.752    CPU/muldiv/rem_quo/msb/flip_flops[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -13.808    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 CPU/DX_IR/flip_flops[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/muldiv/rem_quo/msb/flip_flops[12].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.577ns  (logic 0.707ns (19.767%)  route 2.870ns (80.233%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 10.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.624    10.227    CPU/DX_IR/flip_flops[27].dff/notclk
    SLICE_X28Y76         FDCE                                         r  CPU/DX_IR/flip_flops[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.459    10.686 r  CPU/DX_IR/flip_flops[27].dff/q_reg/Q
                         net (fo=49, routed)          0.927    11.612    CPU/DX_IR/flip_flops[2].dff/q_reg_26
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124    11.736 f  CPU/DX_IR/flip_flops[2].dff/q_i_3__53/O
                         net (fo=169, routed)         0.734    12.470    CPU/DX_IR/flip_flops[2].dff/q_reg_2
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124    12.594 f  CPU/DX_IR/flip_flops[2].dff/q_i_1__408/O
                         net (fo=65, routed)          1.209    13.803    CPU/muldiv/rem_quo/msb/flip_flops[12].dff/q_reg_2
    SLICE_X37Y82         FDCE                                         f  CPU/muldiv/rem_quo/msb/flip_flops[12].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.511    14.934    CPU/muldiv/rem_quo/msb/flip_flops[12].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y82         FDCE                                         r  CPU/muldiv/rem_quo/msb/flip_flops[12].dff/q_reg/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X37Y82         FDCE (Recov_fdce_C_CLR)     -0.405    14.752    CPU/muldiv/rem_quo/msb/flip_flops[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -13.803    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 CPU/DX_IR/flip_flops[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/muldiv/rem_quo/msb/flip_flops[0].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.660ns  (logic 0.707ns (19.317%)  route 2.953ns (80.683%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 10.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.624    10.227    CPU/DX_IR/flip_flops[27].dff/notclk
    SLICE_X28Y76         FDCE                                         r  CPU/DX_IR/flip_flops[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.459    10.686 r  CPU/DX_IR/flip_flops[27].dff/q_reg/Q
                         net (fo=49, routed)          0.927    11.612    CPU/DX_IR/flip_flops[2].dff/q_reg_26
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124    11.736 f  CPU/DX_IR/flip_flops[2].dff/q_i_3__53/O
                         net (fo=169, routed)         0.734    12.470    CPU/DX_IR/flip_flops[2].dff/q_reg_2
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124    12.594 f  CPU/DX_IR/flip_flops[2].dff/q_i_1__408/O
                         net (fo=65, routed)          1.293    13.887    CPU/muldiv/rem_quo/msb/flip_flops[0].dff/q_reg_4
    SLICE_X38Y84         FDCE                                         f  CPU/muldiv/rem_quo/msb/flip_flops[0].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.512    14.935    CPU/muldiv/rem_quo/msb/flip_flops[0].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y84         FDCE                                         r  CPU/muldiv/rem_quo/msb/flip_flops[0].dff/q_reg/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X38Y84         FDCE (Recov_fdce_C_CLR)     -0.319    14.839    CPU/muldiv/rem_quo/msb/flip_flops[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -13.887    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 CPU/DX_IR/flip_flops[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/muldiv/rem_quo/msb/flip_flops[1].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.660ns  (logic 0.707ns (19.317%)  route 2.953ns (80.683%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 10.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.624    10.227    CPU/DX_IR/flip_flops[27].dff/notclk
    SLICE_X28Y76         FDCE                                         r  CPU/DX_IR/flip_flops[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.459    10.686 r  CPU/DX_IR/flip_flops[27].dff/q_reg/Q
                         net (fo=49, routed)          0.927    11.612    CPU/DX_IR/flip_flops[2].dff/q_reg_26
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124    11.736 f  CPU/DX_IR/flip_flops[2].dff/q_i_3__53/O
                         net (fo=169, routed)         0.734    12.470    CPU/DX_IR/flip_flops[2].dff/q_reg_2
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124    12.594 f  CPU/DX_IR/flip_flops[2].dff/q_i_1__408/O
                         net (fo=65, routed)          1.293    13.887    CPU/muldiv/rem_quo/msb/flip_flops[1].dff/q_reg_1
    SLICE_X38Y84         FDCE                                         f  CPU/muldiv/rem_quo/msb/flip_flops[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.512    14.935    CPU/muldiv/rem_quo/msb/flip_flops[1].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y84         FDCE                                         r  CPU/muldiv/rem_quo/msb/flip_flops[1].dff/q_reg/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X38Y84         FDCE (Recov_fdce_C_CLR)     -0.319    14.839    CPU/muldiv/rem_quo/msb/flip_flops[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -13.887    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 CPU/DX_IR/flip_flops[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/muldiv/rem_quo/msb/flip_flops[21].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.552ns  (logic 0.707ns (19.906%)  route 2.845ns (80.094%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 10.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.624    10.227    CPU/DX_IR/flip_flops[27].dff/notclk
    SLICE_X28Y76         FDCE                                         r  CPU/DX_IR/flip_flops[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.459    10.686 r  CPU/DX_IR/flip_flops[27].dff/q_reg/Q
                         net (fo=49, routed)          0.927    11.612    CPU/DX_IR/flip_flops[2].dff/q_reg_26
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124    11.736 f  CPU/DX_IR/flip_flops[2].dff/q_i_3__53/O
                         net (fo=169, routed)         0.734    12.470    CPU/DX_IR/flip_flops[2].dff/q_reg_2
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124    12.594 f  CPU/DX_IR/flip_flops[2].dff/q_i_1__408/O
                         net (fo=65, routed)          1.185    13.778    CPU/muldiv/rem_quo/msb/flip_flops[21].dff/q_reg_2
    SLICE_X36Y85         FDCE                                         f  CPU/muldiv/rem_quo/msb/flip_flops[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        1.514    14.937    CPU/muldiv/rem_quo/msb/flip_flops[21].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y85         FDCE                                         r  CPU/muldiv/rem_quo/msb/flip_flops[21].dff/q_reg/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X36Y85         FDCE (Recov_fdce_C_CLR)     -0.405    14.755    CPU/muldiv/rem_quo/msb/flip_flops[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -13.778    
  -------------------------------------------------------------------
                         slack                                  0.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 CPU/inMulDiv/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/muldiv/counter/tff0/dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.186ns (20.075%)  route 0.741ns (79.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.571     1.490    CPU/inMulDiv/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y84         FDRE                                         r  CPU/inMulDiv/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  CPU/inMulDiv/q_reg/Q
                         net (fo=6, routed)           0.298     1.929    CPU/inMulDiv/q_reg_0
    SLICE_X13Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.974 f  CPU/inMulDiv/q_i_2__90/O
                         net (fo=7, routed)           0.443     2.417    CPU/muldiv/counter/tff0/dff/en0
    SLICE_X30Y86         FDCE                                         f  CPU/muldiv/counter/tff0/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.837     2.002    CPU/muldiv/counter/tff0/dff/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y86         FDCE                                         r  CPU/muldiv/counter/tff0/dff/q_reg/C
                         clock pessimism             -0.479     1.522    
    SLICE_X30Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.455    CPU/muldiv/counter/tff0/dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 CPU/inMulDiv/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/muldiv/counter/tff1/dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.186ns (20.075%)  route 0.741ns (79.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.571     1.490    CPU/inMulDiv/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y84         FDRE                                         r  CPU/inMulDiv/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  CPU/inMulDiv/q_reg/Q
                         net (fo=6, routed)           0.298     1.929    CPU/inMulDiv/q_reg_0
    SLICE_X13Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.974 f  CPU/inMulDiv/q_i_2__90/O
                         net (fo=7, routed)           0.443     2.417    CPU/muldiv/counter/tff1/dff/en0
    SLICE_X30Y86         FDCE                                         f  CPU/muldiv/counter/tff1/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.837     2.002    CPU/muldiv/counter/tff1/dff/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y86         FDCE                                         r  CPU/muldiv/counter/tff1/dff/q_reg/C
                         clock pessimism             -0.479     1.522    
    SLICE_X30Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.455    CPU/muldiv/counter/tff1/dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 CPU/inMulDiv/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/muldiv/counter/tff2/dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.186ns (20.075%)  route 0.741ns (79.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.571     1.490    CPU/inMulDiv/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y84         FDRE                                         r  CPU/inMulDiv/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  CPU/inMulDiv/q_reg/Q
                         net (fo=6, routed)           0.298     1.929    CPU/inMulDiv/q_reg_0
    SLICE_X13Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.974 f  CPU/inMulDiv/q_i_2__90/O
                         net (fo=7, routed)           0.443     2.417    CPU/muldiv/counter/tff2/dff/en0
    SLICE_X30Y86         FDCE                                         f  CPU/muldiv/counter/tff2/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.837     2.002    CPU/muldiv/counter/tff2/dff/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y86         FDCE                                         r  CPU/muldiv/counter/tff2/dff/q_reg/C
                         clock pessimism             -0.479     1.522    
    SLICE_X30Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.455    CPU/muldiv/counter/tff2/dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 CPU/inMulDiv/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/muldiv/counter/tff3/dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.186ns (19.387%)  route 0.773ns (80.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.571     1.490    CPU/inMulDiv/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y84         FDRE                                         r  CPU/inMulDiv/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  CPU/inMulDiv/q_reg/Q
                         net (fo=6, routed)           0.298     1.929    CPU/inMulDiv/q_reg_0
    SLICE_X13Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.974 f  CPU/inMulDiv/q_i_2__90/O
                         net (fo=7, routed)           0.476     2.450    CPU/muldiv/counter/tff3/dff/en0
    SLICE_X28Y85         FDCE                                         f  CPU/muldiv/counter/tff3/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.837     2.002    CPU/muldiv/counter/tff3/dff/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y85         FDCE                                         r  CPU/muldiv/counter/tff3/dff/q_reg/C
                         clock pessimism             -0.479     1.522    
    SLICE_X28Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    CPU/muldiv/counter/tff3/dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 CPU/inMulDiv/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/muldiv/counter/tff5/dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.186ns (19.387%)  route 0.773ns (80.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.571     1.490    CPU/inMulDiv/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y84         FDRE                                         r  CPU/inMulDiv/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  CPU/inMulDiv/q_reg/Q
                         net (fo=6, routed)           0.298     1.929    CPU/inMulDiv/q_reg_0
    SLICE_X13Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.974 f  CPU/inMulDiv/q_i_2__90/O
                         net (fo=7, routed)           0.476     2.450    CPU/muldiv/counter/tff5/dff/en0
    SLICE_X28Y85         FDCE                                         f  CPU/muldiv/counter/tff5/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.837     2.002    CPU/muldiv/counter/tff5/dff/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y85         FDCE                                         r  CPU/muldiv/counter/tff5/dff/q_reg/C
                         clock pessimism             -0.479     1.522    
    SLICE_X28Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    CPU/muldiv/counter/tff5/dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 CPU/inMulDiv/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/muldiv/counter/tff6/dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.186ns (19.387%)  route 0.773ns (80.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.571     1.490    CPU/inMulDiv/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y84         FDRE                                         r  CPU/inMulDiv/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  CPU/inMulDiv/q_reg/Q
                         net (fo=6, routed)           0.298     1.929    CPU/inMulDiv/q_reg_0
    SLICE_X13Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.974 f  CPU/inMulDiv/q_i_2__90/O
                         net (fo=7, routed)           0.476     2.450    CPU/muldiv/counter/tff6/dff/en0
    SLICE_X28Y85         FDCE                                         f  CPU/muldiv/counter/tff6/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.837     2.002    CPU/muldiv/counter/tff6/dff/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y85         FDCE                                         r  CPU/muldiv/counter/tff6/dff/q_reg/C
                         clock pessimism             -0.479     1.522    
    SLICE_X28Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    CPU/muldiv/counter/tff6/dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 CPU/inMulDiv/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/muldiv/counter/tff4/dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.186ns (18.972%)  route 0.794ns (81.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.571     1.490    CPU/inMulDiv/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y84         FDRE                                         r  CPU/inMulDiv/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  CPU/inMulDiv/q_reg/Q
                         net (fo=6, routed)           0.298     1.929    CPU/inMulDiv/q_reg_0
    SLICE_X13Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.974 f  CPU/inMulDiv/q_i_2__90/O
                         net (fo=7, routed)           0.497     2.471    CPU/muldiv/counter/tff4/dff/en0
    SLICE_X31Y85         FDCE                                         f  CPU/muldiv/counter/tff4/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.837     2.002    CPU/muldiv/counter/tff4/dff/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y85         FDCE                                         r  CPU/muldiv/counter/tff4/dff/q_reg/C
                         clock pessimism             -0.479     1.522    
    SLICE_X31Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    CPU/muldiv/counter/tff4/dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 CPU/inMulDiv/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/muldiv/rem_quo/msb/flip_flops[17].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.186ns (18.815%)  route 0.803ns (81.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.571     1.490    CPU/inMulDiv/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y84         FDRE                                         r  CPU/inMulDiv/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  CPU/inMulDiv/q_reg/Q
                         net (fo=6, routed)           0.545     2.176    CPU/DX_IR/flip_flops[2].dff/q_reg_24
    SLICE_X29Y85         LUT2 (Prop_lut2_I1_O)        0.045     2.221 f  CPU/DX_IR/flip_flops[2].dff/q_i_1__408/O
                         net (fo=65, routed)          0.258     2.479    CPU/muldiv/rem_quo/msb/flip_flops[17].dff/q_reg_2
    SLICE_X40Y85         FDCE                                         f  CPU/muldiv/rem_quo/msb/flip_flops[17].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.835     2.000    CPU/muldiv/rem_quo/msb/flip_flops[17].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y85         FDCE                                         r  CPU/muldiv/rem_quo/msb/flip_flops[17].dff/q_reg/C
                         clock pessimism             -0.479     1.520    
    SLICE_X40Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.428    CPU/muldiv/rem_quo/msb/flip_flops[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 CPU/inMulDiv/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/muldiv/rem_quo/msb/flip_flops[29].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.186ns (18.176%)  route 0.837ns (81.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.571     1.490    CPU/inMulDiv/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y84         FDRE                                         r  CPU/inMulDiv/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  CPU/inMulDiv/q_reg/Q
                         net (fo=6, routed)           0.545     2.176    CPU/DX_IR/flip_flops[2].dff/q_reg_24
    SLICE_X29Y85         LUT2 (Prop_lut2_I1_O)        0.045     2.221 f  CPU/DX_IR/flip_flops[2].dff/q_i_1__408/O
                         net (fo=65, routed)          0.293     2.514    CPU/muldiv/rem_quo/msb/flip_flops[29].dff/q_reg_2
    SLICE_X34Y85         FDCE                                         f  CPU/muldiv/rem_quo/msb/flip_flops[29].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.836     2.001    CPU/muldiv/rem_quo/msb/flip_flops[29].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y85         FDCE                                         r  CPU/muldiv/rem_quo/msb/flip_flops[29].dff/q_reg/C
                         clock pessimism             -0.479     1.521    
    SLICE_X34Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.454    CPU/muldiv/rem_quo/msb/flip_flops[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 CPU/inMulDiv/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/muldiv/rem_quo/msb/flip_flops[30].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.186ns (18.176%)  route 0.837ns (81.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.571     1.490    CPU/inMulDiv/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y84         FDRE                                         r  CPU/inMulDiv/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  CPU/inMulDiv/q_reg/Q
                         net (fo=6, routed)           0.545     2.176    CPU/DX_IR/flip_flops[2].dff/q_reg_24
    SLICE_X29Y85         LUT2 (Prop_lut2_I1_O)        0.045     2.221 f  CPU/DX_IR/flip_flops[2].dff/q_i_1__408/O
                         net (fo=65, routed)          0.293     2.514    CPU/muldiv/rem_quo/msb/flip_flops[30].dff/q_reg_1
    SLICE_X34Y85         FDCE                                         f  CPU/muldiv/rem_quo/msb/flip_flops[30].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1537, routed)        0.836     2.001    CPU/muldiv/rem_quo/msb/flip_flops[30].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y85         FDCE                                         r  CPU/muldiv/rem_quo/msb/flip_flops[30].dff/q_reg/C
                         clock pessimism             -0.479     1.521    
    SLICE_X34Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.454    CPU/muldiv/rem_quo/msb/flip_flops[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  1.059    





