module IngeniousMIPS(
    input wire clk_50M,           //50MHz éƒå •æŒ“æˆæ’³å†
    input wire clk_11M0592,       //11.0592MHz éƒå •æŒ“æˆæ’³å†é”›å î˜¬é¢îŸ’ç´é™îˆ™ç¬‰é¢îŸ’ç´š

    input wire clock_btn,         //BTN5éµå¬ªå§©éƒå •æŒ“é¸å¤æŒ³é”Ÿæ–¤æ‹·?éç­¹ç´ç”¯ï¸½ç§·é¶æ «æ•¸ç’ºîˆ¤ç´é¸å¤‰ç¬…éƒæœµè´Ÿ1
    input wire reset_btn,         //BTN6éµå¬ªå§©æ¾¶å¶„ç¶…é¸å¤æŒ³é”Ÿæ–¤æ‹·?éç­¹ç´ç”¯ï¸½ç§·é¶æ «æ•¸ç’ºîˆ¤ç´é¸å¤‰ç¬…éƒæœµè´Ÿ1

    input  wire[3:0]  touch_btn,  //BTN1~BTN4é”›å±¾å¯œé–½î†¼ç´‘éç­¹ç´é¸å¤‰ç¬…éƒæœµè´?1
    input  wire[31:0] dip_sw,     //32æµ£å¶†å«§é®ä½¸ç´‘éç­¹ç´é·ã„¥åŸŒ"ON"éƒæœµè´?1
    output reg[15:0] leds,       //16æµ£å³€EDé”›å²ƒç·­é‘çƒ˜æ¤‚1éé?›å¯’
    output wire[7:0]  dpy0,       //éæ‰®çˆœç» â€²ç¶†æµ£å¶„ä¿Šé™å‡¤ç´é–å‘®å«­çå¿”æšŸéç™¸ç´æˆæ’³åš­1éé?›å¯’
    output wire[7:0]  dpy1,       //éæ‰®çˆœç» ï¿ ç®æµ£å¶„ä¿Šé™å‡¤ç´é–å‘®å«­çå¿”æšŸéç™¸ç´æˆæ’³åš­1éé?›å¯’

    //CPLDæ¶“æ’å½›éºÑƒåŸ—é£ã„¤ä¿Šé”Ÿæ–¤æ‹??
    output wire uart_rdn,         //ç’‡è®³è¦†é™ï½„ä¿Šé™å‡¤ç´æµ£åº¢æ¹é”Ÿæ–¤æ‹??
    output wire uart_wrn,         //éæ¬è¦†é™ï½„ä¿Šé™å‡¤ç´æµ£åº¢æ¹é”Ÿæ–¤æ‹??
    input wire uart_dataready,    //æ¶“æ’å½›éç‰ˆåµé‘å——î˜¬é”Ÿæ–¤æ‹·?
    input wire uart_tbre,         //é™æˆ¯æ‹??é”ŸèŠ¥æšŸé¹î†½çˆ£é”Ÿæ–¤æ‹??
    input wire uart_tsre,         //éç‰ˆåµé™æˆ¯æ‹·?é”Ÿè—‰ç•¬å§£æ›Ÿçˆ£é”Ÿæ–¤æ‹??

    //BaseRAMæ·‡â?³å½¿
    inout wire[31:0] base_ram_data,  //BaseRAMéç‰ˆåµé”›å±¼ç¶†8æµ£å¶„ç¬ŒCPLDæ¶“æ’å½›éºÑƒåŸ—é£ã„¥å¡é”Ÿæ–¤æ‹??
    output wire[19:0] base_ram_addr, //BaseRAMé¦æ¿æ½?
    output wire[3:0] base_ram_be_n,  //BaseRAMç€›æ¥„å¦­æµ£èƒ¯å…˜é”›å±¼ç¶†éˆå¤‹æ™¥éŠ†å‚šî›§é‹æ»?ç¬‰æµ£è·¨æ•¤ç€›æ¥„å¦­æµ£èƒ¯å…˜é”›å²ƒî‡¬æ·‡æ¿‡å¯”é”Ÿæ–¤æ‹??0
    output wire base_ram_ce_n,       //BaseRAMé—å›·æ‹??é”Ÿæ–¤ç´æµ£åº¢æ¹é”Ÿæ–¤æ‹??
    output wire base_ram_oe_n,       //BaseRAMç’‡è®³å¨‡é‘³æ–¤ç´æµ£åº¢æ¹é”Ÿæ–¤æ‹·?
    output wire base_ram_we_n,       //BaseRAMéæ¬å¨‡é‘³æ–¤ç´æµ£åº¢æ¹é”Ÿæ–¤æ‹·?

    //ExtRAMæ·‡â?³å½¿
    inout wire[31:0] ext_ram_data,  //ExtRAMéç‰ˆåµ?
    output wire[19:0] ext_ram_addr, //ExtRAMé¦æ¿æ½?
    output wire[3:0] ext_ram_be_n,  //ExtRAMç€›æ¥„å¦­æµ£èƒ¯å…˜é”›å±¼ç¶†éˆå¤‹æ™¥éŠ†å‚šî›§é‹æ»?ç¬‰æµ£è·¨æ•¤ç€›æ¥„å¦­æµ£èƒ¯å…˜é”›å²ƒî‡¬æ·‡æ¿‡å¯”é”Ÿæ–¤æ‹??0
    output wire ext_ram_ce_n,       //ExtRAMé—å›·æ‹??é”Ÿæ–¤ç´æµ£åº¢æ¹é”Ÿæ–¤æ‹??
    output wire ext_ram_oe_n,       //ExtRAMç’‡è®³å¨‡é‘³æ–¤ç´æµ£åº¢æ¹é”Ÿæ–¤æ‹·?
    output wire ext_ram_we_n,       //ExtRAMéæ¬å¨‡é‘³æ–¤ç´æµ£åº¢æ¹é”Ÿæ–¤æ‹·?

    //é©ç£‹ç¹›æ¶“æ’å½›æ·‡â?³å½¿
    output wire txd,  //é©ç£‹ç¹›æ¶“æ’å½›é™æˆ¯æ‹??é”Ÿç•Œî?
    input  wire rxd,  //é©ç£‹ç¹›æ¶“æ’å½›éºãƒ¦æ•¹é”Ÿæ–¤æ‹·?

    //Flashç€›æ¨ºåé£ã„¤ä¿Šé™å‡¤ç´é™å‚¦æ‹·?? JS28F640 é‘ºîˆœå¢–éµå¬ªå”½
    output wire [22:0]flash_a,      //Flashé¦æ¿æ½ƒé”›å®?0æµ å‘­æ¹?8bitå¦¯â?³ç´¡éˆå¤‹æ™¥é”Ÿæ–¤æ‹·?16bitå¦¯â?³ç´¡éƒçŠ³å‰°é”Ÿæ–¤æ‹·?
    inout  wire [15:0]flash_d,      //Flashéç‰ˆåµ?
    output wire flash_rp_n,         //Flashæ¾¶å¶„ç¶…æ·‡â€³å½¿é”›å±¼ç¶†éˆå¤‹æ™¥
    output wire flash_vpen,         //Flashéæ¬ç¹šé¶ã‚„ä¿Šé™å‡¤ç´æµ£åº£æ•¸éªè™«æ¤‚æ¶“å¶ˆå…˜é¿ï¹‚æ«éŠ†ä½ºå„³é”Ÿæ–¤æ‹??
    output wire flash_ce_n,         //Flashé—å›·æ‹??é”Ÿæˆ’ä¿Šé™å‡¤ç´æµ£åº¢æ¹é”Ÿæ–¤æ‹·?
    output wire flash_oe_n,         //Flashç’‡è®³å¨‡é‘³æˆ’ä¿Šé™å‡¤ç´æµ£åº¢æ¹é”Ÿæ–¤æ‹??
    output wire flash_we_n,         //Flashéæ¬å¨‡é‘³æˆ’ä¿Šé™å‡¤ç´æµ£åº¢æ¹é”Ÿæ–¤æ‹??
    output wire flash_byte_n,       //Flash 8bitå¦¯â?³ç´¡é–«å¤‹å«¨é”›å±¼ç¶†éˆå¤‹æ™¥éŠ†å‚šæ¹ªæµ£è·¨æ•¤flashé”Ÿæ–¤æ‹??16æµ£å¶†Äå¯®å¿”æ¤‚ç’‡ç–¯î†•é”Ÿæ–¤æ‹??1

    //USB éºÑƒåŸ—é£ã„¤ä¿Šé™å‡¤ç´é™å‚¦æ‹??? SL811 é‘ºîˆœå¢–éµå¬ªå”½
    output wire sl811_a0,
    //inout  wire[7:0] sl811_d,     //USBéç‰ˆåµç»¾å¤¸ç¬Œç¼ƒæˆ ç²¶éºÑƒåŸ—é£ã„§æ®‘dm9k_sd[7:0]éå˜éŸ?
    output wire sl811_wr_n,
    output wire sl811_rd_n,
    output wire sl811_cs_n,
    output wire sl811_rst_n,
    output wire sl811_dack_n,
    input  wire sl811_intrq,
    input  wire sl811_drq_n,

    //ç¼ƒæˆ ç²¶éºÑƒåŸ—é£ã„¤ä¿Šé™å‡¤ç´é™å‚¦æ‹·?? DM9000A é‘ºîˆœå¢–éµå¬ªå”½
    output wire dm9k_cmd,
    inout  wire[15:0] dm9k_sd,
    output wire dm9k_iow_n,
    output wire dm9k_ior_n,
    output wire dm9k_cs_n,
    output wire dm9k_pwrst_n,
    input  wire dm9k_int,

    //é¥æƒ§å„šæˆæ’³åš­æ·‡â?³å½¿
    output wire[2:0] video_red,    //ç»¾ãˆ£å£Šéå¿•ç¤Œé”Ÿæ–¤æ‹??3é”Ÿæ–¤æ‹??
    output wire[2:0] video_green,  //ç¼èƒ¯å£Šéå¿•ç¤Œé”Ÿæ–¤æ‹??3é”Ÿæ–¤æ‹??
    output wire[1:0] video_blue,   //é’ƒæ¿Šå£Šéå¿•ç¤Œé”Ÿæ–¤æ‹??2é”Ÿæ–¤æ‹??
    output wire video_hsync,       //ç›å±½æ‚“å§ãƒ¯ç´™å§˜æ‘é’©éšå±¾î„é”›å¤‰ä¿Šé”Ÿæ–¤æ‹·?
    output wire video_vsync,       //é¦å“„æ‚“å§ãƒ¯ç´™é¨å‚œæ´¿éšå±¾î„é”›å¤‰ä¿Šé”Ÿæ–¤æ‹·?
    output wire video_clk,         //éå¿•ç¤Œéƒå •æŒ“æˆæ’³åš?
    output wire video_de           //ç›å±¾æšŸé¹î†½æ¹éå œä¿Šé™å‡¤ç´é¢ã„¤ç°¬é–å“„åå¨‘å ¥æ®£é”Ÿæ–¤æ‹·?
);

    wire[31:0] romAddr_cpu_to_rom;
    wire[31:0] romData_cpu_to_rom;
    wire[3:0] romSel_cpu_to_rom;
    wire romWriteEnable_cpu_to_rom;
    wire[31:0] romData_rom_to_cpu;
    wire romEnable_cpu_to_rom;
    wire[31:0] ramAddr_cpu_to_ram;
    wire[31:0] ramData_cpu_to_ram;
    wire[3:0] ramSel_cpu_to_ram;
    wire ramWriteEnable_cpu_to_ram;
    wire ramEnable_cpu_to_ram;
    wire[31:0] ramData_ram_to_cpu;
    wire[5:0] cp0Inte_cpu_to_cpu;
    wire cp0TimerInte_cpu_to_cpu;
    
    /*reg[31:0] romAddr_cpu_to_rom;
    reg[31:0] romData_cpu_to_rom;
    reg[3:0] romSel_cpu_to_rom;
    reg romWriteEnable_cpu_to_rom;
    wire[31:0] romData_rom_to_cpu;
    reg romEnable_cpu_to_rom;
    reg[31:0] ramAddr_cpu_to_ram;
    reg[31:0] ramData_cpu_to_ram;
    reg[3:0] ramSel_cpu_to_ram;
    reg ramWriteEnable_cpu_to_ram;
    reg ramEnable_cpu_to_ram;
    wire[31:0] ramData_ram_to_cpu;
    wire[5:0] cp0Inte_cpu_to_cpu;
    wire cp0TimerInte_cpu_to_cpu;*/

    wire stall_if_bus_to_cpu;
    wire stall_data_bus_to_cpu;

    wire enable_bus_to_baseRAM;
    wire writeEnable_bus_to_baseRAM;
    wire[3:0] sel_bus_to_baseRAM;
    wire[`RegBus] data_bus_to_baseRAM;
    wire[`RegBus] addr_bus_to_baseRAM;
    wire[`RegBus] data_baseRAM_to_bus;
    wire rdy_baseRAM_to_bus;

    wire enable_bus_to_flash;
    wire writeEnable_bus_to_flash;
    wire[3:0] sel_bus_to_flash;
    wire[`RegBus] data_bus_to_flash;
    wire[`RegBus] addr_bus_to_flash;
    wire[`RegBus] data_flash_to_bus;
    wire rdy_flash_to_bus;

    wire enable_bus_to_extRAM;
    wire writeEnable_bus_to_extRAM;
    wire[3:0] sel_bus_to_extRAM;
    wire[`RegBus] data_bus_to_extRAM;
    wire[`RegBus] addr_bus_to_extRAM;
    wire[`RegBus] data_extRAM_to_bus;
    wire rdy_extRAM_to_bus;

    wire enable_bus_to_uart;
    wire writeEnable_bus_to_uart;
    wire[1:0] uartReg_uart_to_bus;
    
    wire[31:0] addr_bus_to_bootrom;
    wire[31:0] data_bootrom_to_bus;
    
    reg[3:0] bugState;

    reg already_read;
    always @ ( * ) begin
        if(uart_dataready == `Disable) begin
            already_read <= 1'b0;
        end else if(uart_dataready ==`Enable) begin
            if(stall_data_bus_to_cpu == 1'b1) begin
                already_read <= 1'b1;
            end
        end
    end
    assign cp0Inte_cpu_to_cpu = {cp0TimerInte_cpu_to_cpu, 4'b00, uart_dataready^already_read};

    CPU cpu1(
        .clk(clk_50M),
        .rst(reset_btn),

        .romStallReq_i(stall_if_bus_to_cpu),
        .ramStallReq_i(stall_data_bus_to_cpu),

        .romAddr_o(romAddr_cpu_to_rom),
        .romEnable_o(romEnable_cpu_to_rom),
        .romData_i(romData_rom_to_cpu),

        .ramData_i(ramData_ram_to_cpu),

        .ramAddr_o(ramAddr_cpu_to_ram),
        .ramData_o(ramData_cpu_to_ram),
        .ramSel_o(ramSel_cpu_to_ram),
        .ramWriteEnable_o(ramWriteEnable_cpu_to_ram),
        .ramEnable_o(ramEnable_cpu_to_ram),

        .cp0Inte_i(cp0Inte_cpu_to_cpu),
        .cp0TimerInte_o(cp0TimerInte_cpu_to_cpu)
    );
    
    /*always @(posedge clk_50M) begin
        if(reset_btn == `Enable) begin
            bugState <= 4'h7;
            ramEnable_cpu_to_ram <= 1'b0;
        end else begin
            case(bugState)
                4'h0: begin
                    romData_cpu_to_rom <= 32'h0f0f0f0f;
                    romAddr_cpu_to_rom <= 32'h1FC00004;
                    romWriteEnable_cpu_to_rom <= 1'b1;
                    romEnable_cpu_to_rom <= 1'b1;
                    bugState <= 4'h1;
                end
                4'h6: begin
                    romData_cpu_to_rom <= 32'hf0f0f0f0;
                    romAddr_cpu_to_rom <= 32'h1FC00008;
                    romWriteEnable_cpu_to_rom <= 1'b1;
                    romEnable_cpu_to_rom <= 1'b1;
                    bugState <= 4'h7;
                end
                4'ha: begin
                    romData_cpu_to_rom <= 32'h00000000;
                    romAddr_cpu_to_rom <= 32'h1FC00004;
                    romWriteEnable_cpu_to_rom <= 1'b0;
                    romEnable_cpu_to_rom <= 1'b1;
                    bugState <= 4'hb;
                end
                4'hf: begin
                    bugState <= 'h0;
                end
                default: begin
                    bugState <= bugState + 4'h1;
                end
            endcase
        end
    end*/

    BUS bus(

        .clk_i(clk_50M),
        .rst_i(reset_btn),

        .ifEnable_i(romEnable_cpu_to_rom),
        .ifWriteEnable_i(romWriteEnable_cpu_to_rom),
        .ifSel_i(4'b1111),
        .ifAddr_i(romAddr_cpu_to_rom),
        .ifData_i(romData_cpu_to_rom),
        .ifData_o(romData_rom_to_cpu),

        .dataEnable_i(ramEnable_cpu_to_ram),
        .dataWriteEnable_i(ramWriteEnable_cpu_to_ram),
        .dataSel_i(ramSel_cpu_to_ram),
        .dataAddr_i(ramAddr_cpu_to_ram),
        .dataData_i(ramData_cpu_to_ram),
        .dataData_o(ramData_ram_to_cpu),

		.ifStallReq_o(stall_if_bus_to_cpu),
		.dataStallReq_o(stall_data_bus_to_cpu),

		.baseRAM_Enable_o(enable_bus_to_baseRAM),
		.baseRAM_WriteEnable_o(writeEnable_bus_to_baseRAM),
		.uartEnable_o(enable_bus_to_uart),
		.uartWriteEnable_o(writeEnable_bus_to_uart),
		.baseRAM_Data_o(data_bus_to_baseRAM),
		.baseRAM_Addr_o(addr_bus_to_baseRAM),
		.baseRAM_Sel_o(sel_bus_to_baseRAM),
		.baseRAM_Data_i(data_baseRAM_to_bus),
		.baseRAM_Rdy_i(rdy_baseRAM_to_bus),
		.uartReg_i(uartReg_uart_to_bus),

		.extRAM_Enable_o(enable_bus_to_extRAM),
		.extRAM_WriteEnable_o(writeEnable_bus_to_extRAM),
		.extRAM_Data_o(data_bus_to_extRAM),
		.extRAM_Addr_o(addr_bus_to_extRAM),
		.extRAM_Sel_o(sel_bus_to_extRAM),
		.extRAM_Data_i(data_extRAM_to_bus),
		.extRAM_Rdy_i(rdy_extRAM_to_bus),

		.romEnable_o(enable_bus_to_flash),
		.romWriteEnable_o(writeEnable_bus_to_flash),
		.romData_o(data_bus_to_flash),
		.romAddr_o(addr_bus_to_flash),
		.romSel_o(sel_bus_to_flash),
		.romData_i(data_flash_to_bus),
		.romRdy_i(rdy_flash_to_bus),
		
		.bootromAddr_o(addr_bus_to_bootrom),
		.bootromData_i(data_bootrom_to_bus)

    );

    RAM ext_ram(

	   .clk_i(clk_50M),
	   .rst_i(reset_btn),

	   .ramEnable_i(enable_bus_to_extRAM),
	   .ramWriteEnable_i(writeEnable_bus_to_extRAM),
	   .ramData_i(data_bus_to_extRAM),
	   .ramAddr_i(addr_bus_to_extRAM),
	   .ramSel_i(sel_bus_to_extRAM),
	   .ramData_o(data_extRAM_to_bus),
	   .ramRdy_o(rdy_extRAM_to_bus),

	   .SRAM_CE_o(ext_ram_ce_n),
	   .SRAM_OE_o(ext_ram_oe_n),
	   .SRAM_WE_o(ext_ram_we_n),
	   .SRAM_BE_o(ext_ram_be_n),
	   .SRAM_Data(ext_ram_data),
	   .SRAM_Addr_o(ext_ram_addr)
    );

    ROM flash(

	   .clk_i(clk_50M),
	   .rst_i(reset_btn),

	   .romEnable_i(enable_bus_to_flash),
	   .romWriteEnable_i(writeEnable_bus_to_flash),
	   .romData_i(data_bus_to_flash),
	   .romAddr_i(addr_bus_to_flash),
	   .romSel_i(sel_bus_to_flash),
	   .romData_o(data_flash_to_bus),
	   .romRdy_o(rdy_flash_to_bus),

	   .flashAddr_o(flash_a),
	   .flashData(flash_d),
	   .flashRP_o(flash_rp_n),
	   .flashVpen_o(flash_vpen),
	   .flashCE_o(flash_ce_n),
	   .flashOE_o(flash_oe_n),
	   .flashWE_o(flash_we_n),
	   .flashByte_o(flash_byte_n)

    );

    RAM_UART base_ram(

	   .clk_i(clk_50M),
	   .rst_i(reset_btn),

	   .ramEnable_i(enable_bus_to_baseRAM),
	   .ramWriteEnable_i(writeEnable_bus_to_baseRAM),
	   .uartEnable_i(enable_bus_to_uart),
	   .uartWriteEnable_i(writeEnable_bus_to_uart),
	   .ramData_i(data_bus_to_baseRAM),
	   .ramAddr_i(addr_bus_to_baseRAM),
	   .ramSel_i(sel_bus_to_baseRAM),
	   .ramData_o(data_baseRAM_to_bus),
	   .ramRdy_o(rdy_baseRAM_to_bus),

	   .SRAM_CE_o(base_ram_ce_n),
	   .SRAM_OE_o(base_ram_oe_n),
	   .SRAM_WE_o(base_ram_we_n),
	   .SRAM_BE_o(base_ram_be_n),
	   .SRAM_Data(base_ram_data),
	   .SRAM_Addr_o(base_ram_addr),

	   .uartRD_o(uart_rdn),
	   .uartWR_o(uart_wrn),
	   .uartDataReady_i(uart_dataready),
	   .uartTBRE_i(uart_tbre),
	   .uartTSRE_i(uart_tsre),

	   .uartReg_o(uartReg_uart_to_bus)

    );
    
    BOOT_ROM boot_rom(
      .rst_i(reset_btn),              // input wire clka
      
      .romAddr_i(addr_bus_to_bootrom),          // input wire [31 : 0] addra
      .romData_o(data_bootrom_to_bus)          // output wire [31 : 0] douta
    );
endmodule
