
/-
-- auto-generated from 'SSA/Projects/InstCombine/scripts/extract-goals.py'
-/
open BitVec

theorem shl_lshr_demand6_thm.extracted_1._1 : ∀ (x : BitVec 16), ¬(x ≥ ↑16 ∨ 4#16 ≥ ↑16) → x ≥ ↑16 → False :=
sorry