// Seed: 1170689211
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wor id_1;
  assign id_1 = 1 != -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd65
) (
    input supply1 id_0,
    input tri1 _id_1
);
  genvar id_3;
  wire id_4;
  logic [-1 : -1] id_5 = id_5;
  assign id_5[1'd0==id_1] = -1'd0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3,
      id_4
  );
endmodule
