Library {
  Name			  "Computer_Library"
  Version		  8.1
  MdlSubVersion		  0
  SavedCharacterEncoding  "windows-1250"
  LibraryType		  "BlockLibrary"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      2
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [55.0, -8.0, 1873.0, 1096.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		3
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[0]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		4
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		5
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	ViewObjType		"SimulinkSubsys"
	LoadSaveID		"1505"
	Extents			[1823.0, 930.0]
	ZoomFactor		[1.25]
	Offset			[-218.45608729235039, 569.59124275908471]
      }
    }
  }
  Created		  "Sat Apr 08 09:33:08 2017"
  Creator		  "N"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "uzivatel"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Sun Dec 02 17:25:42 2018"
  RTWModifiedTimeStamp	  465672241
  ModelVersionFormat	  "1.%<AutoIncrement:325>"
  ConfigurationManager	  "none"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "user"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  RecordCoverage	  off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      6
      Version		      "1.13.0"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  7
	  Version		  "1.13.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  8
	  Version		  "1.13.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "Dataset"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  9
	  Version		  "1.13.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  128
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  10
	  Version		  "1.13.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Simplified"
	  MergeDetectMultiDrivingBlocksExec "error"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "EnableAllAsError"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "error"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "none"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  11
	  Version		  "1.13.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerLongLong	  64
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  64
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "Float"
	  ProdIntDivRoundTo	  "Zero"
	  ProdEndianess		  "LittleEndian"
	  ProdWordSize		  64
	  ProdShiftRightIntArith  on
	  ProdLongLongMode	  off
	  ProdHWDeviceType	  "Intel->x86-64 (Windows64)"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerLongLong	  64
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetLongLongMode	  off
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  12
	  Version		  "1.13.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel on
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  13
	  Version		  "1.13.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  14
	  Version		  "1.13.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    15
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "PortableWordSizes"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    Cell		    "GenerateErtSFunction"
	    Cell		    "CreateSILPILBlock"
	    Cell		    "CodeExecutionProfiling"
	    Cell		    "CodeProfilingSaveOptions"
	    Cell		    "CodeProfilingInstrumentation"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  GenerateErtSFunction	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  SILDebugging		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      15
	      Version		      "1.13.0"
	      Array {
		Type			"Cell"
		Dimension		23
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InternalIdentifier"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"CustomSymbolStrUtil"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifier      "Shortened"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      16
	      Version		      "1.13.0"
	      Array {
		Type			"Cell"
		Dimension		13
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"SupportNonInlinedSFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"GenerateAllocFcn"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      CodeReplacementLibrary  "None"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns on
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    on
	      AutosarCompliant	      off
	      GRTInterface	      off
	      GenerateAllocFcn	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  17
	  Version		  "1.13.0"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    " "
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 740, 400, 1820, 1040 ] 
    }
    PropName		    "ConfigurationSets"
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "on"
    RunInitForIconRedraw    "off"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      FunctionInterfaceSpec   "void_void"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "Computer_Library"
    Location		    [174, 0, 1920, 1080]
    Open		    off
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "150"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "1951"
    Block {
      BlockType		      SubSystem
      Name		      "ALU"
      SID		      "1505"
      Ports		      [4, 1]
      Position		      [1155, 104, 1340, 201]
      ZOrder		      446
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"ALU"
	Location		[55, -8, 1928, 1088]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"125"
	Block {
	  BlockType		  Inport
	  Name			  "Data_In(1B)"
	  SID			  "1506"
	  Position		  [20, 793, 50, 807]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Select_Register(1b)"
	  SID			  "1944"
	  Position		  [20, 963, 50, 977]
	  ZOrder		  499
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Process(1b)"
	  SID			  "1947"
	  Position		  [25, 588, 55, 602]
	  ZOrder		  502
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Clock"
	  SID			  "1942"
	  Position		  [20, 668, 50, 682]
	  ZOrder		  497
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "16_to_1_Byte_Multiplexer"
	  SID			  "1936"
	  Ports			  [20, 1]
	  Position		  [1545, 1080, 1715, 1585]
	  ZOrder		  491
	  LibraryVersion	  "1.52"
	  SourceBlock		  "Common_Library/Multiplexers/16_to_1_Byte_Multiplexer"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "1_to_4_Byte_Demultiplexer"
	  SID			  "1951"
	  Ports			  [3, 4]
	  Position		  [205, 747, 350, 808]
	  ZOrder		  506
	  LibraryVersion	  "1.52"
	  SourceBlock		  "Common_Library/Demultiplexers/1_to_4_Byte_Demultiplexer"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Byte3"
	  SID			  "1744"
	  Ports			  [4, 1]
	  Position		  [1840, 1296, 2000, 1359]
	  ZOrder		  485
	  LibraryVersion	  "1.52"
	  SourceBlock		  "Common_Library/Memory_Blocks/Byte"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "1946"
	  Position		  [515, 625, 535, 645]
	  ZOrder		  501
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Data_Register_0"
	  SID			  "1743"
	  Ports			  [4, 1]
	  Position		  [755, 961, 915, 1024]
	  ZOrder		  484
	  LibraryVersion	  "1.52"
	  SourceBlock		  "Common_Library/Memory_Blocks/Byte"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Data_Register_1"
	  SID			  "1742"
	  Ports			  [4, 1]
	  Position		  [755, 826, 915, 889]
	  ZOrder		  483
	  LibraryVersion	  "1.52"
	  SourceBlock		  "Common_Library/Memory_Blocks/Byte"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  SID			  "1937"
	  Ports			  [1, 8]
	  Position		  [1485, 985, 1500, 1180]
	  ZOrder		  492
	  ShowName		  off
	  Outputs		  "8"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Instruction_0"
	  SID			  "1510"
	  Position		  [1050, 1180, 1175, 1210]
	  ZOrder		  346
	  Value			  "[0 0 0 0 0 0 0 0]"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Instruction_1"
	  SID			  "1511"
	  Position		  [1050, 1255, 1175, 1285]
	  ZOrder		  347
	  Value			  "[0 0 0 0 0 0 0 0]"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Instruction_10"
	  SID			  "1512"
	  Position		  [1050, 1900, 1175, 1930]
	  ZOrder		  356
	  Value			  "[0 0 0 0 0 0 0 0]"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Instruction_11"
	  SID			  "1935"
	  Position		  [1050, 1105, 1175, 1135]
	  ZOrder		  490
	  Value			  "[0 0 0 0 0 0 0 0]"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Instruction_2"
	  SID			  "1513"
	  Position		  [1050, 1330, 1175, 1360]
	  ZOrder		  348
	  Value			  "[0 0 0 0 0 0 0 0]"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Instruction_3"
	  SID			  "1514"
	  Position		  [1050, 1405, 1175, 1435]
	  ZOrder		  349
	  Value			  "[0 0 0 0 0 0 0 0]"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Instruction_4"
	  SID			  "1515"
	  Position		  [1050, 1485, 1175, 1515]
	  ZOrder		  350
	  Value			  "[0 0 0 0 0 0 0 0]"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Instruction_5"
	  SID			  "1516"
	  Position		  [1050, 1555, 1175, 1585]
	  ZOrder		  351
	  Value			  "[0 0 0 0 0 0 0 0]"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Instruction_6"
	  SID			  "1517"
	  Position		  [1050, 1630, 1175, 1660]
	  ZOrder		  352
	  Value			  "[0 0 0 0 0 0 0 0]"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Instruction_7"
	  SID			  "1518"
	  Position		  [1050, 1695, 1175, 1725]
	  ZOrder		  353
	  Value			  "[0 0 0 0 0 0 0 0]"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Instruction_8"
	  SID			  "1519"
	  Position		  [1050, 1765, 1175, 1795]
	  ZOrder		  354
	  Value			  "[0 0 0 0 0 0 0 0]"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Instruction_9"
	  SID			  "1520"
	  Position		  [1050, 1835, 1175, 1865]
	  ZOrder		  355
	  Value			  "[0 0 0 0 0 0 0 0]"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Instruction_AND"
	  SID			  "1931"
	  Ports			  [2, 1]
	  Position		  [1050, 851, 1190, 884]
	  ZOrder		  486
	  LibraryVersion	  "1.324"
	  SourceBlock		  "Computer_Library/Instructions/Instruction_AND"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Instruction_NOT"
	  SID			  "1932"
	  Ports			  [1, 1]
	  Position		  [1050, 1029, 1190, 1061]
	  ZOrder		  489
	  LibraryVersion	  "1.324"
	  SourceBlock		  "Computer_Library/Instructions/Instruction_NOT"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Instruction_OR"
	  SID			  "1933"
	  Ports			  [2, 1]
	  Position		  [1050, 910, 1190, 945]
	  ZOrder		  487
	  LibraryVersion	  "1.324"
	  SourceBlock		  "Computer_Library/Instructions/Instruction_OR"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Instruction_Register"
	  SID			  "1948"
	  Ports			  [4, 1]
	  Position		  [755, 731, 915, 794]
	  ZOrder		  503
	  LibraryVersion	  "1.52"
	  SourceBlock		  "Common_Library/Memory_Blocks/Byte"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Instruction_XOR"
	  SID			  "1934"
	  Ports			  [2, 1]
	  Position		  [1050, 970, 1190, 1005]
	  ZOrder		  488
	  LibraryVersion	  "1.324"
	  SourceBlock		  "Computer_Library/Instructions/Instruction_XOR"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  SID			  "1945"
	  Ports			  [1, 1]
	  Position		  [530, 959, 550, 981]
	  ZOrder		  500
	  ShowName		  off
	  Operator		  "NOT"
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "1938"
	  Position		  [1600, 925, 1620, 945]
	  ZOrder		  493
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "1939"
	  Position		  [1600, 955, 1620, 975]
	  ZOrder		  494
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  "1940"
	  Position		  [1600, 985, 1620, 1005]
	  ZOrder		  495
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  SID			  "1941"
	  Position		  [1600, 1015, 1620, 1035]
	  ZOrder		  496
	  ShowName		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Data_Out(1B)"
	  SID			  "1678"
	  Position		  [2070, 1323, 2100, 1337]
	  ZOrder		  -2
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Data_Register_1"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, 60]
	    Branch {
	      DstBlock		      "Instruction_OR"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 60]
	      Branch {
		DstBlock		"Instruction_XOR"
		DstPort			1
	      }
	      Branch {
		Points			[0, 65]
		DstBlock		"Instruction_NOT"
		DstPort			1
	      }
	    }
	  }
	  Branch {
	    DstBlock		    "Instruction_AND"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Data_Register_0"
	  SrcPort		  1
	  Points		  [29, 0]
	  Branch {
	    Points		    [0, -60]
	    Branch {
	      Points		      [0, -60]
	      DstBlock		      "Instruction_AND"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Instruction_OR"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "Instruction_XOR"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Instruction_AND"
	  SrcPort		  1
	  Points		  [229, 0; 0, 325]
	  DstBlock		  "16_to_1_Byte_Multiplexer"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Instruction_OR"
	  SrcPort		  1
	  Points		  [203, 0; 0, 290]
	  DstBlock		  "16_to_1_Byte_Multiplexer"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Instruction_XOR"
	  SrcPort		  1
	  Points		  [173, 0; 0, 255]
	  DstBlock		  "16_to_1_Byte_Multiplexer"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Instruction_NOT"
	  SrcPort		  1
	  Points		  [143, 0; 0, 225]
	  DstBlock		  "16_to_1_Byte_Multiplexer"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Instruction_11"
	  SrcPort		  1
	  Points		  [127, 0; 0, 175]
	  DstBlock		  "16_to_1_Byte_Multiplexer"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "Instruction_0"
	  SrcPort		  1
	  Points		  [98, 0; 0, 125]
	  DstBlock		  "16_to_1_Byte_Multiplexer"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "Instruction_1"
	  SrcPort		  1
	  Points		  [65, 0; 0, 75]
	  DstBlock		  "16_to_1_Byte_Multiplexer"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "Instruction_2"
	  SrcPort		  1
	  Points		  [32, 0; 0, 25]
	  DstBlock		  "16_to_1_Byte_Multiplexer"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "Instruction_3"
	  SrcPort		  1
	  Points		  [32, 0; 0, -25]
	  DstBlock		  "16_to_1_Byte_Multiplexer"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "Instruction_4"
	  SrcPort		  1
	  Points		  [69, 0; 0, -80]
	  DstBlock		  "16_to_1_Byte_Multiplexer"
	  DstPort		  14
	}
	Line {
	  SrcBlock		  "Instruction_5"
	  SrcPort		  1
	  Points		  [95, 0; 0, -125]
	  DstBlock		  "16_to_1_Byte_Multiplexer"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "Instruction_6"
	  SrcPort		  1
	  Points		  [121, 0; 0, -175]
	  DstBlock		  "16_to_1_Byte_Multiplexer"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "Instruction_7"
	  SrcPort		  1
	  Points		  [147, 0; 0, -215]
	  DstBlock		  "16_to_1_Byte_Multiplexer"
	  DstPort		  17
	}
	Line {
	  SrcBlock		  "Instruction_8"
	  SrcPort		  1
	  Points		  [174, 0; 0, -260]
	  DstBlock		  "16_to_1_Byte_Multiplexer"
	  DstPort		  18
	}
	Line {
	  SrcBlock		  "Instruction_9"
	  SrcPort		  1
	  Points		  [204, 0; 0, -305]
	  DstBlock		  "16_to_1_Byte_Multiplexer"
	  DstPort		  19
	}
	Line {
	  SrcBlock		  "Instruction_10"
	  SrcPort		  1
	  Points		  [232, 0; 0, -345]
	  DstBlock		  "16_to_1_Byte_Multiplexer"
	  DstPort		  20
	}
	Line {
	  SrcBlock		  "16_to_1_Byte_Multiplexer"
	  SrcPort		  1
	  DstBlock		  "Byte3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  8
	  DstBlock		  "16_to_1_Byte_Multiplexer"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  7
	  DstBlock		  "16_to_1_Byte_Multiplexer"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  6
	  DstBlock		  "16_to_1_Byte_Multiplexer"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  5
	  DstBlock		  "16_to_1_Byte_Multiplexer"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  4
	  Points		  [50, 0; 0, -45]
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  3
	  Points		  [36, 0; 0, -50]
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  Points		  [21, 0; 0, -55]
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  1
	  Points		  [7, 0; 0, -60]
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Instruction_Register"
	  SrcPort		  1
	  Points		  [534, 0; 0, 320]
	  DstBlock		  "Demux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "1_to_4_Byte_Demultiplexer"
	  SrcPort		  4
	  Points		  [32, 0; 0, 200]
	  DstBlock		  "Data_Register_0"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "1_to_4_Byte_Demultiplexer"
	  SrcPort		  3
	  Points		  [69, 0; 0, 80]
	  DstBlock		  "Data_Register_1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Clock"
	  SrcPort		  1
	  Points		  [531, 0]
	  Branch {
	    Points		    [1191, 0; 0, 675]
	    DstBlock		    "Byte3"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, 110]
	    Branch {
	      DstBlock		      "Instruction_Register"
	      DstPort		      4
	    }
	    Branch {
	      Points		      [0, 95]
	      Branch {
		DstBlock		"Data_Register_1"
		DstPort			4
	      }
	      Branch {
		Points			[0, 135]
		DstBlock		"Data_Register_0"
		DstPort			4
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Byte3"
	  SrcPort		  1
	  DstBlock		  "Data_Out(1B)"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "1_to_4_Byte_Demultiplexer"
	  SrcPort		  2
	  DstBlock		  "Instruction_Register"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  DstBlock		  "Data_Register_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Select_Register(1b)"
	  SrcPort		  1
	  Points		  [443, 0]
	  Branch {
	    DstBlock		    "Logical\nOperator"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -135]
	    DstBlock		    "Data_Register_1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [73, 0]
	  Branch {
	    Points		    [0, 120]
	    Branch {
	      DstBlock		      "Instruction_Register"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 95]
	      Branch {
		Points			[0, 135]
		DstBlock		"Data_Register_0"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Data_Register_1"
		DstPort			2
	      }
	    }
	  }
	  Branch {
	    Points		    [1185, 0; 0, 685]
	    DstBlock		    "Byte3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Process(1b)"
	  SrcPort		  1
	  Points		  [1759, 0; 0, 710]
	  DstBlock		  "Byte3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data_In(1B)"
	  SrcPort		  1
	  DstBlock		  "1_to_4_Byte_Demultiplexer"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Control_Unit"
      SID		      "1502"
      Ports		      [1, 1]
      Position		      [1495, 129, 1595, 171]
      ZOrder		      445
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Control_Unit"
	Location		[992, 0, 1920, 1080]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "1503"
	  Position		  [110, 103, 140, 117]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "1504"
	  Position		  [360, 103, 390, 117]
	  ZOrder		  -2
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Instruction_Decoder"
      SID		      "1739"
      Ports		      [1, 1]
      Position		      [1495, 19, 1595, 61]
      ZOrder		      448
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Instruction_Decoder"
	Location		[992, 0, 1920, 1080]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "1740"
	  Position		  [110, 103, 140, 117]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "1741"
	  Position		  [360, 103, 390, 117]
	  ZOrder		  -2
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Instructions"
      SID		      "1745"
      Ports		      []
      Position		      [1155, 19, 1255, 61]
      ZOrder		      449
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Instructions"
	Location		[461, 0, 1920, 1080]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"125"
	Block {
	  BlockType		  SubSystem
	  Name			  "Instruction_ADD"
	  SID			  "1748"
	  Ports			  [4, 3]
	  Position		  [200, 513, 340, 547]
	  ZOrder		  229
	  Commented		  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Instruction_ADD"
	    Location		    [556, 0, 1920, 1080]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "60"
	    Block {
	      BlockType		      Inport
	      Name		      "Operand_A(8b)"
	      SID		      "1807"
	      Position		      [325, 458, 355, 472]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Operand_B(8b)"
	      SID		      "1808"
	      Position		      [325, 1123, 355, 1137]
	      ZOrder		      230
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Data_In_A(1B)"
	      SID		      "1918"
	      Position		      [20, 408, 50, 422]
	      ZOrder		      473
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Data_In_B(1B)"
	      SID		      "1919"
	      Position		      [20, 1103, 50, 1117]
	      ZOrder		      474
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bit to Integer\nConverter1"
	      SID		      "1929"
	      Ports		      [1, 1]
	      Position		      [1550, 428, 1630, 472]
	      ZOrder		      564
	      ShowName		      off
	      LibraryVersion	      "1.271"
	      SourceBlock	      "commutil2/Bit to Integer\nConverter"
	      SourceType	      "Bit to Integer Converter"
	      nbits		      "8"
	      bitOrder		      "MSB first"
	      signedOutputValues      "Unsigned"
	      outDtype		      "uint8"
	      outDtypeSigned	      "Inherit via internal rule"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      SID		      "1809"
	      Position		      [325, 990, 355, 1020]
	      ZOrder		      232
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux1"
	      SID		      "1810"
	      Ports		      [1, 8]
	      Position		      [450, 1053, 455, 1207]
	      ZOrder		      229
	      ShowName		      off
	      Outputs		      "8"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux17"
	      SID		      "1811"
	      Ports		      [1, 8]
	      Position		      [450, 388, 455, 542]
	      ZOrder		      227
	      ShowName		      off
	      Outputs		      "8"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Full_Adder"
	      SID		      "1812"
	      Ports		      [3, 2]
	      Position		      [940, 389, 1040, 431]
	      ZOrder		      219
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Full_Adder"
		Location		[62, 0, 1301, 1080]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"150"
		Block {
		  BlockType		  Inport
		  Name			  "A"
		  SID			  "1813"
		  Position		  [320, 303, 350, 317]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "B"
		  SID			  "1814"
		  Position		  [320, 363, 350, 377]
		  ZOrder		  3
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Carry_In"
		  SID			  "1815"
		  Position		  [320, 423, 350, 437]
		  ZOrder		  6
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  SID			  "1816"
		  Ports			  [2, 1]
		  Position		  [495, 301, 525, 339]
		  ZOrder		  1
		  Operator		  "XOR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator1"
		  SID			  "1817"
		  Ports			  [2, 1]
		  Position		  [510, 461, 540, 499]
		  ZOrder		  2
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator2"
		  SID			  "1818"
		  Ports			  [2, 1]
		  Position		  [625, 311, 655, 349]
		  ZOrder		  5
		  Operator		  "XOR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator3"
		  SID			  "1819"
		  Ports			  [2, 1]
		  Position		  [625, 401, 655, 439]
		  ZOrder		  7
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator4"
		  SID			  "1820"
		  Ports			  [2, 1]
		  Position		  [745, 411, 775, 449]
		  ZOrder		  8
		  Operator		  "OR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Carry_Out"
		  SID			  "1821"
		  Position		  [835, 423, 865, 437]
		  ZOrder		  4
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Sum"
		  SID			  "1822"
		  Position		  [835, 323, 865, 337]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "A"
		  SrcPort		  1
		  Points		  [84, 0]
		  Branch {
		    Points		    [0, 160]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "B"
		  SrcPort		  1
		  Points		  [39, 0]
		  Branch {
		    Points		    [0, 120]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator2"
		  SrcPort		  1
		  DstBlock		  "Sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  Points		  [43, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Carry_In"
		  SrcPort		  1
		  Points		  [202, 0]
		  Branch {
		    Points		    [0, -90]
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator3"
		  SrcPort		  1
		  DstBlock		  "Logical\nOperator4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical\nOperator1"
		  SrcPort		  1
		  Points		  [156, 0; 0, -40]
		  DstBlock		  "Logical\nOperator4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical\nOperator4"
		  SrcPort		  1
		  DstBlock		  "Carry_Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Full_Adder1"
	      SID		      "1823"
	      Ports		      [3, 2]
	      Position		      [940, 474, 1040, 516]
	      ZOrder		      220
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Full_Adder1"
		Location		[62, 0, 1301, 1080]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"150"
		Block {
		  BlockType		  Inport
		  Name			  "A"
		  SID			  "1824"
		  Position		  [320, 303, 350, 317]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "B"
		  SID			  "1825"
		  Position		  [320, 363, 350, 377]
		  ZOrder		  3
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Carry_In"
		  SID			  "1826"
		  Position		  [320, 423, 350, 437]
		  ZOrder		  6
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  SID			  "1827"
		  Ports			  [2, 1]
		  Position		  [495, 301, 525, 339]
		  ZOrder		  1
		  Operator		  "XOR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator1"
		  SID			  "1828"
		  Ports			  [2, 1]
		  Position		  [510, 461, 540, 499]
		  ZOrder		  2
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator2"
		  SID			  "1829"
		  Ports			  [2, 1]
		  Position		  [625, 311, 655, 349]
		  ZOrder		  5
		  Operator		  "XOR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator3"
		  SID			  "1830"
		  Ports			  [2, 1]
		  Position		  [625, 401, 655, 439]
		  ZOrder		  7
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator4"
		  SID			  "1831"
		  Ports			  [2, 1]
		  Position		  [745, 411, 775, 449]
		  ZOrder		  8
		  Operator		  "OR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Carry_Out"
		  SID			  "1832"
		  Position		  [835, 423, 865, 437]
		  ZOrder		  4
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Sum"
		  SID			  "1833"
		  Position		  [835, 323, 865, 337]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "A"
		  SrcPort		  1
		  Points		  [84, 0]
		  Branch {
		    Points		    [0, 160]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "B"
		  SrcPort		  1
		  Points		  [39, 0]
		  Branch {
		    Points		    [0, 120]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator2"
		  SrcPort		  1
		  DstBlock		  "Sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  Points		  [43, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Carry_In"
		  SrcPort		  1
		  Points		  [202, 0]
		  Branch {
		    Points		    [0, -90]
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator3"
		  SrcPort		  1
		  DstBlock		  "Logical\nOperator4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical\nOperator1"
		  SrcPort		  1
		  Points		  [156, 0; 0, -40]
		  DstBlock		  "Logical\nOperator4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical\nOperator4"
		  SrcPort		  1
		  DstBlock		  "Carry_Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Full_Adder2"
	      SID		      "1834"
	      Ports		      [3, 2]
	      Position		      [940, 559, 1040, 601]
	      ZOrder		      221
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Full_Adder2"
		Location		[62, 0, 1301, 1080]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"150"
		Block {
		  BlockType		  Inport
		  Name			  "A"
		  SID			  "1835"
		  Position		  [320, 303, 350, 317]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "B"
		  SID			  "1836"
		  Position		  [320, 363, 350, 377]
		  ZOrder		  3
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Carry_In"
		  SID			  "1837"
		  Position		  [320, 423, 350, 437]
		  ZOrder		  6
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  SID			  "1838"
		  Ports			  [2, 1]
		  Position		  [495, 301, 525, 339]
		  ZOrder		  1
		  Operator		  "XOR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator1"
		  SID			  "1839"
		  Ports			  [2, 1]
		  Position		  [510, 461, 540, 499]
		  ZOrder		  2
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator2"
		  SID			  "1840"
		  Ports			  [2, 1]
		  Position		  [625, 311, 655, 349]
		  ZOrder		  5
		  Operator		  "XOR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator3"
		  SID			  "1841"
		  Ports			  [2, 1]
		  Position		  [625, 401, 655, 439]
		  ZOrder		  7
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator4"
		  SID			  "1842"
		  Ports			  [2, 1]
		  Position		  [745, 411, 775, 449]
		  ZOrder		  8
		  Operator		  "OR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Carry_Out"
		  SID			  "1843"
		  Position		  [835, 423, 865, 437]
		  ZOrder		  4
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Sum"
		  SID			  "1844"
		  Position		  [835, 323, 865, 337]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "A"
		  SrcPort		  1
		  Points		  [84, 0]
		  Branch {
		    Points		    [0, 160]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "B"
		  SrcPort		  1
		  Points		  [39, 0]
		  Branch {
		    Points		    [0, 120]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator2"
		  SrcPort		  1
		  DstBlock		  "Sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  Points		  [43, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Carry_In"
		  SrcPort		  1
		  Points		  [202, 0]
		  Branch {
		    Points		    [0, -90]
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator3"
		  SrcPort		  1
		  DstBlock		  "Logical\nOperator4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical\nOperator1"
		  SrcPort		  1
		  Points		  [156, 0; 0, -40]
		  DstBlock		  "Logical\nOperator4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical\nOperator4"
		  SrcPort		  1
		  DstBlock		  "Carry_Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Full_Adder3"
	      SID		      "1845"
	      Ports		      [3, 2]
	      Position		      [940, 649, 1040, 691]
	      ZOrder		      222
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Full_Adder3"
		Location		[62, 0, 1301, 1080]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"150"
		Block {
		  BlockType		  Inport
		  Name			  "A"
		  SID			  "1846"
		  Position		  [320, 303, 350, 317]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "B"
		  SID			  "1847"
		  Position		  [320, 363, 350, 377]
		  ZOrder		  3
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Carry_In"
		  SID			  "1848"
		  Position		  [320, 423, 350, 437]
		  ZOrder		  6
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  SID			  "1849"
		  Ports			  [2, 1]
		  Position		  [495, 301, 525, 339]
		  ZOrder		  1
		  Operator		  "XOR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator1"
		  SID			  "1850"
		  Ports			  [2, 1]
		  Position		  [510, 461, 540, 499]
		  ZOrder		  2
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator2"
		  SID			  "1851"
		  Ports			  [2, 1]
		  Position		  [625, 311, 655, 349]
		  ZOrder		  5
		  Operator		  "XOR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator3"
		  SID			  "1852"
		  Ports			  [2, 1]
		  Position		  [625, 401, 655, 439]
		  ZOrder		  7
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator4"
		  SID			  "1853"
		  Ports			  [2, 1]
		  Position		  [745, 411, 775, 449]
		  ZOrder		  8
		  Operator		  "OR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Carry_Out"
		  SID			  "1854"
		  Position		  [835, 423, 865, 437]
		  ZOrder		  4
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Sum"
		  SID			  "1855"
		  Position		  [835, 323, 865, 337]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "A"
		  SrcPort		  1
		  Points		  [84, 0]
		  Branch {
		    Points		    [0, 160]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "B"
		  SrcPort		  1
		  Points		  [39, 0]
		  Branch {
		    Points		    [0, 120]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator2"
		  SrcPort		  1
		  DstBlock		  "Sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  Points		  [43, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Carry_In"
		  SrcPort		  1
		  Points		  [202, 0]
		  Branch {
		    Points		    [0, -90]
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator3"
		  SrcPort		  1
		  DstBlock		  "Logical\nOperator4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical\nOperator1"
		  SrcPort		  1
		  Points		  [156, 0; 0, -40]
		  DstBlock		  "Logical\nOperator4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical\nOperator4"
		  SrcPort		  1
		  DstBlock		  "Carry_Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Full_Adder4"
	      SID		      "1856"
	      Ports		      [3, 2]
	      Position		      [940, 729, 1040, 771]
	      ZOrder		      223
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Full_Adder4"
		Location		[62, 0, 1301, 1080]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"150"
		Block {
		  BlockType		  Inport
		  Name			  "A"
		  SID			  "1857"
		  Position		  [320, 303, 350, 317]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "B"
		  SID			  "1858"
		  Position		  [320, 363, 350, 377]
		  ZOrder		  3
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Carry_In"
		  SID			  "1859"
		  Position		  [320, 423, 350, 437]
		  ZOrder		  6
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  SID			  "1860"
		  Ports			  [2, 1]
		  Position		  [495, 301, 525, 339]
		  ZOrder		  1
		  Operator		  "XOR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator1"
		  SID			  "1861"
		  Ports			  [2, 1]
		  Position		  [510, 461, 540, 499]
		  ZOrder		  2
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator2"
		  SID			  "1862"
		  Ports			  [2, 1]
		  Position		  [625, 311, 655, 349]
		  ZOrder		  5
		  Operator		  "XOR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator3"
		  SID			  "1863"
		  Ports			  [2, 1]
		  Position		  [625, 401, 655, 439]
		  ZOrder		  7
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator4"
		  SID			  "1864"
		  Ports			  [2, 1]
		  Position		  [745, 411, 775, 449]
		  ZOrder		  8
		  Operator		  "OR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Carry_Out"
		  SID			  "1865"
		  Position		  [835, 423, 865, 437]
		  ZOrder		  4
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Sum"
		  SID			  "1866"
		  Position		  [835, 323, 865, 337]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "A"
		  SrcPort		  1
		  Points		  [84, 0]
		  Branch {
		    Points		    [0, 160]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "B"
		  SrcPort		  1
		  Points		  [39, 0]
		  Branch {
		    Points		    [0, 120]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator2"
		  SrcPort		  1
		  DstBlock		  "Sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  Points		  [43, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Carry_In"
		  SrcPort		  1
		  Points		  [202, 0]
		  Branch {
		    Points		    [0, -90]
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator3"
		  SrcPort		  1
		  DstBlock		  "Logical\nOperator4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical\nOperator1"
		  SrcPort		  1
		  Points		  [156, 0; 0, -40]
		  DstBlock		  "Logical\nOperator4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical\nOperator4"
		  SrcPort		  1
		  DstBlock		  "Carry_Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Full_Adder5"
	      SID		      "1867"
	      Ports		      [3, 2]
	      Position		      [940, 809, 1040, 851]
	      ZOrder		      224
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Full_Adder5"
		Location		[62, 0, 1301, 1080]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"150"
		Block {
		  BlockType		  Inport
		  Name			  "A"
		  SID			  "1868"
		  Position		  [320, 303, 350, 317]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "B"
		  SID			  "1869"
		  Position		  [320, 363, 350, 377]
		  ZOrder		  3
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Carry_In"
		  SID			  "1870"
		  Position		  [320, 423, 350, 437]
		  ZOrder		  6
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  SID			  "1871"
		  Ports			  [2, 1]
		  Position		  [495, 301, 525, 339]
		  ZOrder		  1
		  Operator		  "XOR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator1"
		  SID			  "1872"
		  Ports			  [2, 1]
		  Position		  [510, 461, 540, 499]
		  ZOrder		  2
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator2"
		  SID			  "1873"
		  Ports			  [2, 1]
		  Position		  [625, 311, 655, 349]
		  ZOrder		  5
		  Operator		  "XOR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator3"
		  SID			  "1874"
		  Ports			  [2, 1]
		  Position		  [625, 401, 655, 439]
		  ZOrder		  7
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator4"
		  SID			  "1875"
		  Ports			  [2, 1]
		  Position		  [745, 411, 775, 449]
		  ZOrder		  8
		  Operator		  "OR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Carry_Out"
		  SID			  "1876"
		  Position		  [835, 423, 865, 437]
		  ZOrder		  4
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Sum"
		  SID			  "1877"
		  Position		  [835, 323, 865, 337]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "A"
		  SrcPort		  1
		  Points		  [84, 0]
		  Branch {
		    Points		    [0, 160]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "B"
		  SrcPort		  1
		  Points		  [39, 0]
		  Branch {
		    Points		    [0, 120]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator2"
		  SrcPort		  1
		  DstBlock		  "Sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  Points		  [43, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Carry_In"
		  SrcPort		  1
		  Points		  [202, 0]
		  Branch {
		    Points		    [0, -90]
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator3"
		  SrcPort		  1
		  DstBlock		  "Logical\nOperator4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical\nOperator1"
		  SrcPort		  1
		  Points		  [156, 0; 0, -40]
		  DstBlock		  "Logical\nOperator4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical\nOperator4"
		  SrcPort		  1
		  DstBlock		  "Carry_Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Full_Adder6"
	      SID		      "1878"
	      Ports		      [3, 2]
	      Position		      [940, 889, 1040, 931]
	      ZOrder		      225
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Full_Adder6"
		Location		[62, 0, 1301, 1080]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"150"
		Block {
		  BlockType		  Inport
		  Name			  "A"
		  SID			  "1879"
		  Position		  [320, 303, 350, 317]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "B"
		  SID			  "1880"
		  Position		  [320, 363, 350, 377]
		  ZOrder		  3
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Carry_In"
		  SID			  "1881"
		  Position		  [320, 423, 350, 437]
		  ZOrder		  6
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  SID			  "1882"
		  Ports			  [2, 1]
		  Position		  [495, 301, 525, 339]
		  ZOrder		  1
		  Operator		  "XOR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator1"
		  SID			  "1883"
		  Ports			  [2, 1]
		  Position		  [510, 461, 540, 499]
		  ZOrder		  2
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator2"
		  SID			  "1884"
		  Ports			  [2, 1]
		  Position		  [625, 311, 655, 349]
		  ZOrder		  5
		  Operator		  "XOR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator3"
		  SID			  "1885"
		  Ports			  [2, 1]
		  Position		  [625, 401, 655, 439]
		  ZOrder		  7
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator4"
		  SID			  "1886"
		  Ports			  [2, 1]
		  Position		  [745, 411, 775, 449]
		  ZOrder		  8
		  Operator		  "OR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Carry_Out"
		  SID			  "1887"
		  Position		  [835, 423, 865, 437]
		  ZOrder		  4
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Sum"
		  SID			  "1888"
		  Position		  [835, 323, 865, 337]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "A"
		  SrcPort		  1
		  Points		  [84, 0]
		  Branch {
		    Points		    [0, 160]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "B"
		  SrcPort		  1
		  Points		  [39, 0]
		  Branch {
		    Points		    [0, 120]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator2"
		  SrcPort		  1
		  DstBlock		  "Sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  Points		  [43, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Carry_In"
		  SrcPort		  1
		  Points		  [202, 0]
		  Branch {
		    Points		    [0, -90]
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator3"
		  SrcPort		  1
		  DstBlock		  "Logical\nOperator4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical\nOperator1"
		  SrcPort		  1
		  Points		  [156, 0; 0, -40]
		  DstBlock		  "Logical\nOperator4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical\nOperator4"
		  SrcPort		  1
		  DstBlock		  "Carry_Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Full_Adder7"
	      SID		      "1889"
	      Ports		      [3, 2]
	      Position		      [940, 969, 1040, 1011]
	      ZOrder		      226
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Full_Adder7"
		Location		[62, 0, 1301, 1080]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"150"
		Block {
		  BlockType		  Inport
		  Name			  "A"
		  SID			  "1890"
		  Position		  [320, 303, 350, 317]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "B"
		  SID			  "1891"
		  Position		  [320, 363, 350, 377]
		  ZOrder		  3
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Carry_In"
		  SID			  "1892"
		  Position		  [320, 423, 350, 437]
		  ZOrder		  6
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  SID			  "1893"
		  Ports			  [2, 1]
		  Position		  [495, 301, 525, 339]
		  ZOrder		  1
		  Operator		  "XOR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator1"
		  SID			  "1894"
		  Ports			  [2, 1]
		  Position		  [510, 461, 540, 499]
		  ZOrder		  2
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator2"
		  SID			  "1895"
		  Ports			  [2, 1]
		  Position		  [625, 311, 655, 349]
		  ZOrder		  5
		  Operator		  "XOR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator3"
		  SID			  "1896"
		  Ports			  [2, 1]
		  Position		  [625, 401, 655, 439]
		  ZOrder		  7
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator4"
		  SID			  "1897"
		  Ports			  [2, 1]
		  Position		  [745, 411, 775, 449]
		  ZOrder		  8
		  Operator		  "OR"
		  IconShape		  "distinctive"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Carry_Out"
		  SID			  "1898"
		  Position		  [835, 423, 865, 437]
		  ZOrder		  4
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Sum"
		  SID			  "1899"
		  Position		  [835, 323, 865, 337]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "A"
		  SrcPort		  1
		  Points		  [84, 0]
		  Branch {
		    Points		    [0, 160]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "B"
		  SrcPort		  1
		  Points		  [39, 0]
		  Branch {
		    Points		    [0, 120]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator2"
		  SrcPort		  1
		  DstBlock		  "Sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  Points		  [43, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Carry_In"
		  SrcPort		  1
		  Points		  [202, 0]
		  Branch {
		    Points		    [0, -90]
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator3"
		  SrcPort		  1
		  DstBlock		  "Logical\nOperator4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical\nOperator1"
		  SrcPort		  1
		  Points		  [156, 0; 0, -40]
		  DstBlock		  "Logical\nOperator4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical\nOperator4"
		  SrcPort		  1
		  DstBlock		  "Carry_Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Integer to Bit\nConverter"
	      SID		      "1920"
	      Ports		      [1, 1]
	      Position		      [100, 393, 180, 437]
	      ZOrder		      475
	      ShowName		      off
	      LibraryVersion	      "1.271"
	      SourceBlock	      "commutil2/Integer to Bit\nConverter"
	      SourceType	      "Integer to Bit Converter"
	      nbits		      "8"
	      signedInputValues	      "Unsigned"
	      bitOrder		      "MSB first"
	      outDtype		      "boolean"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Integer to Bit\nConverter1"
	      SID		      "1921"
	      Ports		      [1, 1]
	      Position		      [100, 1088, 180, 1132]
	      ZOrder		      476
	      ShowName		      off
	      LibraryVersion	      "1.271"
	      SourceBlock	      "commutil2/Integer to Bit\nConverter"
	      SourceType	      "Integer to Bit Converter"
	      nbits		      "8"
	      signedInputValues	      "Unsigned"
	      bitOrder		      "MSB first"
	      outDtype		      "boolean"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      "1900"
	      Ports		      [8, 1]
	      Position		      [1385, 413, 1390, 567]
	      ZOrder		      228
	      ShowName		      off
	      Inputs		      "8"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Carry"
	      SID		      "1901"
	      Position		      [1470, 393, 1500, 407]
	      ZOrder		      -2
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Sum"
	      SID		      "1902"
	      Position		      [1470, 483, 1500, 497]
	      ZOrder		      231
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Data_Out(1B)"
	      SID		      "1930"
	      Position		      [1670, 443, 1700, 457]
	      ZOrder		      563
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      4
	      Points		      [145, 0; 0, 200]
	      DstBlock		      "Full_Adder3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Operand_A(8b)"
	      SrcPort		      1
	      DstBlock		      "Demux17"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      8
	      Points		      [42, 0; 0, 440]
	      DstBlock		      "Full_Adder7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      8
	      Points		      [419, 0; 0, -210]
	      DstBlock		      "Full_Adder7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Full_Adder"
	      SrcPort		      2
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Full_Adder7"
	      SrcPort		      2
	      Points		      [267, 0; 0, -440]
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Full_Adder6"
	      SrcPort		      2
	      Points		      [242, 0; 0, -380]
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Full_Adder5"
	      SrcPort		      2
	      Points		      [215, 0; 0, -320]
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Full_Adder4"
	      SrcPort		      2
	      Points		      [187, 0; 0, -260]
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Full_Adder3"
	      SrcPort		      1
	      Points		      [16, 0; 0, -30; -147, 0; 0, -35]
	      DstBlock		      "Full_Adder2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Full_Adder3"
	      SrcPort		      2
	      Points		      [159, 0; 0, -200]
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Full_Adder2"
	      SrcPort		      2
	      Points		      [134, 0; 0, -130]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Full_Adder1"
	      SrcPort		      2
	      Points		      [112, 0; 0, -65]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Operand_B(8b)"
	      SrcPort		      1
	      DstBlock		      "Demux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Full_Adder7"
	      SrcPort		      1
	      Points		      [19, 0; 0, -27; -151, 0; 0, -28]
	      DstBlock		      "Full_Adder6"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Full_Adder6"
	      SrcPort		      1
	      Points		      [19, 0; 0, -27; -152, 0; 0, -28]
	      DstBlock		      "Full_Adder5"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Full_Adder5"
	      SrcPort		      1
	      Points		      [16, 0; 0, -25; -148, 0; 0, -30]
	      DstBlock		      "Full_Adder4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Full_Adder4"
	      SrcPort		      1
	      Points		      [19, 0; 0, -27; -152, 0; 0, -28]
	      DstBlock		      "Full_Adder3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Full_Adder2"
	      SrcPort		      1
	      Points		      [20, 0; 0, -32; -154, 0; 0, -28]
	      DstBlock		      "Full_Adder1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Full_Adder1"
	      SrcPort		      1
	      Points		      [20, 0; 0, -31; -153, 0; 0, -29]
	      DstBlock		      "Full_Adder"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Full_Adder"
	      SrcPort		      1
	      DstBlock		      "Carry"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      7
	      Points		      [400, 0; 0, -270]
	      DstBlock		      "Full_Adder6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      7
	      Points		      [66, 0; 0, 380]
	      DstBlock		      "Full_Adder6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      6
	      Points		      [380, 0; 0, -330]
	      DstBlock		      "Full_Adder5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      6
	      Points		      [93, 0; 0, 320]
	      DstBlock		      "Full_Adder5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      5
	      Points		      [360, 0; 0, -390]
	      DstBlock		      "Full_Adder4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      5
	      Points		      [119, 0; 0, 260]
	      DstBlock		      "Full_Adder4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      4
	      Points		      [339, 0; 0, -450]
	      DstBlock		      "Full_Adder3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      3
	      Points		      [171, 0; 0, 130]
	      DstBlock		      "Full_Adder2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      3
	      Points		      [318, 0; 0, -520]
	      DstBlock		      "Full_Adder2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      2
	      Points		      [296, 0; 0, -585]
	      DstBlock		      "Full_Adder1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      2
	      Points		      [195, 0; 0, 65]
	      DstBlock		      "Full_Adder1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      1
	      Points		      [274, 0; 0, -650]
	      DstBlock		      "Full_Adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      1
	      DstBlock		      "Full_Adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Full_Adder7"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Data_In_A(1B)"
	      SrcPort		      1
	      DstBlock		      "Integer to Bit\nConverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data_In_B(1B)"
	      SrcPort		      1
	      DstBlock		      "Integer to Bit\nConverter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Bit to Integer\nConverter1"
	      SrcPort		      1
	      DstBlock		      "Data_Out(1B)"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Instruction_AND"
	  SID			  "1749"
	  Ports			  [2, 1]
	  Position		  [200, 136, 340, 169]
	  ZOrder		  225
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Instruction_AND"
	    Location		    [461, 0, 1920, 1080]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "80"
	    Block {
	      BlockType		      Inport
	      Name		      "Data_In_A(1B)"
	      SID		      "1753"
	      Position		      [5, 73, 35, 87]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Data_In_B(1B)"
	      SID		      "1754"
	      Position		      [5, 768, 35, 782]
	      ZOrder		      215
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bit to Integer\nConverter1"
	      SID		      "1905"
	      Ports		      [1, 1]
	      Position		      [1075, 398, 1155, 442]
	      ZOrder		      562
	      ShowName		      off
	      LibraryVersion	      "1.271"
	      SourceBlock	      "commutil2/Bit to Integer\nConverter"
	      SourceType	      "Bit to Integer Converter"
	      nbits		      "8"
	      bitOrder		      "MSB first"
	      signedOutputValues      "Unsigned"
	      outDtype		      "uint8"
	      outDtypeSigned	      "Inherit via internal rule"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux1"
	      SID		      "1755"
	      Ports		      [1, 8]
	      Position		      [220, 698, 225, 852]
	      ZOrder		      216
	      ShowName		      off
	      Outputs		      "8"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux17"
	      SID		      "1756"
	      Ports		      [1, 8]
	      Position		      [220, 3, 225, 157]
	      ZOrder		      214
	      ShowName		      off
	      Outputs		      "8"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Integer to Bit\nConverter"
	      SID		      "1903"
	      Ports		      [1, 1]
	      Position		      [85, 58, 165, 102]
	      ZOrder		      471
	      ShowName		      off
	      LibraryVersion	      "1.271"
	      SourceBlock	      "commutil2/Integer to Bit\nConverter"
	      SourceType	      "Integer to Bit Converter"
	      nbits		      "8"
	      signedInputValues	      "Unsigned"
	      bitOrder		      "MSB first"
	      outDtype		      "boolean"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Integer to Bit\nConverter1"
	      SID		      "1904"
	      Ports		      [1, 1]
	      Position		      [85, 753, 165, 797]
	      ZOrder		      472
	      ShowName		      off
	      LibraryVersion	      "1.271"
	      SourceBlock	      "commutil2/Integer to Bit\nConverter"
	      SourceType	      "Integer to Bit Converter"
	      nbits		      "8"
	      signedInputValues	      "Unsigned"
	      bitOrder		      "MSB first"
	      outDtype		      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator"
	      SID		      "1757"
	      Ports		      [2, 1]
	      Position		      [760, 174, 790, 206]
	      ZOrder		      217
	      ShowName		      off
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator1"
	      SID		      "1758"
	      Ports		      [2, 1]
	      Position		      [760, 239, 790, 271]
	      ZOrder		      218
	      ShowName		      off
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator2"
	      SID		      "1759"
	      Ports		      [2, 1]
	      Position		      [760, 304, 790, 336]
	      ZOrder		      219
	      ShowName		      off
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator3"
	      SID		      "1760"
	      Ports		      [2, 1]
	      Position		      [760, 369, 790, 401]
	      ZOrder		      220
	      ShowName		      off
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator4"
	      SID		      "1761"
	      Ports		      [2, 1]
	      Position		      [760, 434, 790, 466]
	      ZOrder		      221
	      ShowName		      off
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator5"
	      SID		      "1762"
	      Ports		      [2, 1]
	      Position		      [760, 499, 790, 531]
	      ZOrder		      222
	      ShowName		      off
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator6"
	      SID		      "1763"
	      Ports		      [2, 1]
	      Position		      [760, 564, 790, 596]
	      ZOrder		      223
	      ShowName		      off
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator7"
	      SID		      "1764"
	      Ports		      [2, 1]
	      Position		      [760, 629, 790, 661]
	      ZOrder		      224
	      ShowName		      off
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      "1765"
	      Ports		      [8, 1]
	      Position		      [1020, 343, 1025, 497]
	      ZOrder		      225
	      ShowName		      off
	      Inputs		      "8"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Data_Out(1B)"
	      SID		      "1766"
	      Position		      [1195, 413, 1225, 427]
	      ZOrder		      -2
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Data_In_A(1B)"
	      SrcPort		      1
	      DstBlock		      "Integer to Bit\nConverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data_In_B(1B)"
	      SrcPort		      1
	      DstBlock		      "Integer to Bit\nConverter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      1
	      Points		      [274, 0; 0, 175]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      1
	      Points		      [274, 0; 0, -510]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      2
	      Points		      [256, 0; 0, 220]
	      DstBlock		      "Logical\nOperator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      2
	      Points		      [305, 0; 0, -465]
	      DstBlock		      "Logical\nOperator1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      3
	      Points		      [330, 0; 0, -420]
	      DstBlock		      "Logical\nOperator2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      3
	      Points		      [237, 0; 0, 265]
	      DstBlock		      "Logical\nOperator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      4
	      Points		      [216, 0; 0, 310]
	      DstBlock		      "Logical\nOperator3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      4
	      Points		      [356, 0; 0, -375]
	      DstBlock		      "Logical\nOperator3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      5
	      Points		      [195, 0; 0, 355]
	      DstBlock		      "Logical\nOperator4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      5
	      Points		      [380, 0; 0, -330]
	      DstBlock		      "Logical\nOperator4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      6
	      Points		      [171, 0; 0, 400]
	      DstBlock		      "Logical\nOperator5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      6
	      Points		      [405, 0; 0, -285]
	      DstBlock		      "Logical\nOperator5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      7
	      Points		      [150, 0; 0, 445]
	      DstBlock		      "Logical\nOperator6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      7
	      Points		      [428, 0; 0, -240]
	      DstBlock		      "Logical\nOperator6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      8
	      Points		      [128, 0; 0, 490]
	      DstBlock		      "Logical\nOperator7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      8
	      Points		      [453, 0; 0, -195]
	      DstBlock		      "Logical\nOperator7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Bit to Integer\nConverter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator4"
	      SrcPort		      1
	      Points		      [59, 0; 0, -20]
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator3"
	      SrcPort		      1
	      Points		      [60, 0; 0, 25]
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator5"
	      SrcPort		      1
	      Points		      [80, 0; 0, -65]
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator6"
	      SrcPort		      1
	      Points		      [103, 0; 0, -110]
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator7"
	      SrcPort		      1
	      Points		      [125, 0; 0, -155]
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator2"
	      SrcPort		      1
	      Points		      [80, 0; 0, 70]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator1"
	      SrcPort		      1
	      Points		      [104, 0; 0, 115]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator"
	      SrcPort		      1
	      Points		      [129, 0; 0, 160]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Integer to Bit\nConverter"
	      SrcPort		      1
	      DstBlock		      "Demux17"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Integer to Bit\nConverter1"
	      SrcPort		      1
	      DstBlock		      "Demux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Bit to Integer\nConverter1"
	      SrcPort		      1
	      DstBlock		      "Data_Out(1B)"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Instruction_NOT"
	  SID			  "1750"
	  Ports			  [1, 1]
	  Position		  [200, 429, 340, 461]
	  ZOrder		  228
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Instruction_NOT"
	    Location		    [461, 0, 1920, 1080]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Data_In(1B)"
	      SID		      "1914"
	      Position		      [385, 413, 415, 427]
	      ZOrder		      473
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bit to Integer\nConverter1"
	      SID		      "1927"
	      Ports		      [1, 1]
	      Position		      [1060, 398, 1140, 442]
	      ZOrder		      564
	      ShowName		      off
	      LibraryVersion	      "1.271"
	      SourceBlock	      "commutil2/Bit to Integer\nConverter"
	      SourceType	      "Bit to Integer Converter"
	      nbits		      "8"
	      bitOrder		      "MSB first"
	      signedOutputValues      "Unsigned"
	      outDtype		      "uint8"
	      outDtypeSigned	      "Inherit via internal rule"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux17"
	      SID		      "1796"
	      Ports		      [1, 8]
	      Position		      [595, 343, 600, 497]
	      ZOrder		      214
	      ShowName		      off
	      Outputs		      "8"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Integer to Bit\nConverter"
	      SID		      "1916"
	      Ports		      [1, 1]
	      Position		      [465, 398, 545, 442]
	      ZOrder		      475
	      ShowName		      off
	      LibraryVersion	      "1.271"
	      SourceBlock	      "commutil2/Integer to Bit\nConverter"
	      SourceType	      "Integer to Bit Converter"
	      nbits		      "8"
	      signedInputValues	      "Unsigned"
	      bitOrder		      "MSB first"
	      outDtype		      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator"
	      SID		      "1797"
	      Ports		      [1, 1]
	      Position		      [760, 174, 790, 206]
	      ZOrder		      217
	      ShowName		      off
	      Operator		      "NOT"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator1"
	      SID		      "1798"
	      Ports		      [1, 1]
	      Position		      [760, 239, 790, 271]
	      ZOrder		      218
	      ShowName		      off
	      Operator		      "NOT"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator2"
	      SID		      "1799"
	      Ports		      [1, 1]
	      Position		      [760, 304, 790, 336]
	      ZOrder		      219
	      ShowName		      off
	      Operator		      "NOT"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator3"
	      SID		      "1800"
	      Ports		      [1, 1]
	      Position		      [760, 369, 790, 401]
	      ZOrder		      220
	      ShowName		      off
	      Operator		      "NOT"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator4"
	      SID		      "1801"
	      Ports		      [1, 1]
	      Position		      [760, 434, 790, 466]
	      ZOrder		      221
	      ShowName		      off
	      Operator		      "NOT"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator5"
	      SID		      "1802"
	      Ports		      [1, 1]
	      Position		      [760, 499, 790, 531]
	      ZOrder		      222
	      ShowName		      off
	      Operator		      "NOT"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator6"
	      SID		      "1803"
	      Ports		      [1, 1]
	      Position		      [760, 564, 790, 596]
	      ZOrder		      223
	      ShowName		      off
	      Operator		      "NOT"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator7"
	      SID		      "1804"
	      Ports		      [1, 1]
	      Position		      [760, 629, 790, 661]
	      ZOrder		      224
	      ShowName		      off
	      Operator		      "NOT"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      "1805"
	      Ports		      [8, 1]
	      Position		      [1000, 343, 1005, 497]
	      ZOrder		      225
	      ShowName		      off
	      Inputs		      "8"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Data_Out(1B)"
	      SID		      "1928"
	      Position		      [1180, 413, 1210, 427]
	      ZOrder		      563
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Integer to Bit\nConverter"
	      SrcPort		      1
	      DstBlock		      "Demux17"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      1
	      Points		      [87, 0; 0, -160]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      2
	      Points		      [102, 0; 0, -115]
	      DstBlock		      "Logical\nOperator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      3
	      Points		      [117, 0; 0, -70]
	      DstBlock		      "Logical\nOperator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      4
	      Points		      [131, 0; 0, -25]
	      DstBlock		      "Logical\nOperator3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      5
	      Points		      [131, 0; 0, 20]
	      DstBlock		      "Logical\nOperator4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      6
	      Points		      [118, 0; 0, 65]
	      DstBlock		      "Logical\nOperator5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      7
	      Points		      [102, 0; 0, 110]
	      DstBlock		      "Logical\nOperator6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      8
	      Points		      [86, 0; 0, 155]
	      DstBlock		      "Logical\nOperator7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Bit to Integer\nConverter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator4"
	      SrcPort		      1
	      Points		      [59, 0; 0, -20]
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator3"
	      SrcPort		      1
	      Points		      [60, 0; 0, 25]
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator5"
	      SrcPort		      1
	      Points		      [80, 0; 0, -65]
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator6"
	      SrcPort		      1
	      Points		      [103, 0; 0, -110]
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator7"
	      SrcPort		      1
	      Points		      [125, 0; 0, -155]
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator2"
	      SrcPort		      1
	      Points		      [80, 0; 0, 70]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator1"
	      SrcPort		      1
	      Points		      [104, 0; 0, 115]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator"
	      SrcPort		      1
	      Points		      [129, 0; 0, 160]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data_In(1B)"
	      SrcPort		      1
	      DstBlock		      "Integer to Bit\nConverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Bit to Integer\nConverter1"
	      SrcPort		      1
	      DstBlock		      "Data_Out(1B)"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Instruction_OR"
	  SID			  "1751"
	  Ports			  [2, 1]
	  Position		  [200, 235, 340, 270]
	  ZOrder		  226
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Instruction_OR"
	    Location		    [461, 0, 1920, 1080]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "80"
	    Block {
	      BlockType		      Inport
	      Name		      "Data_In_A(1B)"
	      SID		      "1906"
	      Position		      [20, 73, 50, 87]
	      ZOrder		      473
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Data_In_B(1B)"
	      SID		      "1907"
	      Position		      [20, 768, 50, 782]
	      ZOrder		      474
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bit to Integer\nConverter1"
	      SID		      "1923"
	      Ports		      [1, 1]
	      Position		      [1120, 398, 1200, 442]
	      ZOrder		      564
	      ShowName		      off
	      LibraryVersion	      "1.271"
	      SourceBlock	      "commutil2/Bit to Integer\nConverter"
	      SourceType	      "Bit to Integer Converter"
	      nbits		      "8"
	      bitOrder		      "MSB first"
	      signedOutputValues      "Unsigned"
	      outDtype		      "uint8"
	      outDtypeSigned	      "Inherit via internal rule"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux1"
	      SID		      "1769"
	      Ports		      [1, 8]
	      Position		      [245, 698, 250, 852]
	      ZOrder		      216
	      ShowName		      off
	      Outputs		      "8"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux17"
	      SID		      "1770"
	      Ports		      [1, 8]
	      Position		      [245, 3, 250, 157]
	      ZOrder		      214
	      ShowName		      off
	      Outputs		      "8"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Integer to Bit\nConverter"
	      SID		      "1908"
	      Ports		      [1, 1]
	      Position		      [100, 58, 180, 102]
	      ZOrder		      475
	      ShowName		      off
	      LibraryVersion	      "1.271"
	      SourceBlock	      "commutil2/Integer to Bit\nConverter"
	      SourceType	      "Integer to Bit Converter"
	      nbits		      "8"
	      signedInputValues	      "Unsigned"
	      bitOrder		      "MSB first"
	      outDtype		      "boolean"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Integer to Bit\nConverter1"
	      SID		      "1909"
	      Ports		      [1, 1]
	      Position		      [100, 753, 180, 797]
	      ZOrder		      476
	      ShowName		      off
	      LibraryVersion	      "1.271"
	      SourceBlock	      "commutil2/Integer to Bit\nConverter"
	      SourceType	      "Integer to Bit Converter"
	      nbits		      "8"
	      signedInputValues	      "Unsigned"
	      bitOrder		      "MSB first"
	      outDtype		      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator"
	      SID		      "1771"
	      Ports		      [2, 1]
	      Position		      [785, 174, 815, 206]
	      ZOrder		      217
	      ShowName		      off
	      Operator		      "OR"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator1"
	      SID		      "1772"
	      Ports		      [2, 1]
	      Position		      [785, 239, 815, 271]
	      ZOrder		      218
	      ShowName		      off
	      Operator		      "OR"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator2"
	      SID		      "1773"
	      Ports		      [2, 1]
	      Position		      [785, 304, 815, 336]
	      ZOrder		      219
	      ShowName		      off
	      Operator		      "OR"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator3"
	      SID		      "1774"
	      Ports		      [2, 1]
	      Position		      [785, 369, 815, 401]
	      ZOrder		      220
	      ShowName		      off
	      Operator		      "OR"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator4"
	      SID		      "1775"
	      Ports		      [2, 1]
	      Position		      [785, 434, 815, 466]
	      ZOrder		      221
	      ShowName		      off
	      Operator		      "OR"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator5"
	      SID		      "1776"
	      Ports		      [2, 1]
	      Position		      [785, 499, 815, 531]
	      ZOrder		      222
	      ShowName		      off
	      Operator		      "OR"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator6"
	      SID		      "1777"
	      Ports		      [2, 1]
	      Position		      [785, 564, 815, 596]
	      ZOrder		      223
	      ShowName		      off
	      Operator		      "OR"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator7"
	      SID		      "1778"
	      Ports		      [2, 1]
	      Position		      [785, 629, 815, 661]
	      ZOrder		      224
	      ShowName		      off
	      Operator		      "OR"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      "1779"
	      Ports		      [8, 1]
	      Position		      [1045, 343, 1050, 497]
	      ZOrder		      225
	      ShowName		      off
	      Inputs		      "8"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Data_Out(1B)"
	      SID		      "1924"
	      Position		      [1255, 413, 1285, 427]
	      ZOrder		      563
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Integer to Bit\nConverter"
	      SrcPort		      1
	      DstBlock		      "Demux17"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Integer to Bit\nConverter1"
	      SrcPort		      1
	      DstBlock		      "Demux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      1
	      Points		      [274, 0; 0, 175]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      1
	      Points		      [274, 0; 0, -510]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      2
	      Points		      [256, 0; 0, 220]
	      DstBlock		      "Logical\nOperator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      2
	      Points		      [305, 0; 0, -465]
	      DstBlock		      "Logical\nOperator1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      3
	      Points		      [330, 0; 0, -420]
	      DstBlock		      "Logical\nOperator2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      3
	      Points		      [237, 0; 0, 265]
	      DstBlock		      "Logical\nOperator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      4
	      Points		      [216, 0; 0, 310]
	      DstBlock		      "Logical\nOperator3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      4
	      Points		      [356, 0; 0, -375]
	      DstBlock		      "Logical\nOperator3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      5
	      Points		      [195, 0; 0, 355]
	      DstBlock		      "Logical\nOperator4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      5
	      Points		      [380, 0; 0, -330]
	      DstBlock		      "Logical\nOperator4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      6
	      Points		      [171, 0; 0, 400]
	      DstBlock		      "Logical\nOperator5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      6
	      Points		      [405, 0; 0, -285]
	      DstBlock		      "Logical\nOperator5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      7
	      Points		      [150, 0; 0, 445]
	      DstBlock		      "Logical\nOperator6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      7
	      Points		      [428, 0; 0, -240]
	      DstBlock		      "Logical\nOperator6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      8
	      Points		      [128, 0; 0, 490]
	      DstBlock		      "Logical\nOperator7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      8
	      Points		      [453, 0; 0, -195]
	      DstBlock		      "Logical\nOperator7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator4"
	      SrcPort		      1
	      Points		      [59, 0; 0, -20]
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator3"
	      SrcPort		      1
	      Points		      [60, 0; 0, 25]
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator5"
	      SrcPort		      1
	      Points		      [80, 0; 0, -65]
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator6"
	      SrcPort		      1
	      Points		      [103, 0; 0, -110]
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator7"
	      SrcPort		      1
	      Points		      [125, 0; 0, -155]
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator2"
	      SrcPort		      1
	      Points		      [80, 0; 0, 70]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator1"
	      SrcPort		      1
	      Points		      [104, 0; 0, 115]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator"
	      SrcPort		      1
	      Points		      [129, 0; 0, 160]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data_In_A(1B)"
	      SrcPort		      1
	      DstBlock		      "Integer to Bit\nConverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data_In_B(1B)"
	      SrcPort		      1
	      DstBlock		      "Integer to Bit\nConverter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Bit to Integer\nConverter1"
	      SrcPort		      1
	      DstBlock		      "Data_Out(1B)"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Bit to Integer\nConverter1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Instruction_XOR"
	  SID			  "1752"
	  Ports			  [2, 1]
	  Position		  [200, 330, 340, 365]
	  ZOrder		  227
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Instruction_XOR"
	    Location		    [461, 0, 1920, 1080]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Data_In_A(1B)"
	      SID		      "1910"
	      Position		      [0, 73, 30, 87]
	      ZOrder		      473
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Data_In_B(1B)"
	      SID		      "1911"
	      Position		      [0, 768, 30, 782]
	      ZOrder		      474
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bit to Integer\nConverter1"
	      SID		      "1925"
	      Ports		      [1, 1]
	      Position		      [1080, 398, 1160, 442]
	      ZOrder		      564
	      ShowName		      off
	      LibraryVersion	      "1.271"
	      SourceBlock	      "commutil2/Bit to Integer\nConverter"
	      SourceType	      "Bit to Integer Converter"
	      nbits		      "8"
	      bitOrder		      "MSB first"
	      signedOutputValues      "Unsigned"
	      outDtype		      "uint8"
	      outDtypeSigned	      "Inherit via internal rule"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux1"
	      SID		      "1783"
	      Ports		      [1, 8]
	      Position		      [220, 698, 225, 852]
	      ZOrder		      216
	      ShowName		      off
	      Outputs		      "8"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux17"
	      SID		      "1784"
	      Ports		      [1, 8]
	      Position		      [220, 3, 225, 157]
	      ZOrder		      214
	      ShowName		      off
	      Outputs		      "8"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Integer to Bit\nConverter"
	      SID		      "1912"
	      Ports		      [1, 1]
	      Position		      [80, 58, 160, 102]
	      ZOrder		      475
	      ShowName		      off
	      LibraryVersion	      "1.271"
	      SourceBlock	      "commutil2/Integer to Bit\nConverter"
	      SourceType	      "Integer to Bit Converter"
	      nbits		      "8"
	      signedInputValues	      "Unsigned"
	      bitOrder		      "MSB first"
	      outDtype		      "boolean"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Integer to Bit\nConverter1"
	      SID		      "1913"
	      Ports		      [1, 1]
	      Position		      [80, 753, 160, 797]
	      ZOrder		      476
	      ShowName		      off
	      LibraryVersion	      "1.271"
	      SourceBlock	      "commutil2/Integer to Bit\nConverter"
	      SourceType	      "Integer to Bit Converter"
	      nbits		      "8"
	      signedInputValues	      "Unsigned"
	      bitOrder		      "MSB first"
	      outDtype		      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator"
	      SID		      "1785"
	      Ports		      [2, 1]
	      Position		      [760, 174, 790, 206]
	      ZOrder		      217
	      ShowName		      off
	      Operator		      "XOR"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator1"
	      SID		      "1786"
	      Ports		      [2, 1]
	      Position		      [760, 239, 790, 271]
	      ZOrder		      218
	      ShowName		      off
	      Operator		      "XOR"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator2"
	      SID		      "1787"
	      Ports		      [2, 1]
	      Position		      [760, 304, 790, 336]
	      ZOrder		      219
	      ShowName		      off
	      Operator		      "XOR"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator3"
	      SID		      "1788"
	      Ports		      [2, 1]
	      Position		      [760, 369, 790, 401]
	      ZOrder		      220
	      ShowName		      off
	      Operator		      "XOR"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator4"
	      SID		      "1789"
	      Ports		      [2, 1]
	      Position		      [760, 434, 790, 466]
	      ZOrder		      221
	      ShowName		      off
	      Operator		      "XOR"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator5"
	      SID		      "1790"
	      Ports		      [2, 1]
	      Position		      [760, 499, 790, 531]
	      ZOrder		      222
	      ShowName		      off
	      Operator		      "XOR"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator6"
	      SID		      "1791"
	      Ports		      [2, 1]
	      Position		      [760, 564, 790, 596]
	      ZOrder		      223
	      ShowName		      off
	      Operator		      "XOR"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator7"
	      SID		      "1792"
	      Ports		      [2, 1]
	      Position		      [760, 629, 790, 661]
	      ZOrder		      224
	      ShowName		      off
	      Operator		      "XOR"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      "1793"
	      Ports		      [8, 1]
	      Position		      [1020, 343, 1025, 497]
	      ZOrder		      225
	      ShowName		      off
	      Inputs		      "8"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Data_Out(1B)"
	      SID		      "1926"
	      Position		      [1200, 413, 1230, 427]
	      ZOrder		      563
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Integer to Bit\nConverter"
	      SrcPort		      1
	      DstBlock		      "Demux17"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Integer to Bit\nConverter1"
	      SrcPort		      1
	      DstBlock		      "Demux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      1
	      Points		      [274, 0; 0, 175]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      1
	      Points		      [274, 0; 0, -510]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      2
	      Points		      [256, 0; 0, 220]
	      DstBlock		      "Logical\nOperator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      2
	      Points		      [305, 0; 0, -465]
	      DstBlock		      "Logical\nOperator1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      3
	      Points		      [330, 0; 0, -420]
	      DstBlock		      "Logical\nOperator2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      3
	      Points		      [237, 0; 0, 265]
	      DstBlock		      "Logical\nOperator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      4
	      Points		      [216, 0; 0, 310]
	      DstBlock		      "Logical\nOperator3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      4
	      Points		      [356, 0; 0, -375]
	      DstBlock		      "Logical\nOperator3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      5
	      Points		      [195, 0; 0, 355]
	      DstBlock		      "Logical\nOperator4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      5
	      Points		      [380, 0; 0, -330]
	      DstBlock		      "Logical\nOperator4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      6
	      Points		      [171, 0; 0, 400]
	      DstBlock		      "Logical\nOperator5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      6
	      Points		      [405, 0; 0, -285]
	      DstBlock		      "Logical\nOperator5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      7
	      Points		      [150, 0; 0, 445]
	      DstBlock		      "Logical\nOperator6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      7
	      Points		      [428, 0; 0, -240]
	      DstBlock		      "Logical\nOperator6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux17"
	      SrcPort		      8
	      Points		      [128, 0; 0, 490]
	      DstBlock		      "Logical\nOperator7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      8
	      Points		      [453, 0; 0, -195]
	      DstBlock		      "Logical\nOperator7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Bit to Integer\nConverter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator4"
	      SrcPort		      1
	      Points		      [59, 0; 0, -20]
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator3"
	      SrcPort		      1
	      Points		      [60, 0; 0, 25]
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator5"
	      SrcPort		      1
	      Points		      [80, 0; 0, -65]
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator6"
	      SrcPort		      1
	      Points		      [103, 0; 0, -110]
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator7"
	      SrcPort		      1
	      Points		      [125, 0; 0, -155]
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator2"
	      SrcPort		      1
	      Points		      [80, 0; 0, 70]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator1"
	      SrcPort		      1
	      Points		      [104, 0; 0, 115]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator"
	      SrcPort		      1
	      Points		      [129, 0; 0, 160]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data_In_A(1B)"
	      SrcPort		      1
	      DstBlock		      "Integer to Bit\nConverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data_In_B(1B)"
	      SrcPort		      1
	      DstBlock		      "Integer to Bit\nConverter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Bit to Integer\nConverter1"
	      SrcPort		      1
	      DstBlock		      "Data_Out(1B)"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Program_Counter"
      SID		      "1681"
      Ports		      [4, 1]
      Position		      [1155, 236, 1315, 299]
      ZOrder		      447
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Program_Counter"
	Location		[343, 0, 1920, 1080]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Address_In(1B)"
	  SID			  "1682"
	  Position		  [960, 843, 990, 857]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Set_Direct(1b)"
	  SID			  "1685"
	  Position		  [960, 1108, 990, 1122]
	  ZOrder		  566
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Increment(1b)"
	  SID			  "1686"
	  Position		  [960, 983, 990, 997]
	  ZOrder		  565
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Clock"
	  SID			  "1738"
	  Position		  [960, 1183, 990, 1197]
	  ZOrder		  582
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "2_to_1_Bit_Multiplexer"
	  SID			  "1687"
	  Ports			  [3, 1]
	  Position		  [1330, 950, 1435, 1000]
	  ZOrder		  549
	  LibraryVersion	  "1.32"
	  SourceBlock		  "Common_Library/Multiplexers/2_to_1_Bit_Multiplexer"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "2_to_1_Bit_Multiplexer1"
	  SID			  "1688"
	  Ports			  [3, 1]
	  Position		  [1330, 1030, 1435, 1080]
	  ZOrder		  550
	  LibraryVersion	  "1.32"
	  SourceBlock		  "Common_Library/Multiplexers/2_to_1_Bit_Multiplexer"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "2_to_1_Bit_Multiplexer2"
	  SID			  "1689"
	  Ports			  [3, 1]
	  Position		  [1760, 970, 1865, 1020]
	  ZOrder		  551
	  LibraryVersion	  "1.32"
	  SourceBlock		  "Common_Library/Multiplexers/2_to_1_Bit_Multiplexer"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "2_to_1_Bit_Multiplexer3"
	  SID			  "1690"
	  Ports			  [3, 1]
	  Position		  [1760, 1050, 1865, 1100]
	  ZOrder		  552
	  LibraryVersion	  "1.32"
	  SourceBlock		  "Common_Library/Multiplexers/2_to_1_Bit_Multiplexer"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "2_to_1_Bit_Multiplexer4"
	  SID			  "1691"
	  Ports			  [3, 1]
	  Position		  [2200, 990, 2305, 1040]
	  ZOrder		  554
	  LibraryVersion	  "1.32"
	  SourceBlock		  "Common_Library/Multiplexers/2_to_1_Bit_Multiplexer"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "2_to_1_Bit_Multiplexer5"
	  SID			  "1692"
	  Ports			  [3, 1]
	  Position		  [2200, 1070, 2305, 1120]
	  ZOrder		  555
	  LibraryVersion	  "1.32"
	  SourceBlock		  "Common_Library/Multiplexers/2_to_1_Bit_Multiplexer"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "2_to_1_Bit_Multiplexer6"
	  SID			  "1693"
	  Ports			  [3, 1]
	  Position		  [2640, 1025, 2745, 1075]
	  ZOrder		  557
	  LibraryVersion	  "1.32"
	  SourceBlock		  "Common_Library/Multiplexers/2_to_1_Bit_Multiplexer"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "2_to_1_Bit_Multiplexer7"
	  SID			  "1694"
	  Ports			  [3, 1]
	  Position		  [2640, 1105, 2745, 1155]
	  ZOrder		  558
	  LibraryVersion	  "1.32"
	  SourceBlock		  "Common_Library/Multiplexers/2_to_1_Bit_Multiplexer"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bit to Integer\nConverter1"
	  SID			  "1697"
	  Ports			  [1, 1]
	  Position		  [2970, 673, 3050, 717]
	  ZOrder		  542
	  ShowName		  off
	  LibraryVersion	  "1.271"
	  SourceBlock		  "commutil2/Bit to Integer\nConverter"
	  SourceType		  "Bit to Integer Converter"
	  nbits			  "8"
	  bitOrder		  "MSB first"
	  signedOutputValues	  "Unsigned"
	  outDtype		  "uint8"
	  outDtypeSigned	  "Inherit via internal rule"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bit_0000"
	  SID			  "1698"
	  Ports			  [3, 2]
	  Position		  [1495, 992, 1540, 1068]
	  ZOrder		  530
	  LibraryVersion	  "1.44"
	  SourceBlock		  "simulink_extras/Flip Flops/J-K\nFlip-Flop"
	  SourceType		  "JKFlipFlop"
	  initial_condition	  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bit_0001"
	  SID			  "1699"
	  Ports			  [3, 2]
	  Position		  [1940, 1012, 1985, 1088]
	  ZOrder		  531
	  LibraryVersion	  "1.44"
	  SourceBlock		  "simulink_extras/Flip Flops/J-K\nFlip-Flop"
	  SourceType		  "JKFlipFlop"
	  initial_condition	  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bit_0002"
	  SID			  "1700"
	  Ports			  [3, 2]
	  Position		  [2360, 1032, 2405, 1108]
	  ZOrder		  534
	  LibraryVersion	  "1.44"
	  SourceBlock		  "simulink_extras/Flip Flops/J-K\nFlip-Flop"
	  SourceType		  "JKFlipFlop"
	  initial_condition	  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bit_0003"
	  SID			  "1701"
	  Ports			  [3, 2]
	  Position		  [2785, 1067, 2830, 1143]
	  ZOrder		  537
	  LibraryVersion	  "1.44"
	  SourceBlock		  "simulink_extras/Flip Flops/J-K\nFlip-Flop"
	  SourceType		  "JKFlipFlop"
	  initial_condition	  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "1733"
	  Position		  [2715, 530, 2745, 560]
	  ZOrder		  577
	  ShowName		  off
	  Value			  "0"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  "1734"
	  Position		  [2715, 670, 2745, 700]
	  ZOrder		  578
	  ShowName		  off
	  Value			  "0"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "1735"
	  Position		  [2715, 625, 2745, 655]
	  ZOrder		  579
	  ShowName		  off
	  Value			  "0"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  SID			  "1736"
	  Position		  [2715, 580, 2745, 610]
	  ZOrder		  580
	  ShowName		  off
	  Value			  "0"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  SID			  "1703"
	  Ports			  [1, 4]
	  Position		  [1195, 816, 1205, 879]
	  ZOrder		  547
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Increment\nEnabled"
	  SID			  "1707"
	  Ports			  [2, 1]
	  Position		  [1580, 926, 1610, 964]
	  ZOrder		  570
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer to Bit\nConverter"
	  SID			  "1710"
	  Ports			  [1, 1]
	  Position		  [1050, 828, 1130, 872]
	  ZOrder		  560
	  ShowName		  off
	  LibraryVersion	  "1.271"
	  SourceBlock		  "commutil2/Integer to Bit\nConverter"
	  SourceType		  "Integer to Bit Converter"
	  nbits			  "4"
	  signedInputValues	  "Unsigned"
	  bitOrder		  "MSB first"
	  outDtype		  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator3"
	  SID			  "1714"
	  Ports			  [2, 1]
	  Position		  [2035, 936, 2065, 974]
	  ZOrder		  536
	  ShowName		  off
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator4"
	  SID			  "1715"
	  Ports			  [2, 1]
	  Position		  [2460, 946, 2490, 984]
	  ZOrder		  539
	  ShowName		  off
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator5"
	  SID			  "1716"
	  Ports			  [1, 1]
	  Position		  [2583, 1121, 2598, 1139]
	  ZOrder		  559
	  ShowName		  off
	  Operator		  "NOT"
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator6"
	  SID			  "1717"
	  Ports			  [1, 1]
	  Position		  [1273, 1046, 1288, 1064]
	  ZOrder		  548
	  ShowName		  off
	  Operator		  "NOT"
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator8"
	  SID			  "1719"
	  Ports			  [1, 1]
	  Position		  [1713, 1066, 1728, 1084]
	  ZOrder		  553
	  ShowName		  off
	  Operator		  "NOT"
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator9"
	  SID			  "1720"
	  Ports			  [1, 1]
	  Position		  [2153, 1086, 2168, 1104]
	  ZOrder		  556
	  ShowName		  off
	  Operator		  "NOT"
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  SID			  "1721"
	  Ports			  [8, 1]
	  Position		  [2900, 618, 2915, 772]
	  ZOrder		  541
	  ShowName		  off
	  Inputs		  "8"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator10"
	  SID			  "1729"
	  Position		  [2015, 1060, 2035, 1080]
	  ZOrder		  533
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator11"
	  SID			  "1730"
	  Position		  [2445, 1080, 2465, 1100]
	  ZOrder		  535
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator12"
	  SID			  "1731"
	  Position		  [2870, 1115, 2890, 1135]
	  ZOrder		  538
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator9"
	  SID			  "1732"
	  Position		  [1570, 1040, 1590, 1060]
	  ZOrder		  532
	  ShowName		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Address_Out(1B)"
	  SID			  "1683"
	  Position		  [3105, 688, 3135, 702]
	  ZOrder		  -2
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Increment(1b)"
	  SrcPort		  1
	  Points		  [226, 0]
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "2_to_1_Bit_Multiplexer1"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "2_to_1_Bit_Multiplexer"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -55]
	    DstBlock		    "Increment\nEnabled"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Bit_0000"
	  SrcPort		  2
	  DstBlock		  "Terminator9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bit_0001"
	  SrcPort		  2
	  DstBlock		  "Terminator10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Clock"
	  SrcPort		  1
	  Points		  [478, 0]
	  Branch {
	    Points		    [0, -160]
	    DstBlock		    "Bit_0000"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [429, 0]
	    Branch {
	      Points		      [432, 0]
	      Branch {
		Points			[0, -120]
		DstBlock		"Bit_0002"
		DstPort			2
	      }
	      Branch {
		Points			[431, 0; 0, -85]
		DstBlock		"Bit_0003"
		DstPort			2
	      }
	    }
	    Branch {
	      Points		      [0, -140]
	      DstBlock		      "Bit_0001"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "Bit_0002"
	  SrcPort		  2
	  DstBlock		  "Terminator11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Increment\nEnabled"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    Points		    [0, 65]
	    Branch {
	      Points		      [0, 80]
	      DstBlock		      "2_to_1_Bit_Multiplexer3"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "2_to_1_Bit_Multiplexer2"
	      DstPort		      3
	    }
	  }
	  Branch {
	    DstBlock		    "Logical\nOperator3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Bit_0001"
	  SrcPort		  1
	  Points		  [24, 0; 0, -65]
	  Branch {
	    Points		    [0, -220]
	    DstBlock		    "Mux1"
	    DstPort		    7
	  }
	  Branch {
	    DstBlock		    "Logical\nOperator3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Logical\nOperator3"
	  SrcPort		  1
	  Points		  [42, 0]
	  Branch {
	    Points		    [0, 75]
	    Branch {
	      Points		      [0, 80]
	      DstBlock		      "2_to_1_Bit_Multiplexer5"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "2_to_1_Bit_Multiplexer4"
	      DstPort		      3
	    }
	  }
	  Branch {
	    DstBlock		    "Logical\nOperator4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Bit_0003"
	  SrcPort		  2
	  DstBlock		  "Terminator12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator4"
	  SrcPort		  1
	  Points		  [45, 0; 0, 100]
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "2_to_1_Bit_Multiplexer7"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "2_to_1_Bit_Multiplexer6"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Bit_0002"
	  SrcPort		  1
	  Points		  [26, 0; 0, -75]
	  Branch {
	    Points		    [0, -250]
	    DstBlock		    "Mux1"
	    DstPort		    6
	  }
	  Branch {
	    DstBlock		    "Logical\nOperator4"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Bit_0003"
	  SrcPort		  1
	  Points		  [30, 0; 0, -380]
	  DstBlock		  "Mux1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Bit to Integer\nConverter1"
	  SrcPort		  1
	  DstBlock		  "Address_Out(1B)"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "Bit to Integer\nConverter1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Address_In(1B)"
	  SrcPort		  1
	  DstBlock		  "Integer to Bit\nConverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  4
	  Points		  [29, 0; 0, 105]
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Logical\nOperator6"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "2_to_1_Bit_Multiplexer"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "2_to_1_Bit_Multiplexer1"
	  SrcPort		  1
	  DstBlock		  "Bit_0000"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "2_to_1_Bit_Multiplexer"
	  SrcPort		  1
	  Points		  [19, 0; 0, 30]
	  DstBlock		  "Bit_0000"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator6"
	  SrcPort		  1
	  DstBlock		  "2_to_1_Bit_Multiplexer1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Set_Direct(1b)"
	  SrcPort		  1
	  Points		  [309, 0]
	  Branch {
	    Points		    [0, -75]
	    Branch {
	      Points		      [0, -80]
	      DstBlock		      "2_to_1_Bit_Multiplexer"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "2_to_1_Bit_Multiplexer1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 96; 435, 0]
	    Branch {
	      Points		      [0, -151]
	      Branch {
		Points			[0, -80]
		DstBlock		"2_to_1_Bit_Multiplexer2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"2_to_1_Bit_Multiplexer3"
		DstPort			1
	      }
	    }
	    Branch {
	      Points		      [441, 0]
	      Branch {
		Points			[0, -131]
		Branch {
		  Points		  [0, -80]
		  DstBlock		  "2_to_1_Bit_Multiplexer4"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "2_to_1_Bit_Multiplexer5"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[436, 0; 0, -96]
		Branch {
		  Points		  [0, -80]
		  DstBlock		  "2_to_1_Bit_Multiplexer6"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "2_to_1_Bit_Multiplexer7"
		  DstPort		  1
		}
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "2_to_1_Bit_Multiplexer2"
	  SrcPort		  1
	  Points		  [32, 0; 0, 30]
	  DstBlock		  "Bit_0001"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "2_to_1_Bit_Multiplexer3"
	  SrcPort		  1
	  DstBlock		  "Bit_0001"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Logical\nOperator8"
	  SrcPort		  1
	  DstBlock		  "2_to_1_Bit_Multiplexer3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  3
	  Points		  [472, 0; 0, 140]
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Logical\nOperator8"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "2_to_1_Bit_Multiplexer2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "2_to_1_Bit_Multiplexer4"
	  SrcPort		  1
	  Points		  [22, 0; 0, 30]
	  DstBlock		  "Bit_0002"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "2_to_1_Bit_Multiplexer5"
	  SrcPort		  1
	  DstBlock		  "Bit_0002"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  Points		  [918, 0; 0, 175]
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Logical\nOperator9"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "2_to_1_Bit_Multiplexer4"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Logical\nOperator9"
	  SrcPort		  1
	  DstBlock		  "2_to_1_Bit_Multiplexer5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "2_to_1_Bit_Multiplexer7"
	  SrcPort		  1
	  DstBlock		  "Bit_0003"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "2_to_1_Bit_Multiplexer6"
	  SrcPort		  1
	  Points		  [15, 0; 0, 30]
	  DstBlock		  "Bit_0003"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator5"
	  SrcPort		  1
	  DstBlock		  "2_to_1_Bit_Multiplexer7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  1
	  Points		  [1348, 0; 0, 225]
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Logical\nOperator5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "2_to_1_Bit_Multiplexer6"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Integer to Bit\nConverter"
	  SrcPort		  1
	  DstBlock		  "Demux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bit_0000"
	  SrcPort		  1
	  Points		  [14, 0; 0, -55]
	  Branch {
	    Points		    [0, -190]
	    DstBlock		    "Mux1"
	    DstPort		    8
	  }
	  Branch {
	    DstBlock		    "Increment\nEnabled"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [99, 0; 0, 80]
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [55, 0; 0, 25]
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  Points		  [77, 0; 0, 50]
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "__Instruction_Pointer__"
      SID		      "1448"
      Ports		      [4, 1]
      Position		      [1495, 241, 1655, 304]
      ZOrder		      444
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"__Instruction_Pointer__"
	Location		[343, 0, 1920, 1080]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Address_In(1B)"
	  SID			  "1449"
	  Position		  [20, 238, 50, 252]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Set_Direct(1b)"
	  SID			  "1450"
	  Position		  [20, 168, 50, 182]
	  ZOrder		  457
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Increment(1b)"
	  SID			  "1451"
	  Position		  [20, 73, 50, 87]
	  ZOrder		  456
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Clock"
	  SID			  "1452"
	  Position		  [20, 308, 50, 322]
	  ZOrder		  458
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "1_Byte_Adder"
	  SID			  "1453"
	  Ports			  [2, 2]
	  Position		  [580, 103, 735, 147]
	  ZOrder		  459
	  LibraryVersion	  "1.27"
	  SourceBlock		  "Common_Library/Adders/1_Byte_Adder"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "2_to_1_Byte_Multiplexer"
	  SID			  "1454"
	  Ports			  [3, 1]
	  Position		  [890, 125, 1050, 185]
	  ZOrder		  475
	  LibraryVersion	  "1.27"
	  SourceBlock		  "Common_Library/Multiplexers/2_to_1_Byte_Multiplexer"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "2_to_1_Byte_Multiplexer1"
	  SID			  "1680"
	  Ports			  [3, 1]
	  Position		  [130, 195, 290, 255]
	  ZOrder		  479
	  LibraryVersion	  "1.27"
	  SourceBlock		  "Common_Library/Multiplexers/2_to_1_Byte_Multiplexer"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Byte"
	  SID			  "1455"
	  Ports			  [4, 1]
	  Position		  [350, 142, 520, 203]
	  ZOrder		  455
	  LibraryVersion	  "1.27"
	  SourceBlock		  "Common_Library/Memory_Blocks/Byte"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant5"
	  SID			  "1456"
	  Position		  [520, 107, 540, 123]
	  ZOrder		  473
	  ShowName		  off
	  OutDataTypeStr	  "uint8"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  SID			  "1457"
	  Ports			  [2, 1]
	  Position		  [130, 106, 160, 144]
	  ZOrder		  476
	  ShowName		  off
	  Operator		  "NAND"
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator1"
	  SID			  "1458"
	  Ports			  [2, 1]
	  Position		  [215, 146, 245, 184]
	  ZOrder		  477
	  ShowName		  off
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator2"
	  SID			  "1459"
	  Ports			  [2, 1]
	  Position		  [215, 71, 245, 109]
	  ZOrder		  478
	  ShowName		  off
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "1460"
	  Position		  [780, 125, 800, 145]
	  ZOrder		  474
	  ShowName		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Address_Out(1B)"
	  SID			  "1461"
	  Position		  [1090, 148, 1120, 162]
	  ZOrder		  -2
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Byte"
	  SrcPort		  1
	  Points		  [23, 0]
	  Branch {
	    DstBlock		    "2_to_1_Byte_Multiplexer"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "1_Byte_Adder"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Address_In(1B)"
	  SrcPort		  1
	  Points		  [24, 0; 0, -20]
	  DstBlock		  "2_to_1_Byte_Multiplexer1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Clock"
	  SrcPort		  1
	  Points		  [259, 0; 0, -120]
	  DstBlock		  "Byte"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "1_Byte_Adder"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "1_Byte_Adder"
	  SrcPort		  2
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "2_to_1_Byte_Multiplexer"
	  SrcPort		  1
	  Points		  [7, 0]
	  Branch {
	    Points		    [0, 172; -955, 0; 0, -82]
	    DstBlock		    "2_to_1_Byte_Multiplexer1"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "Address_Out(1B)"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "1_Byte_Adder"
	  SrcPort		  1
	  Points		  [94, 0; 0, 40]
	  DstBlock		  "2_to_1_Byte_Multiplexer"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Increment(1b)"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "Logical\nOperator2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Logical\nOperator"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  Points		  [29, 0]
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Logical\nOperator2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Logical\nOperator1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Set_Direct(1b)"
	  SrcPort		  1
	  Points		  [36, 0]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Logical\nOperator"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Logical\nOperator1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Logical\nOperator1"
	  SrcPort		  1
	  Points		  [29, 0]
	  Branch {
	    Points		    [0, 25; -172, 0; 0, 15]
	    DstBlock		    "2_to_1_Byte_Multiplexer1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Byte"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Byte"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical\nOperator2"
	  SrcPort		  1
	  Points		  [612, 0; 0, 45]
	  DstBlock		  "2_to_1_Byte_Multiplexer"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "2_to_1_Byte_Multiplexer1"
	  SrcPort		  1
	  Points		  [7, 0; 0, -45]
	  DstBlock		  "Byte"
	  DstPort		  3
	}
	Annotation {
	  SID			  "1679"
	  Name			  "\nTreba dorobit: ked incrementujem adresu pomocou signalu \"Increment\", \ntak v registru zostane povodna"
	  " neincrementovana hodnota. Treba \nvymysliet nejaky mechanizmus na automaticku incrementaciu.\n"
	  Position		  [629, 18]
	  DropShadow		  on
	  ZOrder		  -1
	}
	Annotation {
	  SID			  "1462"
	  Name			  "\n\"Set_Direct\" a \"Increment\"\nnesmu byt sucasne nastavene na 1\n"
	  Position		  [161, 25]
	  DropShadow		  on
	  ZOrder		  -1
	}
      }
    }
  }
}
