Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 26 12:40:10 2021
| Host         : DESKTOP-KNQBTDF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wrapper_BCD_Counter_timing_summary_routed.rpt -pb wrapper_BCD_Counter_timing_summary_routed.pb -rpx wrapper_BCD_Counter_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper_BCD_Counter
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: CUT2/clk_div2_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: CUT2/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.527        0.000                      0                   17        0.287        0.000                      0                   17        3.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.527        0.000                      0                   17        0.287        0.000                      0                   17        3.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 CUT2/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT2/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 1.699ns (47.906%)  route 1.848ns (52.094%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.737     5.371    CUT2/clk
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.518     5.889 r  CUT2/count_reg[12]/Q
                         net (fo=2, routed)           0.809     6.698    CUT2/count_reg[12]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.822 f  CUT2/clk_div_i_3/O
                         net (fo=18, routed)          1.038     7.861    CUT2/clk_div_i_3_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.985 r  CUT2/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.985    CUT2/count[0]_i_3_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.361 r  CUT2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.361    CUT2/count_reg[0]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.478 r  CUT2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.478    CUT2/count_reg[4]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.595 r  CUT2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.595    CUT2/count_reg[8]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.918 r  CUT2/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.918    CUT2/count_reg[12]_i_1_n_6
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.560    14.918    CUT2/clk
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[13]/C
                         clock pessimism              0.454    15.371    
                         clock uncertainty           -0.035    15.336    
    SLICE_X42Y61         FDCE (Setup_fdce_C_D)        0.109    15.445    CUT2/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.535ns  (required time - arrival time)
  Source:                 CUT2/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT2/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 1.691ns (47.788%)  route 1.848ns (52.212%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.737     5.371    CUT2/clk
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.518     5.889 r  CUT2/count_reg[12]/Q
                         net (fo=2, routed)           0.809     6.698    CUT2/count_reg[12]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.822 f  CUT2/clk_div_i_3/O
                         net (fo=18, routed)          1.038     7.861    CUT2/clk_div_i_3_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.985 r  CUT2/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.985    CUT2/count[0]_i_3_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.361 r  CUT2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.361    CUT2/count_reg[0]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.478 r  CUT2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.478    CUT2/count_reg[4]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.595 r  CUT2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.595    CUT2/count_reg[8]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.910 r  CUT2/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.910    CUT2/count_reg[12]_i_1_n_4
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.560    14.918    CUT2/clk
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[15]/C
                         clock pessimism              0.454    15.371    
                         clock uncertainty           -0.035    15.336    
    SLICE_X42Y61         FDCE (Setup_fdce_C_D)        0.109    15.445    CUT2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  6.535    

Slack (MET) :             6.611ns  (required time - arrival time)
  Source:                 CUT2/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT2/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.615ns (46.642%)  route 1.848ns (53.358%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.737     5.371    CUT2/clk
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.518     5.889 r  CUT2/count_reg[12]/Q
                         net (fo=2, routed)           0.809     6.698    CUT2/count_reg[12]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.822 f  CUT2/clk_div_i_3/O
                         net (fo=18, routed)          1.038     7.861    CUT2/clk_div_i_3_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.985 r  CUT2/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.985    CUT2/count[0]_i_3_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.361 r  CUT2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.361    CUT2/count_reg[0]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.478 r  CUT2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.478    CUT2/count_reg[4]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.595 r  CUT2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.595    CUT2/count_reg[8]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.834 r  CUT2/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.834    CUT2/count_reg[12]_i_1_n_5
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.560    14.918    CUT2/clk
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[14]/C
                         clock pessimism              0.454    15.371    
                         clock uncertainty           -0.035    15.336    
    SLICE_X42Y61         FDCE (Setup_fdce_C_D)        0.109    15.445    CUT2/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  6.611    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 CUT2/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT2/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 1.582ns (46.128%)  route 1.848ns (53.872%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.737     5.371    CUT2/clk
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.518     5.889 r  CUT2/count_reg[12]/Q
                         net (fo=2, routed)           0.809     6.698    CUT2/count_reg[12]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.822 f  CUT2/clk_div_i_3/O
                         net (fo=18, routed)          1.038     7.861    CUT2/clk_div_i_3_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.985 r  CUT2/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.985    CUT2/count[0]_i_3_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.361 r  CUT2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.361    CUT2/count_reg[0]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.478 r  CUT2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.478    CUT2/count_reg[4]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.801 r  CUT2/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.801    CUT2/count_reg[8]_i_1_n_6
    SLICE_X42Y60         FDCE                                         r  CUT2/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561    14.919    CUT2/clk
    SLICE_X42Y60         FDCE                                         r  CUT2/count_reg[9]/C
                         clock pessimism              0.429    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X42Y60         FDCE (Setup_fdce_C_D)        0.109    15.421    CUT2/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.628ns  (required time - arrival time)
  Source:                 CUT2/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT2/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.574ns (46.002%)  route 1.848ns (53.998%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.737     5.371    CUT2/clk
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.518     5.889 r  CUT2/count_reg[12]/Q
                         net (fo=2, routed)           0.809     6.698    CUT2/count_reg[12]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.822 f  CUT2/clk_div_i_3/O
                         net (fo=18, routed)          1.038     7.861    CUT2/clk_div_i_3_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.985 r  CUT2/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.985    CUT2/count[0]_i_3_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.361 r  CUT2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.361    CUT2/count_reg[0]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.478 r  CUT2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.478    CUT2/count_reg[4]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.793 r  CUT2/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.793    CUT2/count_reg[8]_i_1_n_4
    SLICE_X42Y60         FDCE                                         r  CUT2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561    14.919    CUT2/clk
    SLICE_X42Y60         FDCE                                         r  CUT2/count_reg[11]/C
                         clock pessimism              0.429    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X42Y60         FDCE (Setup_fdce_C_D)        0.109    15.421    CUT2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  6.628    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 CUT2/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT2/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 1.595ns (46.332%)  route 1.848ns (53.668%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.737     5.371    CUT2/clk
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.518     5.889 r  CUT2/count_reg[12]/Q
                         net (fo=2, routed)           0.809     6.698    CUT2/count_reg[12]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.822 f  CUT2/clk_div_i_3/O
                         net (fo=18, routed)          1.038     7.861    CUT2/clk_div_i_3_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.985 r  CUT2/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.985    CUT2/count[0]_i_3_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.361 r  CUT2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.361    CUT2/count_reg[0]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.478 r  CUT2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.478    CUT2/count_reg[4]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.595 r  CUT2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.595    CUT2/count_reg[8]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.814 r  CUT2/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.814    CUT2/count_reg[12]_i_1_n_7
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.560    14.918    CUT2/clk
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[12]/C
                         clock pessimism              0.454    15.371    
                         clock uncertainty           -0.035    15.336    
    SLICE_X42Y61         FDCE (Setup_fdce_C_D)        0.109    15.445    CUT2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 CUT2/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT2/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 1.498ns (44.776%)  route 1.848ns (55.224%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.737     5.371    CUT2/clk
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.518     5.889 r  CUT2/count_reg[12]/Q
                         net (fo=2, routed)           0.809     6.698    CUT2/count_reg[12]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.822 f  CUT2/clk_div_i_3/O
                         net (fo=18, routed)          1.038     7.861    CUT2/clk_div_i_3_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.985 r  CUT2/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.985    CUT2/count[0]_i_3_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.361 r  CUT2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.361    CUT2/count_reg[0]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.478 r  CUT2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.478    CUT2/count_reg[4]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.717 r  CUT2/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.717    CUT2/count_reg[8]_i_1_n_5
    SLICE_X42Y60         FDCE                                         r  CUT2/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561    14.919    CUT2/clk
    SLICE_X42Y60         FDCE                                         r  CUT2/count_reg[10]/C
                         clock pessimism              0.429    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X42Y60         FDCE (Setup_fdce_C_D)        0.109    15.421    CUT2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.724ns  (required time - arrival time)
  Source:                 CUT2/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT2/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 1.478ns (44.444%)  route 1.848ns (55.556%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.737     5.371    CUT2/clk
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.518     5.889 r  CUT2/count_reg[12]/Q
                         net (fo=2, routed)           0.809     6.698    CUT2/count_reg[12]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.822 f  CUT2/clk_div_i_3/O
                         net (fo=18, routed)          1.038     7.861    CUT2/clk_div_i_3_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.985 r  CUT2/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.985    CUT2/count[0]_i_3_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.361 r  CUT2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.361    CUT2/count_reg[0]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.478 r  CUT2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.478    CUT2/count_reg[4]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.697 r  CUT2/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.697    CUT2/count_reg[8]_i_1_n_7
    SLICE_X42Y60         FDCE                                         r  CUT2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561    14.919    CUT2/clk
    SLICE_X42Y60         FDCE                                         r  CUT2/count_reg[8]/C
                         clock pessimism              0.429    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X42Y60         FDCE (Setup_fdce_C_D)        0.109    15.421    CUT2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  6.724    

Slack (MET) :             6.737ns  (required time - arrival time)
  Source:                 CUT2/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT2/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 1.465ns (44.226%)  route 1.848ns (55.774%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.737     5.371    CUT2/clk
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.518     5.889 r  CUT2/count_reg[12]/Q
                         net (fo=2, routed)           0.809     6.698    CUT2/count_reg[12]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.822 f  CUT2/clk_div_i_3/O
                         net (fo=18, routed)          1.038     7.861    CUT2/clk_div_i_3_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.985 r  CUT2/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.985    CUT2/count[0]_i_3_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.361 r  CUT2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.361    CUT2/count_reg[0]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.684 r  CUT2/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.684    CUT2/count_reg[4]_i_1_n_6
    SLICE_X42Y59         FDCE                                         r  CUT2/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561    14.919    CUT2/clk
    SLICE_X42Y59         FDCE                                         r  CUT2/count_reg[5]/C
                         clock pessimism              0.429    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X42Y59         FDCE (Setup_fdce_C_D)        0.109    15.421    CUT2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  6.737    

Slack (MET) :             6.745ns  (required time - arrival time)
  Source:                 CUT2/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT2/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 1.457ns (44.091%)  route 1.848ns (55.909%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.737     5.371    CUT2/clk
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.518     5.889 r  CUT2/count_reg[12]/Q
                         net (fo=2, routed)           0.809     6.698    CUT2/count_reg[12]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.822 f  CUT2/clk_div_i_3/O
                         net (fo=18, routed)          1.038     7.861    CUT2/clk_div_i_3_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.985 r  CUT2/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.985    CUT2/count[0]_i_3_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.361 r  CUT2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.361    CUT2/count_reg[0]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.676 r  CUT2/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.676    CUT2/count_reg[4]_i_1_n_4
    SLICE_X42Y59         FDCE                                         r  CUT2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561    14.919    CUT2/clk
    SLICE_X42Y59         FDCE                                         r  CUT2/count_reg[7]/C
                         clock pessimism              0.429    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X42Y59         FDCE (Setup_fdce_C_D)        0.109    15.421    CUT2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  6.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 CUT2/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT2/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.464    CUT2/clk
    SLICE_X42Y60         FDCE                                         r  CUT2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  CUT2/count_reg[11]/Q
                         net (fo=2, routed)           0.148     1.776    CUT2/count_reg[11]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.045     1.821 r  CUT2/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.821    CUT2/count[8]_i_2_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.885 r  CUT2/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    CUT2/count_reg[8]_i_1_n_4
    SLICE_X42Y60         FDCE                                         r  CUT2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.981    CUT2/clk
    SLICE_X42Y60         FDCE                                         r  CUT2/count_reg[11]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y60         FDCE (Hold_fdce_C_D)         0.134     1.598    CUT2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 CUT2/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT2/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.465    CUT2/clk
    SLICE_X42Y58         FDCE                                         r  CUT2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  CUT2/count_reg[3]/Q
                         net (fo=2, routed)           0.148     1.777    CUT2/count_reg[3]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.045     1.822 r  CUT2/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.822    CUT2/count[0]_i_3_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.886 r  CUT2/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    CUT2/count_reg[0]_i_1_n_4
    SLICE_X42Y58         FDCE                                         r  CUT2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.857     1.982    CUT2/clk
    SLICE_X42Y58         FDCE                                         r  CUT2/count_reg[3]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y58         FDCE (Hold_fdce_C_D)         0.134     1.599    CUT2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 CUT2/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT2/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.465    CUT2/clk
    SLICE_X42Y59         FDCE                                         r  CUT2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  CUT2/count_reg[7]/Q
                         net (fo=2, routed)           0.148     1.777    CUT2/count_reg[7]
    SLICE_X42Y59         LUT5 (Prop_lut5_I0_O)        0.045     1.822 r  CUT2/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.822    CUT2/count[4]_i_2_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.886 r  CUT2/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    CUT2/count_reg[4]_i_1_n_4
    SLICE_X42Y59         FDCE                                         r  CUT2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.857     1.982    CUT2/clk
    SLICE_X42Y59         FDCE                                         r  CUT2/count_reg[7]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y59         FDCE (Hold_fdce_C_D)         0.134     1.599    CUT2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 CUT2/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT2/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.465    CUT2/clk
    SLICE_X43Y58         FDCE                                         r  CUT2/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  CUT2/clk_div_reg/Q
                         net (fo=18, routed)          0.193     1.799    CUT2/clk_div_reg_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  CUT2/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.844    CUT2/clk_div_i_1_n_0
    SLICE_X43Y58         FDCE                                         r  CUT2/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.857     1.982    CUT2/clk
    SLICE_X43Y58         FDCE                                         r  CUT2/clk_div_reg/C
                         clock pessimism             -0.517     1.465    
    SLICE_X43Y58         FDCE (Hold_fdce_C_D)         0.091     1.556    CUT2/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 CUT2/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT2/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.464    CUT2/clk
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  CUT2/count_reg[15]/Q
                         net (fo=2, routed)           0.149     1.777    CUT2/count_reg[15]
    SLICE_X42Y61         LUT5 (Prop_lut5_I0_O)        0.045     1.822 r  CUT2/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.822    CUT2/count[12]_i_2_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.886 r  CUT2/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    CUT2/count_reg[12]_i_1_n_4
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.981    CUT2/clk
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[15]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.134     1.598    CUT2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 CUT2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT2/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.465    CUT2/clk
    SLICE_X42Y58         FDCE                                         r  CUT2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDCE (Prop_fdce_C_Q)         0.164     1.629 f  CUT2/count_reg[0]/Q
                         net (fo=3, routed)           0.174     1.803    CUT2/count_reg[0]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.045     1.848 r  CUT2/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.848    CUT2/count[0]_i_6_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.918 r  CUT2/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    CUT2/count_reg[0]_i_1_n_7
    SLICE_X42Y58         FDCE                                         r  CUT2/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.857     1.982    CUT2/clk
    SLICE_X42Y58         FDCE                                         r  CUT2/count_reg[0]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y58         FDCE (Hold_fdce_C_D)         0.134     1.599    CUT2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 CUT2/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT2/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.465    CUT2/clk
    SLICE_X42Y59         FDCE                                         r  CUT2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  CUT2/count_reg[4]/Q
                         net (fo=2, routed)           0.174     1.803    CUT2/count_reg[4]
    SLICE_X42Y59         LUT5 (Prop_lut5_I0_O)        0.045     1.848 r  CUT2/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.848    CUT2/count[4]_i_5_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.918 r  CUT2/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    CUT2/count_reg[4]_i_1_n_7
    SLICE_X42Y59         FDCE                                         r  CUT2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.857     1.982    CUT2/clk
    SLICE_X42Y59         FDCE                                         r  CUT2/count_reg[4]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y59         FDCE (Hold_fdce_C_D)         0.134     1.599    CUT2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 CUT2/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT2/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.464    CUT2/clk
    SLICE_X42Y60         FDCE                                         r  CUT2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  CUT2/count_reg[8]/Q
                         net (fo=2, routed)           0.174     1.802    CUT2/count_reg[8]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.045     1.847 r  CUT2/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.847    CUT2/count[8]_i_5_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.917 r  CUT2/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.917    CUT2/count_reg[8]_i_1_n_7
    SLICE_X42Y60         FDCE                                         r  CUT2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.981    CUT2/clk
    SLICE_X42Y60         FDCE                                         r  CUT2/count_reg[8]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y60         FDCE (Hold_fdce_C_D)         0.134     1.598    CUT2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 CUT2/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT2/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.464    CUT2/clk
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  CUT2/count_reg[12]/Q
                         net (fo=2, routed)           0.175     1.803    CUT2/count_reg[12]
    SLICE_X42Y61         LUT5 (Prop_lut5_I0_O)        0.045     1.848 r  CUT2/count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.848    CUT2/count[12]_i_5_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.918 r  CUT2/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    CUT2/count_reg[12]_i_1_n_7
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.981    CUT2/clk
    SLICE_X42Y61         FDCE                                         r  CUT2/count_reg[12]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.134     1.598    CUT2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 CUT2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT2/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.302ns (63.418%)  route 0.174ns (36.582%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.465    CUT2/clk
    SLICE_X42Y58         FDCE                                         r  CUT2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  CUT2/count_reg[0]/Q
                         net (fo=3, routed)           0.174     1.803    CUT2/count_reg[0]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.043     1.846 r  CUT2/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.846    CUT2/count[0]_i_2_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095     1.941 r  CUT2/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.941    CUT2/count_reg[0]_i_1_n_6
    SLICE_X42Y58         FDCE                                         r  CUT2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.857     1.982    CUT2/clk
    SLICE_X42Y58         FDCE                                         r  CUT2/count_reg[1]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y58         FDCE (Hold_fdce_C_D)         0.134     1.599    CUT2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.342    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y58    CUT2/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y58    CUT2/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y60    CUT2/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y60    CUT2/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y61    CUT2/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y61    CUT2/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y61    CUT2/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y61    CUT2/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y58    CUT2/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y58    CUT2/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y58    CUT2/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y58    CUT2/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y58    CUT2/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y60    CUT2/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y60    CUT2/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y60    CUT2/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y60    CUT2/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y61    CUT2/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y61    CUT2/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y58    CUT2/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y58    CUT2/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y60    CUT2/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y60    CUT2/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y61    CUT2/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y61    CUT2/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y61    CUT2/count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y61    CUT2/count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y58    CUT2/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y58    CUT2/count_reg[2]/C



