\doxysubsubsubsection{TIM Clear Input Source}
\hypertarget{group__TIM__ClearInput__Source}{}\label{group__TIM__ClearInput__Source}\index{TIM Clear Input Source@{TIM Clear Input Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__TIM__ClearInput__Source_ga48c5312aecd377fab00d62e9b4169e9e}{TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+NONE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__TIM__ClearInput__Source_gaa28a8cf1db85cf6c845c6c1f02ba5c8e}{TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+ETR}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group__TIM__ClearInput__Source_ga410b1d2f92589c595db4ca0f3bdabbd7}{TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+COMP1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e5c447a1de2571985f74ca5ee201c56}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group__TIM__ClearInput__Source_gadd9d0b211175de8477198028fdd46f4e}{TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+COMP2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga269809ebc603562522c733f7b518bcc3}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__TIM__ClearInput__Source_ga410b1d2f92589c595db4ca0f3bdabbd7}\label{group__TIM__ClearInput__Source_ga410b1d2f92589c595db4ca0f3bdabbd7} 
\index{TIM Clear Input Source@{TIM Clear Input Source}!TIM\_CLEARINPUTSOURCE\_COMP1@{TIM\_CLEARINPUTSOURCE\_COMP1}}
\index{TIM\_CLEARINPUTSOURCE\_COMP1@{TIM\_CLEARINPUTSOURCE\_COMP1}!TIM Clear Input Source@{TIM Clear Input Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CLEARINPUTSOURCE\_COMP1}{TIM\_CLEARINPUTSOURCE\_COMP1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+COMP1~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e5c447a1de2571985f74ca5ee201c56}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}}}

OCREF\+\_\+\+CLR\+\_\+\+INT is connected to COMP1 output 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00458}{458}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__ClearInput__Source_gadd9d0b211175de8477198028fdd46f4e}\label{group__TIM__ClearInput__Source_gadd9d0b211175de8477198028fdd46f4e} 
\index{TIM Clear Input Source@{TIM Clear Input Source}!TIM\_CLEARINPUTSOURCE\_COMP2@{TIM\_CLEARINPUTSOURCE\_COMP2}}
\index{TIM\_CLEARINPUTSOURCE\_COMP2@{TIM\_CLEARINPUTSOURCE\_COMP2}!TIM Clear Input Source@{TIM Clear Input Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CLEARINPUTSOURCE\_COMP2}{TIM\_CLEARINPUTSOURCE\_COMP2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+COMP2~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga269809ebc603562522c733f7b518bcc3}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}}}

OCREF\+\_\+\+CLR\+\_\+\+INT is connected to COMP2 output 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00459}{459}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__ClearInput__Source_gaa28a8cf1db85cf6c845c6c1f02ba5c8e}\label{group__TIM__ClearInput__Source_gaa28a8cf1db85cf6c845c6c1f02ba5c8e} 
\index{TIM Clear Input Source@{TIM Clear Input Source}!TIM\_CLEARINPUTSOURCE\_ETR@{TIM\_CLEARINPUTSOURCE\_ETR}}
\index{TIM\_CLEARINPUTSOURCE\_ETR@{TIM\_CLEARINPUTSOURCE\_ETR}!TIM Clear Input Source@{TIM Clear Input Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CLEARINPUTSOURCE\_ETR}{TIM\_CLEARINPUTSOURCE\_ETR}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+ETR~0x00000001U}

OCREF\+\_\+\+CLR is connected to ETRF input 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00457}{457}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__ClearInput__Source_ga48c5312aecd377fab00d62e9b4169e9e}\label{group__TIM__ClearInput__Source_ga48c5312aecd377fab00d62e9b4169e9e} 
\index{TIM Clear Input Source@{TIM Clear Input Source}!TIM\_CLEARINPUTSOURCE\_NONE@{TIM\_CLEARINPUTSOURCE\_NONE}}
\index{TIM\_CLEARINPUTSOURCE\_NONE@{TIM\_CLEARINPUTSOURCE\_NONE}!TIM Clear Input Source@{TIM Clear Input Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CLEARINPUTSOURCE\_NONE}{TIM\_CLEARINPUTSOURCE\_NONE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+NONE~0x00000000U}

OCREF\+\_\+\+CLR is disabled 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00456}{456}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

