Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 27 15:48:20 2024
| Host         : DESKTOP-M13T56A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2156 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.469        0.000                      0                 6209        0.054        0.000                      0                 6209        3.000        0.000                       0                  2158  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 7.143}      14.286          70.000          
  clkfbout_sys_clk    {0.000 25.000}     50.000          20.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 7.143}      14.286          70.000          
  clkfbout_sys_clk_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          0.469        0.000                      0                 6209        0.186        0.000                      0                 6209        6.643        0.000                       0                  2154  
  clkfbout_sys_clk                                                                                                                                                     48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        0.470        0.000                      0                 6209        0.186        0.000                      0                 6209        6.643        0.000                       0                  2154  
  clkfbout_sys_clk_1                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          0.469        0.000                      0                 6209        0.054        0.000                      0                 6209  
clk_out1_sys_clk    clk_out1_sys_clk_1        0.469        0.000                      0                 6209        0.054        0.000                      0                 6209  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.421ns  (logic 4.044ns (30.133%)  route 9.377ns (69.867%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.503    12.457    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.554 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.512    13.066    sigma/gpio_bo_reg
    SLICE_X69Y92         FDRE                                         r  sigma/gpio_bo_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.147    13.529    sigma/clk_out1
    SLICE_X69Y92         FDRE                                         r  sigma/gpio_bo_reg_reg[22]/C
                         clock pessimism              0.287    13.816    
                         clock uncertainty           -0.132    13.684    
    SLICE_X69Y92         FDRE (Setup_fdre_C_CE)      -0.150    13.534    sigma/gpio_bo_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.215ns  (logic 3.977ns (30.094%)  route 9.238ns (69.906%))
  Logic Levels:           14  (LUT3=1 LUT4=7 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.264    -0.353    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.493 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[2]
                         net (fo=8, routed)           0.898     2.391    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X65Y99         LUT4 (Prop_lut4_I3_O)        0.101     2.492 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4/O
                         net (fo=14, routed)          0.657     3.149    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I3_O)        0.239     3.388 r  sigma/sigma_tile/riscv/mult_result_w_i_114/O
                         net (fo=42, routed)          0.690     4.078    sigma/sigma_tile/riscv/mult_result_w_i_114_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.097     4.175 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7/O
                         net (fo=1, routed)           0.577     4.752    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7_n_0
    SLICE_X61Y98         LUT5 (Prop_lut5_I0_O)        0.097     4.849 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6/O
                         net (fo=3, routed)           0.602     5.450    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6_n_0
    SLICE_X59Y101        LUT4 (Prop_lut4_I3_O)        0.113     5.563 r  sigma/sigma_tile/riscv/mult_result_w__0_i_42/O
                         net (fo=5, routed)           0.613     6.176    sigma/sigma_tile/riscv/mult_result_w__0_i_42_n_0
    SLICE_X58Y104        LUT4 (Prop_lut4_I3_O)        0.246     6.422 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42/O
                         net (fo=3, routed)           0.903     7.325    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.253     7.578 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21/O
                         net (fo=16, routed)          1.009     8.587    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.101     8.688 f  sigma/sigma_tile/riscv/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.299     8.987    sigma/sigma_tile/riscv/ram_reg_0_i_54_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I3_O)        0.239     9.226 f  sigma/sigma_tile/riscv/ram_reg_0_i_45/O
                         net (fo=3, routed)           0.582     9.808    sigma/sigma_tile/riscv/ram_reg_0_i_45_n_0
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.097     9.905 f  sigma/sigma_tile/riscv/ram_reg_0_i_37/O
                         net (fo=5, routed)           0.480    10.384    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_1[3]
    SLICE_X62Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.481 f  sigma/sigma_tile/riscv/irq_en_bo[15]_i_6/O
                         net (fo=12, routed)          0.657    11.138    sigma/udm/udm_controller/host\\.rdata[29]_i_5_0
    SLICE_X52Y91         LUT4 (Prop_lut4_I3_O)        0.097    11.235 f  sigma/udm/udm_controller/host\\.rdata[31]_i_15/O
                         net (fo=3, routed)           0.471    11.706    sigma/udm/udm_controller/reset_syncbuf_reg[0]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.114    11.820 f  sigma/udm/udm_controller/host\\.rdata[31]_i_5/O
                         net (fo=3, routed)           0.238    12.058    sigma/sigma_tile/riscv/host\\.rdata_reg[16]
    SLICE_X51Y91         LUT4 (Prop_lut4_I2_O)        0.240    12.298 r  sigma/sigma_tile/riscv/host\\.rdata[31]_i_1/O
                         net (fo=11, routed)          0.564    12.862    sigma/sigma_tile/sfr/host\\.rdata_reg[16]_0
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/sigma_tile/sfr/clk_out1
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[19]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X49Y92         FDRE (Setup_fdre_C_R)       -0.314    13.368    sigma/sigma_tile/sfr/host\\.rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.215ns  (logic 3.977ns (30.094%)  route 9.238ns (69.906%))
  Logic Levels:           14  (LUT3=1 LUT4=7 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.264    -0.353    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.493 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[2]
                         net (fo=8, routed)           0.898     2.391    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X65Y99         LUT4 (Prop_lut4_I3_O)        0.101     2.492 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4/O
                         net (fo=14, routed)          0.657     3.149    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I3_O)        0.239     3.388 r  sigma/sigma_tile/riscv/mult_result_w_i_114/O
                         net (fo=42, routed)          0.690     4.078    sigma/sigma_tile/riscv/mult_result_w_i_114_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.097     4.175 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7/O
                         net (fo=1, routed)           0.577     4.752    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7_n_0
    SLICE_X61Y98         LUT5 (Prop_lut5_I0_O)        0.097     4.849 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6/O
                         net (fo=3, routed)           0.602     5.450    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6_n_0
    SLICE_X59Y101        LUT4 (Prop_lut4_I3_O)        0.113     5.563 r  sigma/sigma_tile/riscv/mult_result_w__0_i_42/O
                         net (fo=5, routed)           0.613     6.176    sigma/sigma_tile/riscv/mult_result_w__0_i_42_n_0
    SLICE_X58Y104        LUT4 (Prop_lut4_I3_O)        0.246     6.422 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42/O
                         net (fo=3, routed)           0.903     7.325    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.253     7.578 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21/O
                         net (fo=16, routed)          1.009     8.587    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.101     8.688 f  sigma/sigma_tile/riscv/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.299     8.987    sigma/sigma_tile/riscv/ram_reg_0_i_54_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I3_O)        0.239     9.226 f  sigma/sigma_tile/riscv/ram_reg_0_i_45/O
                         net (fo=3, routed)           0.582     9.808    sigma/sigma_tile/riscv/ram_reg_0_i_45_n_0
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.097     9.905 f  sigma/sigma_tile/riscv/ram_reg_0_i_37/O
                         net (fo=5, routed)           0.480    10.384    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_1[3]
    SLICE_X62Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.481 f  sigma/sigma_tile/riscv/irq_en_bo[15]_i_6/O
                         net (fo=12, routed)          0.657    11.138    sigma/udm/udm_controller/host\\.rdata[29]_i_5_0
    SLICE_X52Y91         LUT4 (Prop_lut4_I3_O)        0.097    11.235 f  sigma/udm/udm_controller/host\\.rdata[31]_i_15/O
                         net (fo=3, routed)           0.471    11.706    sigma/udm/udm_controller/reset_syncbuf_reg[0]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.114    11.820 f  sigma/udm/udm_controller/host\\.rdata[31]_i_5/O
                         net (fo=3, routed)           0.238    12.058    sigma/sigma_tile/riscv/host\\.rdata_reg[16]
    SLICE_X51Y91         LUT4 (Prop_lut4_I2_O)        0.240    12.298 r  sigma/sigma_tile/riscv/host\\.rdata[31]_i_1/O
                         net (fo=11, routed)          0.564    12.862    sigma/sigma_tile/sfr/host\\.rdata_reg[16]_0
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/sigma_tile/sfr/clk_out1
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[21]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X49Y92         FDRE (Setup_fdre_C_R)       -0.314    13.368    sigma/sigma_tile/sfr/host\\.rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.215ns  (logic 3.977ns (30.094%)  route 9.238ns (69.906%))
  Logic Levels:           14  (LUT3=1 LUT4=7 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.264    -0.353    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.493 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[2]
                         net (fo=8, routed)           0.898     2.391    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X65Y99         LUT4 (Prop_lut4_I3_O)        0.101     2.492 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4/O
                         net (fo=14, routed)          0.657     3.149    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I3_O)        0.239     3.388 r  sigma/sigma_tile/riscv/mult_result_w_i_114/O
                         net (fo=42, routed)          0.690     4.078    sigma/sigma_tile/riscv/mult_result_w_i_114_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.097     4.175 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7/O
                         net (fo=1, routed)           0.577     4.752    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7_n_0
    SLICE_X61Y98         LUT5 (Prop_lut5_I0_O)        0.097     4.849 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6/O
                         net (fo=3, routed)           0.602     5.450    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6_n_0
    SLICE_X59Y101        LUT4 (Prop_lut4_I3_O)        0.113     5.563 r  sigma/sigma_tile/riscv/mult_result_w__0_i_42/O
                         net (fo=5, routed)           0.613     6.176    sigma/sigma_tile/riscv/mult_result_w__0_i_42_n_0
    SLICE_X58Y104        LUT4 (Prop_lut4_I3_O)        0.246     6.422 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42/O
                         net (fo=3, routed)           0.903     7.325    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.253     7.578 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21/O
                         net (fo=16, routed)          1.009     8.587    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.101     8.688 f  sigma/sigma_tile/riscv/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.299     8.987    sigma/sigma_tile/riscv/ram_reg_0_i_54_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I3_O)        0.239     9.226 f  sigma/sigma_tile/riscv/ram_reg_0_i_45/O
                         net (fo=3, routed)           0.582     9.808    sigma/sigma_tile/riscv/ram_reg_0_i_45_n_0
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.097     9.905 f  sigma/sigma_tile/riscv/ram_reg_0_i_37/O
                         net (fo=5, routed)           0.480    10.384    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_1[3]
    SLICE_X62Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.481 f  sigma/sigma_tile/riscv/irq_en_bo[15]_i_6/O
                         net (fo=12, routed)          0.657    11.138    sigma/udm/udm_controller/host\\.rdata[29]_i_5_0
    SLICE_X52Y91         LUT4 (Prop_lut4_I3_O)        0.097    11.235 f  sigma/udm/udm_controller/host\\.rdata[31]_i_15/O
                         net (fo=3, routed)           0.471    11.706    sigma/udm/udm_controller/reset_syncbuf_reg[0]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.114    11.820 f  sigma/udm/udm_controller/host\\.rdata[31]_i_5/O
                         net (fo=3, routed)           0.238    12.058    sigma/sigma_tile/riscv/host\\.rdata_reg[16]
    SLICE_X51Y91         LUT4 (Prop_lut4_I2_O)        0.240    12.298 r  sigma/sigma_tile/riscv/host\\.rdata[31]_i_1/O
                         net (fo=11, routed)          0.564    12.862    sigma/sigma_tile/sfr/host\\.rdata_reg[16]_0
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/sigma_tile/sfr/clk_out1
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[25]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X49Y92         FDRE (Setup_fdre_C_R)       -0.314    13.368    sigma/sigma_tile/sfr/host\\.rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.336ns  (logic 4.044ns (30.323%)  route 9.292ns (69.677%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.505    12.459    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.556 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.425    12.981    sigma/sigma_tile_n_125
    SLICE_X67Y93         FDRE                                         r  sigma/csr_rdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X67Y93         FDRE                                         r  sigma/csr_rdata_reg[15]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X67Y93         FDRE (Setup_fdre_C_CE)      -0.150    13.532    sigma/csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         13.532    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_resp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.430ns  (logic 4.044ns (30.113%)  route 9.386ns (69.887%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.505    12.459    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.556 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.518    13.074    sigma/sigma_tile_n_125
    SLICE_X65Y93         FDRE                                         r  sigma/csr_resp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X65Y93         FDRE                                         r  sigma/csr_resp_reg/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X65Y93         FDRE (Setup_fdre_C_D)       -0.039    13.643    sigma/csr_resp_reg
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                         -13.074    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.317ns  (logic 4.044ns (30.366%)  route 9.273ns (69.634%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.503    12.457    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.554 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.408    12.962    sigma/gpio_bo_reg
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[0]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X67Y94         FDRE (Setup_fdre_C_CE)      -0.150    13.532    sigma/gpio_bo_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.532    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.317ns  (logic 4.044ns (30.366%)  route 9.273ns (69.634%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.503    12.457    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.554 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.408    12.962    sigma/gpio_bo_reg
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[2]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X67Y94         FDRE (Setup_fdre_C_CE)      -0.150    13.532    sigma/gpio_bo_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.532    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.317ns  (logic 4.044ns (30.366%)  route 9.273ns (69.634%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.503    12.457    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.554 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.408    12.962    sigma/gpio_bo_reg
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[3]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X67Y94         FDRE (Setup_fdre_C_CE)      -0.150    13.532    sigma/gpio_bo_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.532    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.317ns  (logic 4.044ns (30.366%)  route 9.273ns (69.634%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.503    12.457    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.554 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.408    12.962    sigma/gpio_bo_reg
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[4]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X67Y94         FDRE (Setup_fdre_C_CE)      -0.150    13.532    sigma/gpio_bo_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.532    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  0.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.820%)  route 0.082ns (28.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  sigma/udm/udm_controller/RD_DATA_reg_reg[28]/Q
                         net (fo=1, routed)           0.082    -0.351    sigma/udm/udm_controller/in45[20]
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.306 r  sigma/udm/udm_controller/RD_DATA_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    sigma/udm/udm_controller/RD_DATA_reg[20]
    SLICE_X43Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[20]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.092    -0.492    sigma/udm/udm_controller/RD_DATA_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.429%)  route 0.144ns (43.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.567    -0.597    sigma/clk_out1
    SLICE_X67Y92         FDRE                                         r  sigma/gpio_bo_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/gpio_bo_reg_reg[13]/Q
                         net (fo=1, routed)           0.144    -0.313    sigma/sigma_tile/riscv/csr_rdata_reg[23][5]
    SLICE_X69Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.268 r  sigma/sigma_tile/riscv/csr_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sigma/csr_rdata[13]
    SLICE_X69Y93         FDRE                                         r  sigma/csr_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.840    -0.833    sigma/clk_out1
    SLICE_X69Y93         FDRE                                         r  sigma/csr_rdata_reg[13]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X69Y93         FDRE (Hold_fdre_C_D)         0.092    -0.466    sigma/csr_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.784%)  route 0.120ns (39.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.569    -0.595    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y88         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.120    -0.334    sigma/udm/uart_tx/tx_dout_bo_0[6]
    SLICE_X32Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.289 r  sigma/udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    sigma/udm/uart_tx/databuf[6]
    SLICE_X32Y86         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.837    -0.836    sigma/udm/uart_tx/clk_out1
    SLICE_X32Y86         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X32Y86         FDRE (Hold_fdre_C_D)         0.092    -0.490    sigma/udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (63.039%)  route 0.123ns (36.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.591    -0.573    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X74Y105        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/Q
                         net (fo=3, routed)           0.123    -0.287    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[19]
    SLICE_X73Y104        LUT2 (Prop_lut2_I0_O)        0.045    -0.242 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[19]_i_1_n_0
    SLICE_X73Y104        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.860    -0.812    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X73Y104        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
                         clock pessimism              0.275    -0.537    
    SLICE_X73Y104        FDRE (Hold_fdre_C_D)         0.092    -0.445    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.186%)  route 0.122ns (36.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.592    -0.572    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X74Y101        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.286    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[2]
    SLICE_X73Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.241 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[2]_i_1_n_0
    SLICE_X73Y100        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.862    -0.811    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X73Y100        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/C
                         clock pessimism              0.275    -0.536    
    SLICE_X73Y100        FDRE (Hold_fdre_C_D)         0.091    -0.445    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/tx_o_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.461%)  route 0.175ns (48.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.567    -0.597    sigma/udm/uart_tx/clk_out1
    SLICE_X33Y86         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/udm/uart_tx/databuf_reg[0]/Q
                         net (fo=1, routed)           0.175    -0.281    sigma/udm/uart_tx/databuf_reg_n_0_[0]
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.045    -0.236 r  sigma/udm/uart_tx/tx_o_i_2/O
                         net (fo=1, routed)           0.000    -0.236    sigma/udm/uart_tx/tx_o_i_2_n_0
    SLICE_X34Y82         FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.833    -0.840    sigma/udm/uart_tx/clk_out1
    SLICE_X34Y82         FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/C
                         clock pessimism              0.275    -0.565    
    SLICE_X34Y82         FDSE (Hold_fdse_C_D)         0.120    -0.445    sigma/udm/uart_tx/tx_o_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.960%)  route 0.152ns (45.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y87         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/udm/udm_controller/tx_dout_bo_reg[2]/Q
                         net (fo=2, routed)           0.152    -0.304    sigma/udm/uart_tx/tx_dout_bo_0[2]
    SLICE_X33Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.259 r  sigma/udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    sigma/udm/uart_tx/databuf[2]
    SLICE_X33Y86         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.837    -0.836    sigma/udm/uart_tx/clk_out1
    SLICE_X33Y86         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.092    -0.469    sigma/udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.224%)  route 0.133ns (41.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y90         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/udm/udm_controller/RD_DATA_reg_reg[10]/Q
                         net (fo=1, routed)           0.133    -0.323    sigma/udm/udm_controller/in45[2]
    SLICE_X43Y89         LUT6 (Prop_lut6_I0_O)        0.045    -0.278 r  sigma/udm/udm_controller/RD_DATA_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    sigma/udm/udm_controller/RD_DATA_reg[2]
    SLICE_X43Y89         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y89         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[2]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X43Y89         FDRE (Hold_fdre_C_D)         0.091    -0.491    sigma/udm/udm_controller/RD_DATA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.514%)  route 0.162ns (46.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.569    -0.595    sigma/sigma_tile/riscv/clk_out1
    SLICE_X67Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_wr_ptr_reg[0]/Q
                         net (fo=3, routed)           0.162    -0.293    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_wr_ptr
    SLICE_X66Y99         LUT5 (Prop_lut5_I0_O)        0.045    -0.248 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag[0]_i_1_n_0
    SLICE_X66Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.841    -0.832    sigma/sigma_tile/riscv/clk_out1
    SLICE_X66Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/C
                         clock pessimism              0.250    -0.582    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.120    -0.462    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.682%)  route 0.136ns (42.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y93         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/RD_DATA_reg_reg[26]/Q
                         net (fo=1, routed)           0.136    -0.319    sigma/udm/udm_controller/in45[18]
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.274 r  sigma/udm/udm_controller/RD_DATA_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    sigma/udm/udm_controller/RD_DATA_reg[18]
    SLICE_X43Y92         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y92         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[18]/C
                         clock pessimism              0.255    -0.581    
    SLICE_X43Y92         FDRE (Hold_fdre_C_D)         0.092    -0.489    sigma/udm/udm_controller/RD_DATA_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y21     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y21     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.286      199.074    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X33Y82     sigma/udm/uart_tx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X48Y87     sigma/gpio_bi_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X48Y87     sigma/gpio_bi_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X48Y87     sigma/gpio_bi_reg_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X57Y83     sigma/gpio_bi_reg_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X48Y87     sigma/gpio_bi_reg_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X33Y82     sigma/udm/uart_tx/tx_done_tick_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X49Y89     sigma/sigma_tile/arb_cpu/m0_s2_rd_inprogress_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y84     sigma/udm/udm_controller/escape_received_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X44Y86     sigma/udm/udm_controller/timeout_counter_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X69Y95     sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X68Y95     sigma/csr_rdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y79     sigma/udm/uart_tx/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X33Y82     sigma/udm/uart_tx/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X68Y93     sigma/csr_rdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X69Y93     sigma/csr_rdata_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X69Y93     sigma/csr_rdata_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X69Y93     sigma/csr_rdata_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X67Y93     sigma/csr_rdata_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X70Y94     sigma/csr_rdata_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.421ns  (logic 4.044ns (30.133%)  route 9.377ns (69.867%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.503    12.457    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.554 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.512    13.066    sigma/gpio_bo_reg
    SLICE_X69Y92         FDRE                                         r  sigma/gpio_bo_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.147    13.529    sigma/clk_out1
    SLICE_X69Y92         FDRE                                         r  sigma/gpio_bo_reg_reg[22]/C
                         clock pessimism              0.287    13.816    
                         clock uncertainty           -0.130    13.686    
    SLICE_X69Y92         FDRE (Setup_fdre_C_CE)      -0.150    13.536    sigma/gpio_bo_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.215ns  (logic 3.977ns (30.094%)  route 9.238ns (69.906%))
  Logic Levels:           14  (LUT3=1 LUT4=7 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.264    -0.353    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.493 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[2]
                         net (fo=8, routed)           0.898     2.391    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X65Y99         LUT4 (Prop_lut4_I3_O)        0.101     2.492 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4/O
                         net (fo=14, routed)          0.657     3.149    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I3_O)        0.239     3.388 r  sigma/sigma_tile/riscv/mult_result_w_i_114/O
                         net (fo=42, routed)          0.690     4.078    sigma/sigma_tile/riscv/mult_result_w_i_114_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.097     4.175 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7/O
                         net (fo=1, routed)           0.577     4.752    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7_n_0
    SLICE_X61Y98         LUT5 (Prop_lut5_I0_O)        0.097     4.849 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6/O
                         net (fo=3, routed)           0.602     5.450    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6_n_0
    SLICE_X59Y101        LUT4 (Prop_lut4_I3_O)        0.113     5.563 r  sigma/sigma_tile/riscv/mult_result_w__0_i_42/O
                         net (fo=5, routed)           0.613     6.176    sigma/sigma_tile/riscv/mult_result_w__0_i_42_n_0
    SLICE_X58Y104        LUT4 (Prop_lut4_I3_O)        0.246     6.422 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42/O
                         net (fo=3, routed)           0.903     7.325    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.253     7.578 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21/O
                         net (fo=16, routed)          1.009     8.587    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.101     8.688 f  sigma/sigma_tile/riscv/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.299     8.987    sigma/sigma_tile/riscv/ram_reg_0_i_54_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I3_O)        0.239     9.226 f  sigma/sigma_tile/riscv/ram_reg_0_i_45/O
                         net (fo=3, routed)           0.582     9.808    sigma/sigma_tile/riscv/ram_reg_0_i_45_n_0
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.097     9.905 f  sigma/sigma_tile/riscv/ram_reg_0_i_37/O
                         net (fo=5, routed)           0.480    10.384    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_1[3]
    SLICE_X62Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.481 f  sigma/sigma_tile/riscv/irq_en_bo[15]_i_6/O
                         net (fo=12, routed)          0.657    11.138    sigma/udm/udm_controller/host\\.rdata[29]_i_5_0
    SLICE_X52Y91         LUT4 (Prop_lut4_I3_O)        0.097    11.235 f  sigma/udm/udm_controller/host\\.rdata[31]_i_15/O
                         net (fo=3, routed)           0.471    11.706    sigma/udm/udm_controller/reset_syncbuf_reg[0]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.114    11.820 f  sigma/udm/udm_controller/host\\.rdata[31]_i_5/O
                         net (fo=3, routed)           0.238    12.058    sigma/sigma_tile/riscv/host\\.rdata_reg[16]
    SLICE_X51Y91         LUT4 (Prop_lut4_I2_O)        0.240    12.298 r  sigma/sigma_tile/riscv/host\\.rdata[31]_i_1/O
                         net (fo=11, routed)          0.564    12.862    sigma/sigma_tile/sfr/host\\.rdata_reg[16]_0
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/sigma_tile/sfr/clk_out1
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[19]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.130    13.684    
    SLICE_X49Y92         FDRE (Setup_fdre_C_R)       -0.314    13.370    sigma/sigma_tile/sfr/host\\.rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         13.370    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.215ns  (logic 3.977ns (30.094%)  route 9.238ns (69.906%))
  Logic Levels:           14  (LUT3=1 LUT4=7 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.264    -0.353    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.493 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[2]
                         net (fo=8, routed)           0.898     2.391    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X65Y99         LUT4 (Prop_lut4_I3_O)        0.101     2.492 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4/O
                         net (fo=14, routed)          0.657     3.149    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I3_O)        0.239     3.388 r  sigma/sigma_tile/riscv/mult_result_w_i_114/O
                         net (fo=42, routed)          0.690     4.078    sigma/sigma_tile/riscv/mult_result_w_i_114_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.097     4.175 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7/O
                         net (fo=1, routed)           0.577     4.752    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7_n_0
    SLICE_X61Y98         LUT5 (Prop_lut5_I0_O)        0.097     4.849 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6/O
                         net (fo=3, routed)           0.602     5.450    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6_n_0
    SLICE_X59Y101        LUT4 (Prop_lut4_I3_O)        0.113     5.563 r  sigma/sigma_tile/riscv/mult_result_w__0_i_42/O
                         net (fo=5, routed)           0.613     6.176    sigma/sigma_tile/riscv/mult_result_w__0_i_42_n_0
    SLICE_X58Y104        LUT4 (Prop_lut4_I3_O)        0.246     6.422 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42/O
                         net (fo=3, routed)           0.903     7.325    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.253     7.578 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21/O
                         net (fo=16, routed)          1.009     8.587    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.101     8.688 f  sigma/sigma_tile/riscv/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.299     8.987    sigma/sigma_tile/riscv/ram_reg_0_i_54_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I3_O)        0.239     9.226 f  sigma/sigma_tile/riscv/ram_reg_0_i_45/O
                         net (fo=3, routed)           0.582     9.808    sigma/sigma_tile/riscv/ram_reg_0_i_45_n_0
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.097     9.905 f  sigma/sigma_tile/riscv/ram_reg_0_i_37/O
                         net (fo=5, routed)           0.480    10.384    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_1[3]
    SLICE_X62Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.481 f  sigma/sigma_tile/riscv/irq_en_bo[15]_i_6/O
                         net (fo=12, routed)          0.657    11.138    sigma/udm/udm_controller/host\\.rdata[29]_i_5_0
    SLICE_X52Y91         LUT4 (Prop_lut4_I3_O)        0.097    11.235 f  sigma/udm/udm_controller/host\\.rdata[31]_i_15/O
                         net (fo=3, routed)           0.471    11.706    sigma/udm/udm_controller/reset_syncbuf_reg[0]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.114    11.820 f  sigma/udm/udm_controller/host\\.rdata[31]_i_5/O
                         net (fo=3, routed)           0.238    12.058    sigma/sigma_tile/riscv/host\\.rdata_reg[16]
    SLICE_X51Y91         LUT4 (Prop_lut4_I2_O)        0.240    12.298 r  sigma/sigma_tile/riscv/host\\.rdata[31]_i_1/O
                         net (fo=11, routed)          0.564    12.862    sigma/sigma_tile/sfr/host\\.rdata_reg[16]_0
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/sigma_tile/sfr/clk_out1
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[21]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.130    13.684    
    SLICE_X49Y92         FDRE (Setup_fdre_C_R)       -0.314    13.370    sigma/sigma_tile/sfr/host\\.rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         13.370    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.215ns  (logic 3.977ns (30.094%)  route 9.238ns (69.906%))
  Logic Levels:           14  (LUT3=1 LUT4=7 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.264    -0.353    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.493 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[2]
                         net (fo=8, routed)           0.898     2.391    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X65Y99         LUT4 (Prop_lut4_I3_O)        0.101     2.492 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4/O
                         net (fo=14, routed)          0.657     3.149    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I3_O)        0.239     3.388 r  sigma/sigma_tile/riscv/mult_result_w_i_114/O
                         net (fo=42, routed)          0.690     4.078    sigma/sigma_tile/riscv/mult_result_w_i_114_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.097     4.175 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7/O
                         net (fo=1, routed)           0.577     4.752    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7_n_0
    SLICE_X61Y98         LUT5 (Prop_lut5_I0_O)        0.097     4.849 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6/O
                         net (fo=3, routed)           0.602     5.450    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6_n_0
    SLICE_X59Y101        LUT4 (Prop_lut4_I3_O)        0.113     5.563 r  sigma/sigma_tile/riscv/mult_result_w__0_i_42/O
                         net (fo=5, routed)           0.613     6.176    sigma/sigma_tile/riscv/mult_result_w__0_i_42_n_0
    SLICE_X58Y104        LUT4 (Prop_lut4_I3_O)        0.246     6.422 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42/O
                         net (fo=3, routed)           0.903     7.325    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.253     7.578 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21/O
                         net (fo=16, routed)          1.009     8.587    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.101     8.688 f  sigma/sigma_tile/riscv/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.299     8.987    sigma/sigma_tile/riscv/ram_reg_0_i_54_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I3_O)        0.239     9.226 f  sigma/sigma_tile/riscv/ram_reg_0_i_45/O
                         net (fo=3, routed)           0.582     9.808    sigma/sigma_tile/riscv/ram_reg_0_i_45_n_0
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.097     9.905 f  sigma/sigma_tile/riscv/ram_reg_0_i_37/O
                         net (fo=5, routed)           0.480    10.384    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_1[3]
    SLICE_X62Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.481 f  sigma/sigma_tile/riscv/irq_en_bo[15]_i_6/O
                         net (fo=12, routed)          0.657    11.138    sigma/udm/udm_controller/host\\.rdata[29]_i_5_0
    SLICE_X52Y91         LUT4 (Prop_lut4_I3_O)        0.097    11.235 f  sigma/udm/udm_controller/host\\.rdata[31]_i_15/O
                         net (fo=3, routed)           0.471    11.706    sigma/udm/udm_controller/reset_syncbuf_reg[0]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.114    11.820 f  sigma/udm/udm_controller/host\\.rdata[31]_i_5/O
                         net (fo=3, routed)           0.238    12.058    sigma/sigma_tile/riscv/host\\.rdata_reg[16]
    SLICE_X51Y91         LUT4 (Prop_lut4_I2_O)        0.240    12.298 r  sigma/sigma_tile/riscv/host\\.rdata[31]_i_1/O
                         net (fo=11, routed)          0.564    12.862    sigma/sigma_tile/sfr/host\\.rdata_reg[16]_0
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/sigma_tile/sfr/clk_out1
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[25]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.130    13.684    
    SLICE_X49Y92         FDRE (Setup_fdre_C_R)       -0.314    13.370    sigma/sigma_tile/sfr/host\\.rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         13.370    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.336ns  (logic 4.044ns (30.323%)  route 9.292ns (69.677%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.505    12.459    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.556 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.425    12.981    sigma/sigma_tile_n_125
    SLICE_X67Y93         FDRE                                         r  sigma/csr_rdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X67Y93         FDRE                                         r  sigma/csr_rdata_reg[15]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.130    13.684    
    SLICE_X67Y93         FDRE (Setup_fdre_C_CE)      -0.150    13.534    sigma/csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_resp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.430ns  (logic 4.044ns (30.113%)  route 9.386ns (69.887%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.505    12.459    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.556 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.518    13.074    sigma/sigma_tile_n_125
    SLICE_X65Y93         FDRE                                         r  sigma/csr_resp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X65Y93         FDRE                                         r  sigma/csr_resp_reg/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.130    13.684    
    SLICE_X65Y93         FDRE (Setup_fdre_C_D)       -0.039    13.645    sigma/csr_resp_reg
  -------------------------------------------------------------------
                         required time                         13.645    
                         arrival time                         -13.074    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.317ns  (logic 4.044ns (30.366%)  route 9.273ns (69.634%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.503    12.457    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.554 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.408    12.962    sigma/gpio_bo_reg
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[0]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.130    13.684    
    SLICE_X67Y94         FDRE (Setup_fdre_C_CE)      -0.150    13.534    sigma/gpio_bo_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.317ns  (logic 4.044ns (30.366%)  route 9.273ns (69.634%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.503    12.457    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.554 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.408    12.962    sigma/gpio_bo_reg
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[2]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.130    13.684    
    SLICE_X67Y94         FDRE (Setup_fdre_C_CE)      -0.150    13.534    sigma/gpio_bo_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.317ns  (logic 4.044ns (30.366%)  route 9.273ns (69.634%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.503    12.457    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.554 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.408    12.962    sigma/gpio_bo_reg
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[3]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.130    13.684    
    SLICE_X67Y94         FDRE (Setup_fdre_C_CE)      -0.150    13.534    sigma/gpio_bo_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.317ns  (logic 4.044ns (30.366%)  route 9.273ns (69.634%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.503    12.457    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.554 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.408    12.962    sigma/gpio_bo_reg
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[4]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.130    13.684    
    SLICE_X67Y94         FDRE (Setup_fdre_C_CE)      -0.150    13.534    sigma/gpio_bo_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  0.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.820%)  route 0.082ns (28.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  sigma/udm/udm_controller/RD_DATA_reg_reg[28]/Q
                         net (fo=1, routed)           0.082    -0.351    sigma/udm/udm_controller/in45[20]
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.306 r  sigma/udm/udm_controller/RD_DATA_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    sigma/udm/udm_controller/RD_DATA_reg[20]
    SLICE_X43Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[20]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.092    -0.492    sigma/udm/udm_controller/RD_DATA_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.429%)  route 0.144ns (43.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.567    -0.597    sigma/clk_out1
    SLICE_X67Y92         FDRE                                         r  sigma/gpio_bo_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/gpio_bo_reg_reg[13]/Q
                         net (fo=1, routed)           0.144    -0.313    sigma/sigma_tile/riscv/csr_rdata_reg[23][5]
    SLICE_X69Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.268 r  sigma/sigma_tile/riscv/csr_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sigma/csr_rdata[13]
    SLICE_X69Y93         FDRE                                         r  sigma/csr_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.840    -0.833    sigma/clk_out1
    SLICE_X69Y93         FDRE                                         r  sigma/csr_rdata_reg[13]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X69Y93         FDRE (Hold_fdre_C_D)         0.092    -0.466    sigma/csr_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.784%)  route 0.120ns (39.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.569    -0.595    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y88         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.120    -0.334    sigma/udm/uart_tx/tx_dout_bo_0[6]
    SLICE_X32Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.289 r  sigma/udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    sigma/udm/uart_tx/databuf[6]
    SLICE_X32Y86         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.837    -0.836    sigma/udm/uart_tx/clk_out1
    SLICE_X32Y86         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X32Y86         FDRE (Hold_fdre_C_D)         0.092    -0.490    sigma/udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (63.039%)  route 0.123ns (36.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.591    -0.573    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X74Y105        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/Q
                         net (fo=3, routed)           0.123    -0.287    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[19]
    SLICE_X73Y104        LUT2 (Prop_lut2_I0_O)        0.045    -0.242 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[19]_i_1_n_0
    SLICE_X73Y104        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.860    -0.812    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X73Y104        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
                         clock pessimism              0.275    -0.537    
    SLICE_X73Y104        FDRE (Hold_fdre_C_D)         0.092    -0.445    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.186%)  route 0.122ns (36.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.592    -0.572    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X74Y101        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.286    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[2]
    SLICE_X73Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.241 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[2]_i_1_n_0
    SLICE_X73Y100        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.862    -0.811    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X73Y100        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/C
                         clock pessimism              0.275    -0.536    
    SLICE_X73Y100        FDRE (Hold_fdre_C_D)         0.091    -0.445    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/tx_o_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.461%)  route 0.175ns (48.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.567    -0.597    sigma/udm/uart_tx/clk_out1
    SLICE_X33Y86         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/udm/uart_tx/databuf_reg[0]/Q
                         net (fo=1, routed)           0.175    -0.281    sigma/udm/uart_tx/databuf_reg_n_0_[0]
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.045    -0.236 r  sigma/udm/uart_tx/tx_o_i_2/O
                         net (fo=1, routed)           0.000    -0.236    sigma/udm/uart_tx/tx_o_i_2_n_0
    SLICE_X34Y82         FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.833    -0.840    sigma/udm/uart_tx/clk_out1
    SLICE_X34Y82         FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/C
                         clock pessimism              0.275    -0.565    
    SLICE_X34Y82         FDSE (Hold_fdse_C_D)         0.120    -0.445    sigma/udm/uart_tx/tx_o_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.960%)  route 0.152ns (45.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y87         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/udm/udm_controller/tx_dout_bo_reg[2]/Q
                         net (fo=2, routed)           0.152    -0.304    sigma/udm/uart_tx/tx_dout_bo_0[2]
    SLICE_X33Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.259 r  sigma/udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    sigma/udm/uart_tx/databuf[2]
    SLICE_X33Y86         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.837    -0.836    sigma/udm/uart_tx/clk_out1
    SLICE_X33Y86         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.092    -0.469    sigma/udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.224%)  route 0.133ns (41.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y90         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/udm/udm_controller/RD_DATA_reg_reg[10]/Q
                         net (fo=1, routed)           0.133    -0.323    sigma/udm/udm_controller/in45[2]
    SLICE_X43Y89         LUT6 (Prop_lut6_I0_O)        0.045    -0.278 r  sigma/udm/udm_controller/RD_DATA_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    sigma/udm/udm_controller/RD_DATA_reg[2]
    SLICE_X43Y89         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y89         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[2]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X43Y89         FDRE (Hold_fdre_C_D)         0.091    -0.491    sigma/udm/udm_controller/RD_DATA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.514%)  route 0.162ns (46.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.569    -0.595    sigma/sigma_tile/riscv/clk_out1
    SLICE_X67Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_wr_ptr_reg[0]/Q
                         net (fo=3, routed)           0.162    -0.293    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_wr_ptr
    SLICE_X66Y99         LUT5 (Prop_lut5_I0_O)        0.045    -0.248 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag[0]_i_1_n_0
    SLICE_X66Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.841    -0.832    sigma/sigma_tile/riscv/clk_out1
    SLICE_X66Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/C
                         clock pessimism              0.250    -0.582    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.120    -0.462    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.682%)  route 0.136ns (42.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y93         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/RD_DATA_reg_reg[26]/Q
                         net (fo=1, routed)           0.136    -0.319    sigma/udm/udm_controller/in45[18]
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.274 r  sigma/udm/udm_controller/RD_DATA_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    sigma/udm/udm_controller/RD_DATA_reg[18]
    SLICE_X43Y92         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y92         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[18]/C
                         clock pessimism              0.255    -0.581    
    SLICE_X43Y92         FDRE (Hold_fdre_C_D)         0.092    -0.489    sigma/udm/udm_controller/RD_DATA_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y21     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y21     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.286      199.074    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X33Y82     sigma/udm/uart_tx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X48Y87     sigma/gpio_bi_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X48Y87     sigma/gpio_bi_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X48Y87     sigma/gpio_bi_reg_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X57Y83     sigma/gpio_bi_reg_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X48Y87     sigma/gpio_bi_reg_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X33Y82     sigma/udm/uart_tx/tx_done_tick_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X49Y89     sigma/sigma_tile/arb_cpu/m0_s2_rd_inprogress_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y84     sigma/udm/udm_controller/escape_received_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X44Y86     sigma/udm/udm_controller/timeout_counter_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X69Y95     sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X68Y95     sigma/csr_rdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y79     sigma/udm/uart_tx/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X33Y82     sigma/udm/uart_tx/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X68Y93     sigma/csr_rdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X69Y93     sigma/csr_rdata_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X69Y93     sigma/csr_rdata_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X69Y93     sigma/csr_rdata_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X67Y93     sigma/csr_rdata_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X70Y94     sigma/csr_rdata_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.421ns  (logic 4.044ns (30.133%)  route 9.377ns (69.867%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.503    12.457    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.554 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.512    13.066    sigma/gpio_bo_reg
    SLICE_X69Y92         FDRE                                         r  sigma/gpio_bo_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.147    13.529    sigma/clk_out1
    SLICE_X69Y92         FDRE                                         r  sigma/gpio_bo_reg_reg[22]/C
                         clock pessimism              0.287    13.816    
                         clock uncertainty           -0.132    13.684    
    SLICE_X69Y92         FDRE (Setup_fdre_C_CE)      -0.150    13.534    sigma/gpio_bo_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.215ns  (logic 3.977ns (30.094%)  route 9.238ns (69.906%))
  Logic Levels:           14  (LUT3=1 LUT4=7 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.264    -0.353    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.493 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[2]
                         net (fo=8, routed)           0.898     2.391    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X65Y99         LUT4 (Prop_lut4_I3_O)        0.101     2.492 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4/O
                         net (fo=14, routed)          0.657     3.149    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I3_O)        0.239     3.388 r  sigma/sigma_tile/riscv/mult_result_w_i_114/O
                         net (fo=42, routed)          0.690     4.078    sigma/sigma_tile/riscv/mult_result_w_i_114_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.097     4.175 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7/O
                         net (fo=1, routed)           0.577     4.752    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7_n_0
    SLICE_X61Y98         LUT5 (Prop_lut5_I0_O)        0.097     4.849 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6/O
                         net (fo=3, routed)           0.602     5.450    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6_n_0
    SLICE_X59Y101        LUT4 (Prop_lut4_I3_O)        0.113     5.563 r  sigma/sigma_tile/riscv/mult_result_w__0_i_42/O
                         net (fo=5, routed)           0.613     6.176    sigma/sigma_tile/riscv/mult_result_w__0_i_42_n_0
    SLICE_X58Y104        LUT4 (Prop_lut4_I3_O)        0.246     6.422 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42/O
                         net (fo=3, routed)           0.903     7.325    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.253     7.578 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21/O
                         net (fo=16, routed)          1.009     8.587    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.101     8.688 f  sigma/sigma_tile/riscv/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.299     8.987    sigma/sigma_tile/riscv/ram_reg_0_i_54_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I3_O)        0.239     9.226 f  sigma/sigma_tile/riscv/ram_reg_0_i_45/O
                         net (fo=3, routed)           0.582     9.808    sigma/sigma_tile/riscv/ram_reg_0_i_45_n_0
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.097     9.905 f  sigma/sigma_tile/riscv/ram_reg_0_i_37/O
                         net (fo=5, routed)           0.480    10.384    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_1[3]
    SLICE_X62Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.481 f  sigma/sigma_tile/riscv/irq_en_bo[15]_i_6/O
                         net (fo=12, routed)          0.657    11.138    sigma/udm/udm_controller/host\\.rdata[29]_i_5_0
    SLICE_X52Y91         LUT4 (Prop_lut4_I3_O)        0.097    11.235 f  sigma/udm/udm_controller/host\\.rdata[31]_i_15/O
                         net (fo=3, routed)           0.471    11.706    sigma/udm/udm_controller/reset_syncbuf_reg[0]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.114    11.820 f  sigma/udm/udm_controller/host\\.rdata[31]_i_5/O
                         net (fo=3, routed)           0.238    12.058    sigma/sigma_tile/riscv/host\\.rdata_reg[16]
    SLICE_X51Y91         LUT4 (Prop_lut4_I2_O)        0.240    12.298 r  sigma/sigma_tile/riscv/host\\.rdata[31]_i_1/O
                         net (fo=11, routed)          0.564    12.862    sigma/sigma_tile/sfr/host\\.rdata_reg[16]_0
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/sigma_tile/sfr/clk_out1
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[19]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X49Y92         FDRE (Setup_fdre_C_R)       -0.314    13.368    sigma/sigma_tile/sfr/host\\.rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.215ns  (logic 3.977ns (30.094%)  route 9.238ns (69.906%))
  Logic Levels:           14  (LUT3=1 LUT4=7 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.264    -0.353    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.493 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[2]
                         net (fo=8, routed)           0.898     2.391    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X65Y99         LUT4 (Prop_lut4_I3_O)        0.101     2.492 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4/O
                         net (fo=14, routed)          0.657     3.149    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I3_O)        0.239     3.388 r  sigma/sigma_tile/riscv/mult_result_w_i_114/O
                         net (fo=42, routed)          0.690     4.078    sigma/sigma_tile/riscv/mult_result_w_i_114_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.097     4.175 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7/O
                         net (fo=1, routed)           0.577     4.752    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7_n_0
    SLICE_X61Y98         LUT5 (Prop_lut5_I0_O)        0.097     4.849 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6/O
                         net (fo=3, routed)           0.602     5.450    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6_n_0
    SLICE_X59Y101        LUT4 (Prop_lut4_I3_O)        0.113     5.563 r  sigma/sigma_tile/riscv/mult_result_w__0_i_42/O
                         net (fo=5, routed)           0.613     6.176    sigma/sigma_tile/riscv/mult_result_w__0_i_42_n_0
    SLICE_X58Y104        LUT4 (Prop_lut4_I3_O)        0.246     6.422 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42/O
                         net (fo=3, routed)           0.903     7.325    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.253     7.578 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21/O
                         net (fo=16, routed)          1.009     8.587    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.101     8.688 f  sigma/sigma_tile/riscv/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.299     8.987    sigma/sigma_tile/riscv/ram_reg_0_i_54_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I3_O)        0.239     9.226 f  sigma/sigma_tile/riscv/ram_reg_0_i_45/O
                         net (fo=3, routed)           0.582     9.808    sigma/sigma_tile/riscv/ram_reg_0_i_45_n_0
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.097     9.905 f  sigma/sigma_tile/riscv/ram_reg_0_i_37/O
                         net (fo=5, routed)           0.480    10.384    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_1[3]
    SLICE_X62Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.481 f  sigma/sigma_tile/riscv/irq_en_bo[15]_i_6/O
                         net (fo=12, routed)          0.657    11.138    sigma/udm/udm_controller/host\\.rdata[29]_i_5_0
    SLICE_X52Y91         LUT4 (Prop_lut4_I3_O)        0.097    11.235 f  sigma/udm/udm_controller/host\\.rdata[31]_i_15/O
                         net (fo=3, routed)           0.471    11.706    sigma/udm/udm_controller/reset_syncbuf_reg[0]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.114    11.820 f  sigma/udm/udm_controller/host\\.rdata[31]_i_5/O
                         net (fo=3, routed)           0.238    12.058    sigma/sigma_tile/riscv/host\\.rdata_reg[16]
    SLICE_X51Y91         LUT4 (Prop_lut4_I2_O)        0.240    12.298 r  sigma/sigma_tile/riscv/host\\.rdata[31]_i_1/O
                         net (fo=11, routed)          0.564    12.862    sigma/sigma_tile/sfr/host\\.rdata_reg[16]_0
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/sigma_tile/sfr/clk_out1
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[21]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X49Y92         FDRE (Setup_fdre_C_R)       -0.314    13.368    sigma/sigma_tile/sfr/host\\.rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.215ns  (logic 3.977ns (30.094%)  route 9.238ns (69.906%))
  Logic Levels:           14  (LUT3=1 LUT4=7 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.264    -0.353    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.493 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[2]
                         net (fo=8, routed)           0.898     2.391    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X65Y99         LUT4 (Prop_lut4_I3_O)        0.101     2.492 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4/O
                         net (fo=14, routed)          0.657     3.149    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I3_O)        0.239     3.388 r  sigma/sigma_tile/riscv/mult_result_w_i_114/O
                         net (fo=42, routed)          0.690     4.078    sigma/sigma_tile/riscv/mult_result_w_i_114_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.097     4.175 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7/O
                         net (fo=1, routed)           0.577     4.752    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7_n_0
    SLICE_X61Y98         LUT5 (Prop_lut5_I0_O)        0.097     4.849 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6/O
                         net (fo=3, routed)           0.602     5.450    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6_n_0
    SLICE_X59Y101        LUT4 (Prop_lut4_I3_O)        0.113     5.563 r  sigma/sigma_tile/riscv/mult_result_w__0_i_42/O
                         net (fo=5, routed)           0.613     6.176    sigma/sigma_tile/riscv/mult_result_w__0_i_42_n_0
    SLICE_X58Y104        LUT4 (Prop_lut4_I3_O)        0.246     6.422 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42/O
                         net (fo=3, routed)           0.903     7.325    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.253     7.578 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21/O
                         net (fo=16, routed)          1.009     8.587    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.101     8.688 f  sigma/sigma_tile/riscv/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.299     8.987    sigma/sigma_tile/riscv/ram_reg_0_i_54_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I3_O)        0.239     9.226 f  sigma/sigma_tile/riscv/ram_reg_0_i_45/O
                         net (fo=3, routed)           0.582     9.808    sigma/sigma_tile/riscv/ram_reg_0_i_45_n_0
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.097     9.905 f  sigma/sigma_tile/riscv/ram_reg_0_i_37/O
                         net (fo=5, routed)           0.480    10.384    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_1[3]
    SLICE_X62Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.481 f  sigma/sigma_tile/riscv/irq_en_bo[15]_i_6/O
                         net (fo=12, routed)          0.657    11.138    sigma/udm/udm_controller/host\\.rdata[29]_i_5_0
    SLICE_X52Y91         LUT4 (Prop_lut4_I3_O)        0.097    11.235 f  sigma/udm/udm_controller/host\\.rdata[31]_i_15/O
                         net (fo=3, routed)           0.471    11.706    sigma/udm/udm_controller/reset_syncbuf_reg[0]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.114    11.820 f  sigma/udm/udm_controller/host\\.rdata[31]_i_5/O
                         net (fo=3, routed)           0.238    12.058    sigma/sigma_tile/riscv/host\\.rdata_reg[16]
    SLICE_X51Y91         LUT4 (Prop_lut4_I2_O)        0.240    12.298 r  sigma/sigma_tile/riscv/host\\.rdata[31]_i_1/O
                         net (fo=11, routed)          0.564    12.862    sigma/sigma_tile/sfr/host\\.rdata_reg[16]_0
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/sigma_tile/sfr/clk_out1
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[25]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X49Y92         FDRE (Setup_fdre_C_R)       -0.314    13.368    sigma/sigma_tile/sfr/host\\.rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.336ns  (logic 4.044ns (30.323%)  route 9.292ns (69.677%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.505    12.459    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.556 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.425    12.981    sigma/sigma_tile_n_125
    SLICE_X67Y93         FDRE                                         r  sigma/csr_rdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X67Y93         FDRE                                         r  sigma/csr_rdata_reg[15]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X67Y93         FDRE (Setup_fdre_C_CE)      -0.150    13.532    sigma/csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         13.532    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_resp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.430ns  (logic 4.044ns (30.113%)  route 9.386ns (69.887%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.505    12.459    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.556 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.518    13.074    sigma/sigma_tile_n_125
    SLICE_X65Y93         FDRE                                         r  sigma/csr_resp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X65Y93         FDRE                                         r  sigma/csr_resp_reg/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X65Y93         FDRE (Setup_fdre_C_D)       -0.039    13.643    sigma/csr_resp_reg
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                         -13.074    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.317ns  (logic 4.044ns (30.366%)  route 9.273ns (69.634%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.503    12.457    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.554 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.408    12.962    sigma/gpio_bo_reg
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[0]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X67Y94         FDRE (Setup_fdre_C_CE)      -0.150    13.532    sigma/gpio_bo_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.532    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.317ns  (logic 4.044ns (30.366%)  route 9.273ns (69.634%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.503    12.457    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.554 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.408    12.962    sigma/gpio_bo_reg
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[2]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X67Y94         FDRE (Setup_fdre_C_CE)      -0.150    13.532    sigma/gpio_bo_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.532    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.317ns  (logic 4.044ns (30.366%)  route 9.273ns (69.634%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.503    12.457    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.554 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.408    12.962    sigma/gpio_bo_reg
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[3]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X67Y94         FDRE (Setup_fdre_C_CE)      -0.150    13.532    sigma/gpio_bo_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.532    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.317ns  (logic 4.044ns (30.366%)  route 9.273ns (69.634%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.503    12.457    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.554 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.408    12.962    sigma/gpio_bo_reg
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[4]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X67Y94         FDRE (Setup_fdre_C_CE)      -0.150    13.532    sigma/gpio_bo_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.532    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  0.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.820%)  route 0.082ns (28.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  sigma/udm/udm_controller/RD_DATA_reg_reg[28]/Q
                         net (fo=1, routed)           0.082    -0.351    sigma/udm/udm_controller/in45[20]
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.306 r  sigma/udm/udm_controller/RD_DATA_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    sigma/udm/udm_controller/RD_DATA_reg[20]
    SLICE_X43Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[20]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.132    -0.453    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.092    -0.361    sigma/udm/udm_controller/RD_DATA_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.429%)  route 0.144ns (43.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.567    -0.597    sigma/clk_out1
    SLICE_X67Y92         FDRE                                         r  sigma/gpio_bo_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/gpio_bo_reg_reg[13]/Q
                         net (fo=1, routed)           0.144    -0.313    sigma/sigma_tile/riscv/csr_rdata_reg[23][5]
    SLICE_X69Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.268 r  sigma/sigma_tile/riscv/csr_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sigma/csr_rdata[13]
    SLICE_X69Y93         FDRE                                         r  sigma/csr_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.840    -0.833    sigma/clk_out1
    SLICE_X69Y93         FDRE                                         r  sigma/csr_rdata_reg[13]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.132    -0.427    
    SLICE_X69Y93         FDRE (Hold_fdre_C_D)         0.092    -0.335    sigma/csr_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.784%)  route 0.120ns (39.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.569    -0.595    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y88         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.120    -0.334    sigma/udm/uart_tx/tx_dout_bo_0[6]
    SLICE_X32Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.289 r  sigma/udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    sigma/udm/uart_tx/databuf[6]
    SLICE_X32Y86         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.837    -0.836    sigma/udm/uart_tx/clk_out1
    SLICE_X32Y86         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.132    -0.451    
    SLICE_X32Y86         FDRE (Hold_fdre_C_D)         0.092    -0.359    sigma/udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (63.039%)  route 0.123ns (36.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.591    -0.573    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X74Y105        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/Q
                         net (fo=3, routed)           0.123    -0.287    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[19]
    SLICE_X73Y104        LUT2 (Prop_lut2_I0_O)        0.045    -0.242 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[19]_i_1_n_0
    SLICE_X73Y104        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.860    -0.812    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X73Y104        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
                         clock pessimism              0.275    -0.537    
                         clock uncertainty            0.132    -0.406    
    SLICE_X73Y104        FDRE (Hold_fdre_C_D)         0.092    -0.314    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.186%)  route 0.122ns (36.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.592    -0.572    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X74Y101        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.286    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[2]
    SLICE_X73Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.241 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[2]_i_1_n_0
    SLICE_X73Y100        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.862    -0.811    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X73Y100        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.132    -0.405    
    SLICE_X73Y100        FDRE (Hold_fdre_C_D)         0.091    -0.314    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/tx_o_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.461%)  route 0.175ns (48.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.567    -0.597    sigma/udm/uart_tx/clk_out1
    SLICE_X33Y86         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/udm/uart_tx/databuf_reg[0]/Q
                         net (fo=1, routed)           0.175    -0.281    sigma/udm/uart_tx/databuf_reg_n_0_[0]
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.045    -0.236 r  sigma/udm/uart_tx/tx_o_i_2/O
                         net (fo=1, routed)           0.000    -0.236    sigma/udm/uart_tx/tx_o_i_2_n_0
    SLICE_X34Y82         FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.833    -0.840    sigma/udm/uart_tx/clk_out1
    SLICE_X34Y82         FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.132    -0.434    
    SLICE_X34Y82         FDSE (Hold_fdse_C_D)         0.120    -0.314    sigma/udm/uart_tx/tx_o_reg
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.960%)  route 0.152ns (45.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y87         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/udm/udm_controller/tx_dout_bo_reg[2]/Q
                         net (fo=2, routed)           0.152    -0.304    sigma/udm/uart_tx/tx_dout_bo_0[2]
    SLICE_X33Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.259 r  sigma/udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    sigma/udm/uart_tx/databuf[2]
    SLICE_X33Y86         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.837    -0.836    sigma/udm/uart_tx/clk_out1
    SLICE_X33Y86         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.132    -0.430    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.092    -0.338    sigma/udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.224%)  route 0.133ns (41.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y90         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/udm/udm_controller/RD_DATA_reg_reg[10]/Q
                         net (fo=1, routed)           0.133    -0.323    sigma/udm/udm_controller/in45[2]
    SLICE_X43Y89         LUT6 (Prop_lut6_I0_O)        0.045    -0.278 r  sigma/udm/udm_controller/RD_DATA_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    sigma/udm/udm_controller/RD_DATA_reg[2]
    SLICE_X43Y89         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y89         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[2]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.132    -0.451    
    SLICE_X43Y89         FDRE (Hold_fdre_C_D)         0.091    -0.360    sigma/udm/udm_controller/RD_DATA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.514%)  route 0.162ns (46.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.569    -0.595    sigma/sigma_tile/riscv/clk_out1
    SLICE_X67Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_wr_ptr_reg[0]/Q
                         net (fo=3, routed)           0.162    -0.293    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_wr_ptr
    SLICE_X66Y99         LUT5 (Prop_lut5_I0_O)        0.045    -0.248 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag[0]_i_1_n_0
    SLICE_X66Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.841    -0.832    sigma/sigma_tile/riscv/clk_out1
    SLICE_X66Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/C
                         clock pessimism              0.250    -0.582    
                         clock uncertainty            0.132    -0.451    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.120    -0.331    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.682%)  route 0.136ns (42.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y93         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/RD_DATA_reg_reg[26]/Q
                         net (fo=1, routed)           0.136    -0.319    sigma/udm/udm_controller/in45[18]
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.274 r  sigma/udm/udm_controller/RD_DATA_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    sigma/udm/udm_controller/RD_DATA_reg[18]
    SLICE_X43Y92         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y92         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[18]/C
                         clock pessimism              0.255    -0.581    
                         clock uncertainty            0.132    -0.450    
    SLICE_X43Y92         FDRE (Hold_fdre_C_D)         0.092    -0.358    sigma/udm/udm_controller/RD_DATA_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.084    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.421ns  (logic 4.044ns (30.133%)  route 9.377ns (69.867%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.503    12.457    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.554 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.512    13.066    sigma/gpio_bo_reg
    SLICE_X69Y92         FDRE                                         r  sigma/gpio_bo_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.147    13.529    sigma/clk_out1
    SLICE_X69Y92         FDRE                                         r  sigma/gpio_bo_reg_reg[22]/C
                         clock pessimism              0.287    13.816    
                         clock uncertainty           -0.132    13.684    
    SLICE_X69Y92         FDRE (Setup_fdre_C_CE)      -0.150    13.534    sigma/gpio_bo_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.215ns  (logic 3.977ns (30.094%)  route 9.238ns (69.906%))
  Logic Levels:           14  (LUT3=1 LUT4=7 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.264    -0.353    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.493 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[2]
                         net (fo=8, routed)           0.898     2.391    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X65Y99         LUT4 (Prop_lut4_I3_O)        0.101     2.492 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4/O
                         net (fo=14, routed)          0.657     3.149    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I3_O)        0.239     3.388 r  sigma/sigma_tile/riscv/mult_result_w_i_114/O
                         net (fo=42, routed)          0.690     4.078    sigma/sigma_tile/riscv/mult_result_w_i_114_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.097     4.175 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7/O
                         net (fo=1, routed)           0.577     4.752    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7_n_0
    SLICE_X61Y98         LUT5 (Prop_lut5_I0_O)        0.097     4.849 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6/O
                         net (fo=3, routed)           0.602     5.450    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6_n_0
    SLICE_X59Y101        LUT4 (Prop_lut4_I3_O)        0.113     5.563 r  sigma/sigma_tile/riscv/mult_result_w__0_i_42/O
                         net (fo=5, routed)           0.613     6.176    sigma/sigma_tile/riscv/mult_result_w__0_i_42_n_0
    SLICE_X58Y104        LUT4 (Prop_lut4_I3_O)        0.246     6.422 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42/O
                         net (fo=3, routed)           0.903     7.325    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.253     7.578 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21/O
                         net (fo=16, routed)          1.009     8.587    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.101     8.688 f  sigma/sigma_tile/riscv/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.299     8.987    sigma/sigma_tile/riscv/ram_reg_0_i_54_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I3_O)        0.239     9.226 f  sigma/sigma_tile/riscv/ram_reg_0_i_45/O
                         net (fo=3, routed)           0.582     9.808    sigma/sigma_tile/riscv/ram_reg_0_i_45_n_0
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.097     9.905 f  sigma/sigma_tile/riscv/ram_reg_0_i_37/O
                         net (fo=5, routed)           0.480    10.384    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_1[3]
    SLICE_X62Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.481 f  sigma/sigma_tile/riscv/irq_en_bo[15]_i_6/O
                         net (fo=12, routed)          0.657    11.138    sigma/udm/udm_controller/host\\.rdata[29]_i_5_0
    SLICE_X52Y91         LUT4 (Prop_lut4_I3_O)        0.097    11.235 f  sigma/udm/udm_controller/host\\.rdata[31]_i_15/O
                         net (fo=3, routed)           0.471    11.706    sigma/udm/udm_controller/reset_syncbuf_reg[0]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.114    11.820 f  sigma/udm/udm_controller/host\\.rdata[31]_i_5/O
                         net (fo=3, routed)           0.238    12.058    sigma/sigma_tile/riscv/host\\.rdata_reg[16]
    SLICE_X51Y91         LUT4 (Prop_lut4_I2_O)        0.240    12.298 r  sigma/sigma_tile/riscv/host\\.rdata[31]_i_1/O
                         net (fo=11, routed)          0.564    12.862    sigma/sigma_tile/sfr/host\\.rdata_reg[16]_0
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/sigma_tile/sfr/clk_out1
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[19]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X49Y92         FDRE (Setup_fdre_C_R)       -0.314    13.368    sigma/sigma_tile/sfr/host\\.rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.215ns  (logic 3.977ns (30.094%)  route 9.238ns (69.906%))
  Logic Levels:           14  (LUT3=1 LUT4=7 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.264    -0.353    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.493 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[2]
                         net (fo=8, routed)           0.898     2.391    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X65Y99         LUT4 (Prop_lut4_I3_O)        0.101     2.492 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4/O
                         net (fo=14, routed)          0.657     3.149    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I3_O)        0.239     3.388 r  sigma/sigma_tile/riscv/mult_result_w_i_114/O
                         net (fo=42, routed)          0.690     4.078    sigma/sigma_tile/riscv/mult_result_w_i_114_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.097     4.175 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7/O
                         net (fo=1, routed)           0.577     4.752    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7_n_0
    SLICE_X61Y98         LUT5 (Prop_lut5_I0_O)        0.097     4.849 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6/O
                         net (fo=3, routed)           0.602     5.450    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6_n_0
    SLICE_X59Y101        LUT4 (Prop_lut4_I3_O)        0.113     5.563 r  sigma/sigma_tile/riscv/mult_result_w__0_i_42/O
                         net (fo=5, routed)           0.613     6.176    sigma/sigma_tile/riscv/mult_result_w__0_i_42_n_0
    SLICE_X58Y104        LUT4 (Prop_lut4_I3_O)        0.246     6.422 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42/O
                         net (fo=3, routed)           0.903     7.325    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.253     7.578 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21/O
                         net (fo=16, routed)          1.009     8.587    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.101     8.688 f  sigma/sigma_tile/riscv/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.299     8.987    sigma/sigma_tile/riscv/ram_reg_0_i_54_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I3_O)        0.239     9.226 f  sigma/sigma_tile/riscv/ram_reg_0_i_45/O
                         net (fo=3, routed)           0.582     9.808    sigma/sigma_tile/riscv/ram_reg_0_i_45_n_0
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.097     9.905 f  sigma/sigma_tile/riscv/ram_reg_0_i_37/O
                         net (fo=5, routed)           0.480    10.384    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_1[3]
    SLICE_X62Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.481 f  sigma/sigma_tile/riscv/irq_en_bo[15]_i_6/O
                         net (fo=12, routed)          0.657    11.138    sigma/udm/udm_controller/host\\.rdata[29]_i_5_0
    SLICE_X52Y91         LUT4 (Prop_lut4_I3_O)        0.097    11.235 f  sigma/udm/udm_controller/host\\.rdata[31]_i_15/O
                         net (fo=3, routed)           0.471    11.706    sigma/udm/udm_controller/reset_syncbuf_reg[0]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.114    11.820 f  sigma/udm/udm_controller/host\\.rdata[31]_i_5/O
                         net (fo=3, routed)           0.238    12.058    sigma/sigma_tile/riscv/host\\.rdata_reg[16]
    SLICE_X51Y91         LUT4 (Prop_lut4_I2_O)        0.240    12.298 r  sigma/sigma_tile/riscv/host\\.rdata[31]_i_1/O
                         net (fo=11, routed)          0.564    12.862    sigma/sigma_tile/sfr/host\\.rdata_reg[16]_0
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/sigma_tile/sfr/clk_out1
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[21]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X49Y92         FDRE (Setup_fdre_C_R)       -0.314    13.368    sigma/sigma_tile/sfr/host\\.rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.215ns  (logic 3.977ns (30.094%)  route 9.238ns (69.906%))
  Logic Levels:           14  (LUT3=1 LUT4=7 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.264    -0.353    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.493 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[2]
                         net (fo=8, routed)           0.898     2.391    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X65Y99         LUT4 (Prop_lut4_I3_O)        0.101     2.492 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4/O
                         net (fo=14, routed)          0.657     3.149    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_req_cmd[0]_i_4_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I3_O)        0.239     3.388 r  sigma/sigma_tile/riscv/mult_result_w_i_114/O
                         net (fo=42, routed)          0.690     4.078    sigma/sigma_tile/riscv/mult_result_w_i_114_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.097     4.175 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7/O
                         net (fo=1, routed)           0.577     4.752    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_7_n_0
    SLICE_X61Y98         LUT5 (Prop_lut5_I0_O)        0.097     4.849 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6/O
                         net (fo=3, routed)           0.602     5.450    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[21]_i_6_n_0
    SLICE_X59Y101        LUT4 (Prop_lut4_I3_O)        0.113     5.563 r  sigma/sigma_tile/riscv/mult_result_w__0_i_42/O
                         net (fo=5, routed)           0.613     6.176    sigma/sigma_tile/riscv/mult_result_w__0_i_42_n_0
    SLICE_X58Y104        LUT4 (Prop_lut4_I3_O)        0.246     6.422 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42/O
                         net (fo=3, routed)           0.903     7.325    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_42_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.253     7.578 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21/O
                         net (fo=16, routed)          1.009     8.587    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_21_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.101     8.688 f  sigma/sigma_tile/riscv/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.299     8.987    sigma/sigma_tile/riscv/ram_reg_0_i_54_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I3_O)        0.239     9.226 f  sigma/sigma_tile/riscv/ram_reg_0_i_45/O
                         net (fo=3, routed)           0.582     9.808    sigma/sigma_tile/riscv/ram_reg_0_i_45_n_0
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.097     9.905 f  sigma/sigma_tile/riscv/ram_reg_0_i_37/O
                         net (fo=5, routed)           0.480    10.384    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_1[3]
    SLICE_X62Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.481 f  sigma/sigma_tile/riscv/irq_en_bo[15]_i_6/O
                         net (fo=12, routed)          0.657    11.138    sigma/udm/udm_controller/host\\.rdata[29]_i_5_0
    SLICE_X52Y91         LUT4 (Prop_lut4_I3_O)        0.097    11.235 f  sigma/udm/udm_controller/host\\.rdata[31]_i_15/O
                         net (fo=3, routed)           0.471    11.706    sigma/udm/udm_controller/reset_syncbuf_reg[0]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.114    11.820 f  sigma/udm/udm_controller/host\\.rdata[31]_i_5/O
                         net (fo=3, routed)           0.238    12.058    sigma/sigma_tile/riscv/host\\.rdata_reg[16]
    SLICE_X51Y91         LUT4 (Prop_lut4_I2_O)        0.240    12.298 r  sigma/sigma_tile/riscv/host\\.rdata[31]_i_1/O
                         net (fo=11, routed)          0.564    12.862    sigma/sigma_tile/sfr/host\\.rdata_reg[16]_0
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/sigma_tile/sfr/clk_out1
    SLICE_X49Y92         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[25]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X49Y92         FDRE (Setup_fdre_C_R)       -0.314    13.368    sigma/sigma_tile/sfr/host\\.rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.336ns  (logic 4.044ns (30.323%)  route 9.292ns (69.677%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.505    12.459    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.556 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.425    12.981    sigma/sigma_tile_n_125
    SLICE_X67Y93         FDRE                                         r  sigma/csr_rdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X67Y93         FDRE                                         r  sigma/csr_rdata_reg[15]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X67Y93         FDRE (Setup_fdre_C_CE)      -0.150    13.532    sigma/csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         13.532    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_resp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.430ns  (logic 4.044ns (30.113%)  route 9.386ns (69.887%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.505    12.459    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.556 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.518    13.074    sigma/sigma_tile_n_125
    SLICE_X65Y93         FDRE                                         r  sigma/csr_resp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X65Y93         FDRE                                         r  sigma/csr_resp_reg/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X65Y93         FDRE (Setup_fdre_C_D)       -0.039    13.643    sigma/csr_resp_reg
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                         -13.074    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.317ns  (logic 4.044ns (30.366%)  route 9.273ns (69.634%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.503    12.457    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.554 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.408    12.962    sigma/gpio_bo_reg
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[0]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X67Y94         FDRE (Setup_fdre_C_CE)      -0.150    13.532    sigma/gpio_bo_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.532    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.317ns  (logic 4.044ns (30.366%)  route 9.273ns (69.634%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.503    12.457    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.554 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.408    12.962    sigma/gpio_bo_reg
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[2]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X67Y94         FDRE (Setup_fdre_C_CE)      -0.150    13.532    sigma/gpio_bo_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.532    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.317ns  (logic 4.044ns (30.366%)  route 9.273ns (69.634%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.503    12.457    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.554 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.408    12.962    sigma/gpio_bo_reg
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[3]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X67Y94         FDRE (Setup_fdre_C_CE)      -0.150    13.532    sigma/gpio_bo_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.532    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.317ns  (logic 4.044ns (30.366%)  route 9.273ns (69.634%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.262    -0.355    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.491 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[2]
                         net (fo=6, routed)           0.586     2.077    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X62Y106        LUT4 (Prop_lut4_I3_O)        0.097     2.174 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20/O
                         net (fo=52, routed)          0.585     2.758    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_20_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097     2.855 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=65, routed)          1.045     3.900    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X45Y106        MUXF7 (Prop_muxf7_S_O)       0.203     4.103 f  sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5/O
                         net (fo=1, routed)           0.434     4.537    sigma/sigma_tile/riscv/bus1_wdata_buf_reg[25]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.229     4.766 f  sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2/O
                         net (fo=4, routed)           0.755     5.521    sigma/sigma_tile/riscv/bus1_wdata_buf[25]_i_2_n_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I2_O)        0.111     5.632 r  sigma/sigma_tile/riscv/mult_result_w__0_i_23/O
                         net (fo=9, routed)           0.760     6.392    sigma/sigma_tile/riscv/mult_result_w__0_i_23_n_0
    SLICE_X58Y102        LUT4 (Prop_lut4_I3_O)        0.240     6.632 r  sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44/O
                         net (fo=2, routed)           0.614     7.246    sigma/sigma_tile/riscv/bus1_addr_buf[9]_i_44_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.250     7.496 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17/O
                         net (fo=3, routed)           0.482     7.979    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_17_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.084 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12/O
                         net (fo=8, routed)           0.642     8.725    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_12_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.239     8.964 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70/O
                         net (fo=1, routed)           0.453     9.417    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_70_n_0
    SLICE_X52Y102        LUT5 (Prop_lut5_I3_O)        0.097     9.514 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=2, routed)           0.656    10.170    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.102    10.272 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5/O
                         net (fo=4, routed)           0.757    11.029    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[22]_i_5_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I4_O)        0.234    11.263 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_15/O
                         net (fo=1, routed)           0.593    11.857    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X66Y94         LUT6 (Prop_lut6_I4_O)        0.097    11.954 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=3, routed)           0.503    12.457    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I1_O)        0.097    12.554 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.408    12.962    sigma/gpio_bo_reg
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X67Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[4]/C
                         clock pessimism              0.287    13.814    
                         clock uncertainty           -0.132    13.682    
    SLICE_X67Y94         FDRE (Setup_fdre_C_CE)      -0.150    13.532    sigma/gpio_bo_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.532    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  0.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.820%)  route 0.082ns (28.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  sigma/udm/udm_controller/RD_DATA_reg_reg[28]/Q
                         net (fo=1, routed)           0.082    -0.351    sigma/udm/udm_controller/in45[20]
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.306 r  sigma/udm/udm_controller/RD_DATA_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    sigma/udm/udm_controller/RD_DATA_reg[20]
    SLICE_X43Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[20]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.132    -0.453    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.092    -0.361    sigma/udm/udm_controller/RD_DATA_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.429%)  route 0.144ns (43.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.567    -0.597    sigma/clk_out1
    SLICE_X67Y92         FDRE                                         r  sigma/gpio_bo_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/gpio_bo_reg_reg[13]/Q
                         net (fo=1, routed)           0.144    -0.313    sigma/sigma_tile/riscv/csr_rdata_reg[23][5]
    SLICE_X69Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.268 r  sigma/sigma_tile/riscv/csr_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sigma/csr_rdata[13]
    SLICE_X69Y93         FDRE                                         r  sigma/csr_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.840    -0.833    sigma/clk_out1
    SLICE_X69Y93         FDRE                                         r  sigma/csr_rdata_reg[13]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.132    -0.427    
    SLICE_X69Y93         FDRE (Hold_fdre_C_D)         0.092    -0.335    sigma/csr_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.784%)  route 0.120ns (39.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.569    -0.595    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y88         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.120    -0.334    sigma/udm/uart_tx/tx_dout_bo_0[6]
    SLICE_X32Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.289 r  sigma/udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    sigma/udm/uart_tx/databuf[6]
    SLICE_X32Y86         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.837    -0.836    sigma/udm/uart_tx/clk_out1
    SLICE_X32Y86         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.132    -0.451    
    SLICE_X32Y86         FDRE (Hold_fdre_C_D)         0.092    -0.359    sigma/udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (63.039%)  route 0.123ns (36.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.591    -0.573    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X74Y105        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/Q
                         net (fo=3, routed)           0.123    -0.287    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[19]
    SLICE_X73Y104        LUT2 (Prop_lut2_I0_O)        0.045    -0.242 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[19]_i_1_n_0
    SLICE_X73Y104        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.860    -0.812    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X73Y104        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
                         clock pessimism              0.275    -0.537    
                         clock uncertainty            0.132    -0.406    
    SLICE_X73Y104        FDRE (Hold_fdre_C_D)         0.092    -0.314    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.186%)  route 0.122ns (36.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.592    -0.572    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X74Y101        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.286    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[2]
    SLICE_X73Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.241 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[2]_i_1_n_0
    SLICE_X73Y100        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.862    -0.811    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X73Y100        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.132    -0.405    
    SLICE_X73Y100        FDRE (Hold_fdre_C_D)         0.091    -0.314    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/tx_o_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.461%)  route 0.175ns (48.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.567    -0.597    sigma/udm/uart_tx/clk_out1
    SLICE_X33Y86         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/udm/uart_tx/databuf_reg[0]/Q
                         net (fo=1, routed)           0.175    -0.281    sigma/udm/uart_tx/databuf_reg_n_0_[0]
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.045    -0.236 r  sigma/udm/uart_tx/tx_o_i_2/O
                         net (fo=1, routed)           0.000    -0.236    sigma/udm/uart_tx/tx_o_i_2_n_0
    SLICE_X34Y82         FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.833    -0.840    sigma/udm/uart_tx/clk_out1
    SLICE_X34Y82         FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.132    -0.434    
    SLICE_X34Y82         FDSE (Hold_fdse_C_D)         0.120    -0.314    sigma/udm/uart_tx/tx_o_reg
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.960%)  route 0.152ns (45.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y87         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/udm/udm_controller/tx_dout_bo_reg[2]/Q
                         net (fo=2, routed)           0.152    -0.304    sigma/udm/uart_tx/tx_dout_bo_0[2]
    SLICE_X33Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.259 r  sigma/udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    sigma/udm/uart_tx/databuf[2]
    SLICE_X33Y86         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.837    -0.836    sigma/udm/uart_tx/clk_out1
    SLICE_X33Y86         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.132    -0.430    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.092    -0.338    sigma/udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.224%)  route 0.133ns (41.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y90         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/udm/udm_controller/RD_DATA_reg_reg[10]/Q
                         net (fo=1, routed)           0.133    -0.323    sigma/udm/udm_controller/in45[2]
    SLICE_X43Y89         LUT6 (Prop_lut6_I0_O)        0.045    -0.278 r  sigma/udm/udm_controller/RD_DATA_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    sigma/udm/udm_controller/RD_DATA_reg[2]
    SLICE_X43Y89         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y89         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[2]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.132    -0.451    
    SLICE_X43Y89         FDRE (Hold_fdre_C_D)         0.091    -0.360    sigma/udm/udm_controller/RD_DATA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.514%)  route 0.162ns (46.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.569    -0.595    sigma/sigma_tile/riscv/clk_out1
    SLICE_X67Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_wr_ptr_reg[0]/Q
                         net (fo=3, routed)           0.162    -0.293    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_wr_ptr
    SLICE_X66Y99         LUT5 (Prop_lut5_I0_O)        0.045    -0.248 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag[0]_i_1_n_0
    SLICE_X66Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.841    -0.832    sigma/sigma_tile/riscv/clk_out1
    SLICE_X66Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/C
                         clock pessimism              0.250    -0.582    
                         clock uncertainty            0.132    -0.451    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.120    -0.331    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.682%)  route 0.136ns (42.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y93         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/RD_DATA_reg_reg[26]/Q
                         net (fo=1, routed)           0.136    -0.319    sigma/udm/udm_controller/in45[18]
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.274 r  sigma/udm/udm_controller/RD_DATA_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    sigma/udm/udm_controller/RD_DATA_reg[18]
    SLICE_X43Y92         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2156, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y92         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[18]/C
                         clock pessimism              0.255    -0.581    
                         clock uncertainty            0.132    -0.450    
    SLICE_X43Y92         FDRE (Hold_fdre_C_D)         0.092    -0.358    sigma/udm/udm_controller/RD_DATA_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.084    





