{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 02 01:38:56 2014 " "Info: Processing started: Thu Oct 02 01:38:56 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C1 c1 part4.v(11) " "Info (10281): Verilog HDL Declaration information at part4.v(11): object \"C1\" differs only in case from object \"c1\" in the same scope" {  } { { "part4.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c2 C2 part4.v(15) " "Info (10281): Verilog HDL Declaration information at part4.v(15): object \"c2\" differs only in case from object \"C2\" in the same scope" {  } { { "part4.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 8 8 " "Info (12021): Found 8 design units, including 8 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Info (12023): Found entity 1: part4" {  } { { "part4.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Info (12023): Found entity 2: full_adder" {  } { { "part4.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 b2d_7seg " "Info (12023): Found entity 3: b2d_7seg" {  } { { "part4.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 comparator " "Info (12023): Found entity 4: comparator" {  } { { "part4.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 comparator9 " "Info (12023): Found entity 5: comparator9" {  } { { "part4.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 circuitA " "Info (12023): Found entity 6: circuitA" {  } { { "part4.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 circuitB " "Info (12023): Found entity 7: circuitB" {  } { { "part4.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 mux_4bit_2to1 " "Info (12023): Found entity 8: mux_4bit_2to1" {  } { { "part4.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Info (12127): Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..5\] part4.v(3) " "Warning (10034): Output port \"LEDG\[7..5\]\" at part4.v(3) has no driver" {  } { { "part4.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:C0 " "Info (12128): Elaborating entity \"comparator\" for hierarchy \"comparator:C0\"" {  } { { "part4.v" "C0" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:FA0 " "Info (12128): Elaborating entity \"full_adder\" for hierarchy \"full_adder:FA0\"" {  } { { "part4.v" "FA0" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator9 comparator9:C2 " "Info (12128): Elaborating entity \"comparator9\" for hierarchy \"comparator9:C2\"" {  } { { "part4.v" "C2" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitA circuitA:AA " "Info (12128): Elaborating entity \"circuitA\" for hierarchy \"circuitA:AA\"" {  } { { "part4.v" "AA" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4bit_2to1 mux_4bit_2to1:M0 " "Info (12128): Elaborating entity \"mux_4bit_2to1\" for hierarchy \"mux_4bit_2to1:M0\"" {  } { { "part4.v" "M0" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitB circuitB:BB " "Info (12128): Elaborating entity \"circuitB\" for hierarchy \"circuitB:BB\"" {  } { { "part4.v" "BB" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2d_7seg b2d_7seg:S0 " "Info (12128): Elaborating entity \"b2d_7seg\" for hierarchy \"b2d_7seg:S0\"" {  } { { "part4.v" "S0" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "LEDG\[4\] " "Warning (12110): Net \"LEDG\[4\]\" is missing source, defaulting to GND" {  } { { "part4.v" "LEDG\[4\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S\[3\] " "Warning (12110): Net \"S\[3\]\" is missing source, defaulting to GND" {  } { { "part4.v" "S\[3\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "LEDG\[4\] " "Warning (12110): Net \"LEDG\[4\]\" is missing source, defaulting to GND" {  } { { "part4.v" "LEDG\[4\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "c3 " "Warning (12110): Net \"c3\" is missing source, defaulting to GND" {  } { { "part4.v" "c3" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S\[3\] " "Warning (12110): Net \"S\[3\]\" is missing source, defaulting to GND" {  } { { "part4.v" "S\[3\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S\[2\] " "Warning (12110): Net \"S\[2\]\" is missing source, defaulting to GND" {  } { { "part4.v" "S\[2\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "LEDG\[4\] " "Warning (12110): Net \"LEDG\[4\]\" is missing source, defaulting to GND" {  } { { "part4.v" "LEDG\[4\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "c2 " "Warning (12110): Net \"c2\" is missing source, defaulting to GND" {  } { { "part4.v" "c2" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "c3 " "Warning (12110): Net \"c3\" is missing source, defaulting to GND" {  } { { "part4.v" "c3" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S\[3\] " "Warning (12110): Net \"S\[3\]\" is missing source, defaulting to GND" {  } { { "part4.v" "S\[3\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S\[2\] " "Warning (12110): Net \"S\[2\]\" is missing source, defaulting to GND" {  } { { "part4.v" "S\[2\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S\[1\] " "Warning (12110): Net \"S\[1\]\" is missing source, defaulting to GND" {  } { { "part4.v" "S\[1\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "LEDG\[4\] " "Warning (12110): Net \"LEDG\[4\]\" is missing source, defaulting to GND" {  } { { "part4.v" "LEDG\[4\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "c1 " "Warning (12110): Net \"c1\" is missing source, defaulting to GND" {  } { { "part4.v" "c1" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "c2 " "Warning (12110): Net \"c2\" is missing source, defaulting to GND" {  } { { "part4.v" "c2" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "c3 " "Warning (12110): Net \"c3\" is missing source, defaulting to GND" {  } { { "part4.v" "c3" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S\[3\] " "Warning (12110): Net \"S\[3\]\" is missing source, defaulting to GND" {  } { { "part4.v" "S\[3\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S\[2\] " "Warning (12110): Net \"S\[2\]\" is missing source, defaulting to GND" {  } { { "part4.v" "S\[2\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S\[1\] " "Warning (12110): Net \"S\[1\]\" is missing source, defaulting to GND" {  } { { "part4.v" "S\[1\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S\[0\] " "Warning (12110): Net \"S\[0\]\" is missing source, defaulting to GND" {  } { { "part4.v" "S\[0\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "LEDG\[4\] " "Warning (12110): Net \"LEDG\[4\]\" is missing source, defaulting to GND" {  } { { "part4.v" "LEDG\[4\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "c1 " "Warning (12110): Net \"c1\" is missing source, defaulting to GND" {  } { { "part4.v" "c1" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "c2 " "Warning (12110): Net \"c2\" is missing source, defaulting to GND" {  } { { "part4.v" "c2" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "c3 " "Warning (12110): Net \"c3\" is missing source, defaulting to GND" {  } { { "part4.v" "c3" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S\[3\] " "Warning (12110): Net \"S\[3\]\" is missing source, defaulting to GND" {  } { { "part4.v" "S\[3\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S\[2\] " "Warning (12110): Net \"S\[2\]\" is missing source, defaulting to GND" {  } { { "part4.v" "S\[2\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S\[1\] " "Warning (12110): Net \"S\[1\]\" is missing source, defaulting to GND" {  } { { "part4.v" "S\[1\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S\[0\] " "Warning (12110): Net \"S\[0\]\" is missing source, defaulting to GND" {  } { { "part4.v" "S\[0\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "LEDG\[4\] " "Warning (12110): Net \"LEDG\[4\]\" is missing source, defaulting to GND" {  } { { "part4.v" "LEDG\[4\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "c1 " "Warning (12110): Net \"c1\" is missing source, defaulting to GND" {  } { { "part4.v" "c1" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "c2 " "Warning (12110): Net \"c2\" is missing source, defaulting to GND" {  } { { "part4.v" "c2" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "c3 " "Warning (12110): Net \"c3\" is missing source, defaulting to GND" {  } { { "part4.v" "c3" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S\[3\] " "Warning (12110): Net \"S\[3\]\" is missing source, defaulting to GND" {  } { { "part4.v" "S\[3\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S\[2\] " "Warning (12110): Net \"S\[2\]\" is missing source, defaulting to GND" {  } { { "part4.v" "S\[2\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S\[1\] " "Warning (12110): Net \"S\[1\]\" is missing source, defaulting to GND" {  } { { "part4.v" "S\[1\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S\[0\] " "Warning (12110): Net \"S\[0\]\" is missing source, defaulting to GND" {  } { { "part4.v" "S\[0\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[7\] LEDR\[7\] " "Error (12014): Net \"SW\[7\]\", which fans out to \"LEDR\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:FA3\|cout " "Error (12015): Net is fed by \"full_adder:FA3\|cout\"" {  } { { "part4.v" "cout" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[7\] " "Error (12015): Net is fed by \"SW\[7\]\"" {  } { { "part4.v" "SW\[7\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part4.v" "SW\[7\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 2 -1 0 } } { "part4.v" "LEDR\[7\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[6\] LEDR\[6\] " "Error (12014): Net \"SW\[6\]\", which fans out to \"LEDR\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:FA2\|cout " "Error (12015): Net is fed by \"full_adder:FA2\|cout\"" {  } { { "part4.v" "cout" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[6\] " "Error (12015): Net is fed by \"SW\[6\]\"" {  } { { "part4.v" "SW\[6\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part4.v" "SW\[6\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 2 -1 0 } } { "part4.v" "LEDR\[6\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[5\] LEDR\[5\] " "Error (12014): Net \"SW\[5\]\", which fans out to \"LEDR\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:FA1\|cout " "Error (12015): Net is fed by \"full_adder:FA1\|cout\"" {  } { { "part4.v" "cout" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[5\] " "Error (12015): Net is fed by \"SW\[5\]\"" {  } { { "part4.v" "SW\[5\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part4.v" "SW\[5\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 2 -1 0 } } { "part4.v" "LEDR\[5\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[4\] LEDR\[4\] " "Error (12014): Net \"SW\[4\]\", which fans out to \"LEDR\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:FA0\|cout " "Error (12015): Net is fed by \"full_adder:FA0\|cout\"" {  } { { "part4.v" "cout" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[4\] " "Error (12015): Net is fed by \"SW\[4\]\"" {  } { { "part4.v" "SW\[4\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part4.v" "SW\[4\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 2 -1 0 } } { "part4.v" "LEDR\[4\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[3\] LEDR\[3\] " "Error (12014): Net \"SW\[3\]\", which fans out to \"LEDR\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:FA3\|sum " "Error (12015): Net is fed by \"full_adder:FA3\|sum\"" {  } { { "part4.v" "sum" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[3\] " "Error (12015): Net is fed by \"SW\[3\]\"" {  } { { "part4.v" "SW\[3\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part4.v" "SW\[3\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 2 -1 0 } } { "part4.v" "LEDR\[3\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[2\] LEDR\[2\] " "Error (12014): Net \"SW\[2\]\", which fans out to \"LEDR\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:FA2\|sum " "Error (12015): Net is fed by \"full_adder:FA2\|sum\"" {  } { { "part4.v" "sum" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[2\] " "Error (12015): Net is fed by \"SW\[2\]\"" {  } { { "part4.v" "SW\[2\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part4.v" "SW\[2\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 2 -1 0 } } { "part4.v" "LEDR\[2\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[1\] LEDR\[1\] " "Error (12014): Net \"SW\[1\]\", which fans out to \"LEDR\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:FA1\|sum " "Error (12015): Net is fed by \"full_adder:FA1\|sum\"" {  } { { "part4.v" "sum" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[1\] " "Error (12015): Net is fed by \"SW\[1\]\"" {  } { { "part4.v" "SW\[1\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part4.v" "SW\[1\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 2 -1 0 } } { "part4.v" "LEDR\[1\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[0\] LEDR\[0\] " "Error (12014): Net \"SW\[0\]\", which fans out to \"LEDR\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:FA0\|sum " "Error (12015): Net is fed by \"full_adder:FA0\|sum\"" {  } { { "part4.v" "sum" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[0\] " "Error (12015): Net is fed by \"SW\[0\]\"" {  } { { "part4.v" "SW\[0\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part4.v" "SW\[0\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 2 -1 0 } } { "part4.v" "LEDR\[0\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.map.smsg " "Info (144001): Generated suppressed messages file E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 24 s 44 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 24 errors, 44 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Error: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 02 01:38:58 2014 " "Error: Processing ended: Thu Oct 02 01:38:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
