{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512516041394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512516041401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 00:20:41 2017 " "Processing started: Wed Dec 06 00:20:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512516041401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512516041401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MBE_dadda_mult_9x9 -c MBE_dadda_mult_9x9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MBE_dadda_mult_9x9 -c MBE_dadda_mult_9x9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512516041401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512516041906 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1512516041906 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1512516041906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compressor_53_approx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compressor_53_approx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compressor_53_approx-DATAFLOW " "Found design unit 1: compressor_53_approx-DATAFLOW" {  } { { "compressor_53_approx.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053462 ""} { "Info" "ISGN_ENTITY_NAME" "1 compressor_53_approx " "Found entity 1: compressor_53_approx" {  } { { "compressor_53_approx.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512516053462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_n-beh_shift " "Found design unit 1: shift_n-beh_shift" {  } { { "shift_n.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053468 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_n " "Found entity 1: shift_n" {  } { { "shift_n.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512516053468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mbe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_mbe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_mbe-beh_mux_mbe " "Found design unit 1: mux_mbe-beh_mux_mbe" {  } { { "mux_mbe.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053480 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_mbe " "Found entity 1: mux_mbe" {  } { { "mux_mbe.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512516053480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mbe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MBE-beh_mbe " "Found design unit 1: MBE-beh_mbe" {  } { { "MBE.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053481 ""} { "Info" "ISGN_ENTITY_NAME" "1 MBE " "Found entity 1: MBE" {  } { { "MBE.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512516053481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadd-DATAFLOW " "Found design unit 1: halfadd-DATAFLOW" {  } { { "halfadd.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053487 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadd " "Found entity 1: halfadd" {  } { { "halfadd.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512516053487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-beh " "Found design unit 1: fulladd-beh" {  } { { "fulladd.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/fulladd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053493 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512516053493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dadda_tree_18x5_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dadda_tree_18x5_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dadda_tree_18x5_ext-structural " "Found design unit 1: dadda_tree_18x5_ext-structural" {  } { { "dadda_tree_18x5_ext.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053500 ""} { "Info" "ISGN_ENTITY_NAME" "1 dadda_tree_18x5_ext " "Found entity 1: dadda_tree_18x5_ext" {  } { { "dadda_tree_18x5_ext.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512516053500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compressor_53.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compressor_53.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compressor_53-DATAFLOW " "Found design unit 1: compressor_53-DATAFLOW" {  } { { "compressor_53.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053506 ""} { "Info" "ISGN_ENTITY_NAME" "1 compressor_53 " "Found entity 1: compressor_53" {  } { { "compressor_53.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512516053506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cell.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cell-beh_cell " "Found design unit 1: cell-beh_cell" {  } { { "cell.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053512 ""} { "Info" "ISGN_ENTITY_NAME" "1 cell " "Found entity 1: cell" {  } { { "cell.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512516053512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbe_dadda_mult_9x9.vhd 4 1 " "Found 4 design units, including 1 entities, in source file mbe_dadda_mult_9x9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MBE_dadda_mult_9x9-structural " "Found design unit 1: MBE_dadda_mult_9x9-structural" {  } { { "MBE_dadda_mult_9x9.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053514 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MBE_dadda_mult_9x9-NoExt " "Found design unit 2: MBE_dadda_mult_9x9-NoExt" {  } { { "MBE_dadda_mult_9x9.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053514 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 MBE_dadda_mult_9x9-approx " "Found design unit 3: MBE_dadda_mult_9x9-approx" {  } { { "MBE_dadda_mult_9x9.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053514 ""} { "Info" "ISGN_ENTITY_NAME" "1 MBE_dadda_mult_9x9 " "Found entity 1: MBE_dadda_mult_9x9" {  } { { "MBE_dadda_mult_9x9.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512516053514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dadda_tree_18x6_noext.vhd 3 1 " "Found 3 design units, including 1 entities, in source file dadda_tree_18x6_noext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dadda_tree_18x6_NoExt-structural " "Found design unit 1: dadda_tree_18x6_NoExt-structural" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053516 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dadda_tree_18x6_NoExt-approx " "Found design unit 2: dadda_tree_18x6_NoExt-approx" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd" 246 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053516 ""} { "Info" "ISGN_ENTITY_NAME" "1 dadda_tree_18x6_NoExt " "Found entity 1: dadda_tree_18x6_NoExt" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512516053516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MBE_dadda_mult_9x9 " "Elaborating entity \"MBE_dadda_mult_9x9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512516053561 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mbe_roorda.vhd 2 1 " "Using design file mbe_roorda.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MBE_Roorda-beh_mbe " "Found design unit 1: MBE_Roorda-beh_mbe" {  } { { "mbe_roorda.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mbe_roorda.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053610 ""} { "Info" "ISGN_ENTITY_NAME" "1 MBE_Roorda " "Found entity 1: MBE_Roorda" {  } { { "mbe_roorda.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mbe_roorda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053610 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512516053610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBE_Roorda MBE_Roorda:MBE_unit " "Elaborating entity \"MBE_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\"" {  } { { "MBE_dadda_mult_9x9.vhd" "MBE_unit" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512516053611 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cell_roorda.vhd 2 1 " "Using design file cell_roorda.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cell_Roorda-beh_cell " "Found design unit 1: cell_Roorda-beh_cell" {  } { { "cell_roorda.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053647 ""} { "Info" "ISGN_ENTITY_NAME" "1 cell_Roorda " "Found entity 1: cell_Roorda" {  } { { "cell_roorda.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053647 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512516053647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cell_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:1:Single_cell " "Elaborating entity \"cell_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:1:Single_cell\"" {  } { { "mbe_roorda.vhd" "\\Cells_gen:1:Single_cell" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mbe_roorda.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512516053648 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_mbe_roorda.vhd 2 1 " "Using design file mux_mbe_roorda.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_mbe_Roorda-beh_mux_mbe " "Found design unit 1: mux_mbe_Roorda-beh_mux_mbe" {  } { { "mux_mbe_roorda.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_roorda.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053679 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_mbe_Roorda " "Found entity 1: mux_mbe_Roorda" {  } { { "mux_mbe_roorda.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_roorda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053679 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512516053679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mbe_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:1:Single_cell\|mux_mbe_Roorda:LUT " "Elaborating entity \"mux_mbe_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:1:Single_cell\|mux_mbe_Roorda:LUT\"" {  } { { "cell_roorda.vhd" "LUT" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512516053679 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shift_n_roorda.vhd 2 1 " "Using design file shift_n_roorda.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_n_Roorda-beh_shift " "Found design unit 1: shift_n_Roorda-beh_shift" {  } { { "shift_n_roorda.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_roorda.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053711 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_n_Roorda " "Found entity 1: shift_n_Roorda" {  } { { "shift_n_roorda.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_roorda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512516053711 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512516053711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_n_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:1:Single_cell\|shift_n_Roorda:shiftREG " "Elaborating entity \"shift_n_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:1:Single_cell\|shift_n_Roorda:shiftREG\"" {  } { { "cell_roorda.vhd" "shiftREG" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512516053711 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "shift_n_roorda.vhd(17) " "VHDL Subtype or Type Declaration warning at shift_n_roorda.vhd(17): subtype or type has null range" {  } { { "shift_n_roorda.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_roorda.vhd" 17 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1512516053713 "|MBE_dadda_mult_9x9|MBE_Roorda:MBE_unit|cell_Roorda:\Cells_gen:1:Single_cell|shift_n_Roorda:shiftREG"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "shift_n_roorda.vhd(17) " "VHDL warning at shift_n_roorda.vhd(17): ignored assignment of value to null range" {  } { { "shift_n_roorda.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_roorda.vhd" 17 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1512516053713 "|MBE_dadda_mult_9x9|MBE_Roorda:MBE_unit|cell_Roorda:\Cells_gen:1:Single_cell|shift_n_Roorda:shiftREG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cell_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:2:Single_cell " "Elaborating entity \"cell_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:2:Single_cell\"" {  } { { "mbe_roorda.vhd" "\\Cells_gen:2:Single_cell" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mbe_roorda.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512516053732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_n_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:2:Single_cell\|shift_n_Roorda:shiftREG " "Elaborating entity \"shift_n_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:2:Single_cell\|shift_n_Roorda:shiftREG\"" {  } { { "cell_roorda.vhd" "shiftREG" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512516053746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cell_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:3:Single_cell " "Elaborating entity \"cell_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:3:Single_cell\"" {  } { { "mbe_roorda.vhd" "\\Cells_gen:3:Single_cell" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mbe_roorda.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512516053764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_n_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:3:Single_cell\|shift_n_Roorda:shiftREG " "Elaborating entity \"shift_n_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:3:Single_cell\|shift_n_Roorda:shiftREG\"" {  } { { "cell_roorda.vhd" "shiftREG" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512516053778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cell_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:4:Single_cell " "Elaborating entity \"cell_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:4:Single_cell\"" {  } { { "mbe_roorda.vhd" "\\Cells_gen:4:Single_cell" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mbe_roorda.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512516053795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_n_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:4:Single_cell\|shift_n_Roorda:shiftREG " "Elaborating entity \"shift_n_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:4:Single_cell\|shift_n_Roorda:shiftREG\"" {  } { { "cell_roorda.vhd" "shiftREG" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512516053810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cell_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:5:Single_cell " "Elaborating entity \"cell_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:5:Single_cell\"" {  } { { "mbe_roorda.vhd" "\\Cells_gen:5:Single_cell" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mbe_roorda.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512516053827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_n_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:5:Single_cell\|shift_n_Roorda:shiftREG " "Elaborating entity \"shift_n_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:5:Single_cell\|shift_n_Roorda:shiftREG\"" {  } { { "cell_roorda.vhd" "shiftREG" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512516053841 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "shift_n_roorda.vhd(20) " "VHDL Subtype or Type Declaration warning at shift_n_roorda.vhd(20): subtype or type has null range" {  } { { "shift_n_roorda.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_roorda.vhd" 20 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1512516053842 "|MBE_dadda_mult_9x9|MBE_Roorda:MBE_unit|cell_Roorda:\Cells_gen:5:Single_cell|shift_n_Roorda:shiftREG"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "shift_n_roorda.vhd(20) " "VHDL warning at shift_n_roorda.vhd(20): ignored assignment of value to null range" {  } { { "shift_n_roorda.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_roorda.vhd" 20 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1512516053842 "|MBE_dadda_mult_9x9|MBE_Roorda:MBE_unit|cell_Roorda:\Cells_gen:5:Single_cell|shift_n_Roorda:shiftREG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dadda_tree_18x6_NoExt dadda_tree_18x6_NoExt:dadda_tree A:approx " "Elaborating entity \"dadda_tree_18x6_NoExt\" using architecture \"A:approx\" for hierarchy \"dadda_tree_18x6_NoExt:dadda_tree\"" {  } { { "MBE_dadda_mult_9x9.vhd" "dadda_tree" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd" 172 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512516053858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadd dadda_tree_18x6_NoExt:dadda_tree\|halfadd:\\level3to2:6:level3to2_ha_cond:level3to2_ha " "Elaborating entity \"halfadd\" for hierarchy \"dadda_tree_18x6_NoExt:dadda_tree\|halfadd:\\level3to2:6:level3to2_ha_cond:level3to2_ha\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "\\level3to2:6:level3to2_ha_cond:level3to2_ha" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512516053886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compressor_53_approx dadda_tree_18x6_NoExt:dadda_tree\|compressor_53_approx:\\level3to2:8:level3to2_53_cond_first:level3to2_53 " "Elaborating entity \"compressor_53_approx\" for hierarchy \"dadda_tree_18x6_NoExt:dadda_tree\|compressor_53_approx:\\level3to2:8:level3to2_53_cond_first:level3to2_53\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "\\level3to2:8:level3to2_53_cond_first:level3to2_53" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512516053897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd dadda_tree_18x6_NoExt:dadda_tree\|fulladd:\\level3to2:12:level3to2_fa_cond:level3to2_fa " "Elaborating entity \"fulladd\" for hierarchy \"dadda_tree_18x6_NoExt:dadda_tree\|fulladd:\\level3to2:12:level3to2_fa_cond:level3to2_fa\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "\\level3to2:12:level3to2_fa_cond:level3to2_fa" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512516053915 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512516054863 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512516055384 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512516055384 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512516055474 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512516055474 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512516055474 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512516055474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "780 " "Peak virtual memory: 780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512516055517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 00:20:55 2017 " "Processing ended: Wed Dec 06 00:20:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512516055517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512516055517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512516055517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512516055517 ""}
