Timing Analyzer report for R32V2020
Thu Jun 03 19:46:51 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'i_CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'i_CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'i_CLOCK_50'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'i_CLOCK_50'
 31. Slow 1200mV 0C Model Setup: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Hold: 'i_CLOCK_50'
 34. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'
 37. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Removal: 'i_CLOCK_50'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'i_CLOCK_50'
 48. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Hold: 'i_CLOCK_50'
 50. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 51. Fast 1200mV 0C Model Hold: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'
 53. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 54. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Removal: 'i_CLOCK_50'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; R32V2020                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10E22C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.45        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.3%      ;
;     Processor 3            ;  14.4%      ;
;     Processor 4            ;   9.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; ../SDC1.sdc   ; OK     ; Thu Jun 03 19:46:46 2021 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Clock Name                                                                    ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master     ; Source                                                                          ; Targets                                                                           ;
+-------------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; altera_reserved_tck                                                           ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                                 ; { altera_reserved_tck }                                                           ;
; i_CLOCK_50                                                                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                                 ; { i_CLOCK_50 }                                                                    ;
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384  ; 65.0 MHz  ; 0.000 ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; i_CLOCK_50 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|inclk[0] ; { R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                 ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                    ; Note ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
; 53.66 MHz ; 53.66 MHz       ; i_CLOCK_50                                                                    ;      ;
; 71.31 MHz ; 71.31 MHz       ; altera_reserved_tck                                                           ;      ;
; 94.36 MHz ; 94.36 MHz       ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                    ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                    ; 1.364  ; 0.000         ;
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 4.786  ; 0.000         ;
; altera_reserved_tck                                                           ; 42.988 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                    ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; i_CLOCK_50                                                                    ; 0.278 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.355 ; 0.000         ;
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.359 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; i_CLOCK_50          ; 15.485 ; 0.000         ;
; altera_reserved_tck ; 95.745 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.030 ; 0.000         ;
; i_CLOCK_50          ; 1.341 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                      ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 7.421  ; 0.000         ;
; i_CLOCK_50                                                                    ; 9.441  ; 0.000         ;
; altera_reserved_tck                                                           ; 49.477 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.364 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.032     ; 18.599     ;
; 1.456 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 18.494     ;
; 1.681 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.032     ; 18.282     ;
; 1.741 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[30]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 18.230     ;
; 1.752 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 18.216     ;
; 1.773 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 18.177     ;
; 1.788 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.009     ; 18.198     ;
; 1.795 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 18.167     ;
; 1.832 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[30]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 18.105     ;
; 1.833 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[30]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 18.125     ;
; 1.835 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[15]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 18.102     ;
; 1.840 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 18.108     ;
; 1.844 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.040     ; 18.111     ;
; 1.853 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.011     ; 18.131     ;
; 1.871 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[15]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.019     ; 18.105     ;
; 1.883 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.017      ; 18.129     ;
; 1.924 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[30]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.071     ; 18.000     ;
; 1.924 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 18.049     ;
; 1.925 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[7]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 18.023     ;
; 1.931 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 18.018     ;
; 1.971 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[15]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.071     ; 17.953     ;
; 1.976 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 17.959     ;
; 1.989 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 17.982     ;
; 1.997 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 17.940     ;
; 2.007 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[15]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.032     ; 17.956     ;
; 2.019 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.004      ; 17.980     ;
; 2.021 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.016     ; 17.958     ;
; 2.030 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.014     ; 17.951     ;
; 2.057 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[7]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.012      ; 17.950     ;
; 2.059 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.018      ; 17.954     ;
; 2.061 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[7]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 17.874     ;
; 2.062 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.025     ; 17.908     ;
; 2.089 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.025     ; 17.881     ;
; 2.091 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 17.846     ;
; 2.093 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 17.867     ;
; 2.107 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 17.855     ;
; 2.108 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 17.854     ;
; 2.114 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 17.824     ;
; 2.116 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[22]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 17.821     ;
; 2.122 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.009     ; 17.864     ;
; 2.127 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 17.833     ;
; 2.127 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.017     ; 17.851     ;
; 2.133 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.071     ; 17.791     ;
; 2.139 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 17.798     ;
; 2.149 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[5]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 17.798     ;
; 2.151 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.009     ; 17.835     ;
; 2.157 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 17.809     ;
; 2.166 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 17.802     ;
; 2.175 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.025     ; 17.795     ;
; 2.179 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.020     ; 17.796     ;
; 2.185 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 17.762     ;
; 2.193 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[7]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.001     ; 17.801     ;
; 2.195 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.005      ; 17.805     ;
; 2.198 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 17.759     ;
; 2.202 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.016     ; 17.777     ;
; 2.208 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[22]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.071     ; 17.716     ;
; 2.214 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 17.759     ;
; 2.219 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.016     ; 17.760     ;
; 2.219 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 17.728     ;
; 2.219 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 17.746     ;
; 2.221 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[23]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 17.716     ;
; 2.221 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.009     ; 17.765     ;
; 2.224 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[27]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 17.713     ;
; 2.225 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 17.732     ;
; 2.227 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.071     ; 17.697     ;
; 2.231 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.071     ; 17.693     ;
; 2.232 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.012      ; 17.775     ;
; 2.239 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[22] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.002     ; 17.754     ;
; 2.243 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 17.730     ;
; 2.243 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 17.706     ;
; 2.244 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.019      ; 17.770     ;
; 2.244 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 17.705     ;
; 2.246 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.009     ; 17.740     ;
; 2.247 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.012      ; 17.760     ;
; 2.249 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.377     ; 17.369     ;
; 2.250 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.070     ; 17.675     ;
; 2.265 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[20]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 17.672     ;
; 2.267 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[21]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.377     ; 17.351     ;
; 2.267 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 17.701     ;
; 2.270 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[20]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.370     ; 17.355     ;
; 2.280 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.025     ; 17.690     ;
; 2.284 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[5]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.020     ; 17.691     ;
; 2.285 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[5]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 17.649     ;
; 2.294 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 17.672     ;
; 2.311 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 17.655     ;
; 2.311 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 17.646     ;
; 2.312 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 17.659     ;
; 2.315 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 17.645     ;
; 2.315 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 17.647     ;
; 2.324 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.001     ; 17.670     ;
; 2.331 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[22] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 17.649     ;
; 2.338 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 17.635     ;
; 2.339 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.001     ; 17.655     ;
; 2.341 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.390     ; 17.264     ;
; 2.349 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.031     ; 17.615     ;
; 2.355 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[27]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.370     ; 17.270     ;
; 2.357 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[20]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.071     ; 17.567     ;
; 2.357 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[23]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.071     ; 17.567     ;
; 2.357 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 17.616     ;
; 2.359 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.040     ; 17.596     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                             ; To Node                                                                                                                     ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 4.786  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.311     ; 10.282     ;
; 5.289  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.311     ; 9.779      ;
; 5.478  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 9.842      ;
; 5.769  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 9.551      ;
; 6.043  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 9.272      ;
; 6.046  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 9.274      ;
; 6.203  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 9.112      ;
; 6.586  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 8.729      ;
; 11.882 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.438      ;
; 11.882 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.438      ;
; 11.882 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.438      ;
; 11.882 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.438      ;
; 11.882 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.438      ;
; 11.882 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.438      ;
; 11.882 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.438      ;
; 11.882 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.438      ;
; 12.054 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.266      ;
; 12.054 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.266      ;
; 12.054 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.266      ;
; 12.054 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.266      ;
; 12.054 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.266      ;
; 12.054 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.266      ;
; 12.054 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.266      ;
; 12.054 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.266      ;
; 12.201 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.119      ;
; 12.201 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.119      ;
; 12.201 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.119      ;
; 12.201 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.119      ;
; 12.201 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.119      ;
; 12.201 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.119      ;
; 12.201 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.119      ;
; 12.201 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.119      ;
; 12.212 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.105      ;
; 12.212 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.105      ;
; 12.212 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.105      ;
; 12.212 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.105      ;
; 12.212 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.105      ;
; 12.212 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.105      ;
; 12.212 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.105      ;
; 12.212 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.105      ;
; 12.276 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.041      ;
; 12.276 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.041      ;
; 12.276 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.041      ;
; 12.276 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.041      ;
; 12.276 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.041      ;
; 12.276 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.041      ;
; 12.276 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.041      ;
; 12.276 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.041      ;
; 12.295 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.025      ;
; 12.295 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.025      ;
; 12.298 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 3.021      ;
; 12.298 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 3.021      ;
; 12.298 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 3.021      ;
; 12.298 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 3.021      ;
; 12.298 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 3.021      ;
; 12.298 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 3.021      ;
; 12.298 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 3.021      ;
; 12.298 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 3.021      ;
; 12.298 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 3.021      ;
; 12.298 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 3.021      ;
; 12.302 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.018      ;
; 12.302 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.018      ;
; 12.302 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.018      ;
; 12.302 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.018      ;
; 12.302 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.018      ;
; 12.302 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.018      ;
; 12.302 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.018      ;
; 12.302 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 3.018      ;
; 12.362 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.955      ;
; 12.362 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.955      ;
; 12.362 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.955      ;
; 12.362 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.955      ;
; 12.362 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.955      ;
; 12.362 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.955      ;
; 12.362 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.955      ;
; 12.362 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.955      ;
; 12.430 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.887      ;
; 12.430 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.887      ;
; 12.430 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.887      ;
; 12.430 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.887      ;
; 12.430 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.887      ;
; 12.430 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.887      ;
; 12.430 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.887      ;
; 12.430 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.887      ;
; 12.438 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.879      ;
; 12.438 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.879      ;
; 12.438 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.879      ;
; 12.438 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.879      ;
; 12.438 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.879      ;
; 12.438 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.879      ;
; 12.438 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.879      ;
; 12.438 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.879      ;
; 12.456 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.861      ;
; 12.464 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 2.853      ;
; 12.467 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 2.853      ;
; 12.467 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 2.853      ;
; 12.470 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 2.849      ;
; 12.470 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 2.849      ;
; 12.470 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 2.849      ;
; 12.470 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 2.849      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 7.213      ;
; 43.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 6.444      ;
; 43.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 6.330      ;
; 44.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 6.174      ;
; 44.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 6.113      ;
; 44.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 6.076      ;
; 44.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 5.756      ;
; 44.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 5.695      ;
; 44.975 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 5.225      ;
; 45.036 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 5.192      ;
; 45.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 4.916      ;
; 45.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 4.839      ;
; 45.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 4.745      ;
; 45.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 4.726      ;
; 45.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 4.684      ;
; 45.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 4.571      ;
; 45.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 4.549      ;
; 45.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 4.492      ;
; 45.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 4.409      ;
; 45.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 4.401      ;
; 45.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 4.424      ;
; 45.966 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 4.265      ;
; 46.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 4.210      ;
; 46.052 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 4.179      ;
; 46.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.998      ;
; 46.352 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 3.879      ;
; 46.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 3.762      ;
; 46.472 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 3.748      ;
; 46.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 3.703      ;
; 46.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 3.660      ;
; 46.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 3.479      ;
; 46.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 3.317      ;
; 46.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 3.256      ;
; 47.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 3.095      ;
; 47.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 3.021      ;
; 47.277 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.927      ;
; 47.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 2.884      ;
; 47.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 2.729      ;
; 47.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 2.692      ;
; 47.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 2.441      ;
; 48.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 2.097      ;
; 48.104 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.100      ;
; 48.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 1.927      ;
; 49.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 1.138      ;
; 92.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.339      ;
; 92.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.337      ;
; 92.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.328      ;
; 92.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.327      ;
; 92.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.297      ;
; 92.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.285      ;
; 92.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.158      ;
; 92.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.158      ;
; 92.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.068      ;
; 92.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.016      ;
; 92.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.008      ;
; 92.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.006      ;
; 92.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.982      ;
; 92.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.960      ;
; 93.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.906      ;
; 93.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.906      ;
; 93.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.906      ;
; 93.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.906      ;
; 93.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.906      ;
; 93.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.906      ;
; 93.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.906      ;
; 93.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.906      ;
; 93.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.906      ;
; 93.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.906      ;
; 93.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.906      ;
; 93.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.906      ;
; 93.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.906      ;
; 93.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.906      ;
; 93.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.906      ;
; 93.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.906      ;
; 93.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.905      ;
; 93.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.905      ;
; 93.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.905      ;
; 93.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.905      ;
; 93.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.905      ;
; 93.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.905      ;
; 93.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.905      ;
; 93.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.905      ;
; 93.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.905      ;
; 93.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.905      ;
; 93.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.905      ;
; 93.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.905      ;
; 93.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.905      ;
; 93.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.905      ;
; 93.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.905      ;
; 93.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.905      ;
; 93.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.830      ;
; 93.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.830      ;
; 93.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.829      ;
; 93.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.825      ;
; 93.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.822      ;
; 93.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.819      ;
; 93.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.814      ;
; 93.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.812      ;
; 93.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.812      ;
; 93.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.633      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a72~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.404      ; 0.869      ;
; 0.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a0~porta_datain_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.396      ; 0.866      ;
; 0.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a45~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.383      ; 0.862      ;
; 0.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a27~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.386      ; 0.865      ;
; 0.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a18~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.386      ; 0.865      ;
; 0.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a18~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.386      ; 0.865      ;
; 0.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a0~porta_datain_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.396      ; 0.876      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a0~porta_datain_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.396      ; 0.878      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a0~porta_datain_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.396      ; 0.878      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][101]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a99~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.385      ; 0.868      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a27~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.389      ; 0.872      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a72~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.386      ; 0.871      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a45~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.383      ; 0.869      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a45~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.383      ; 0.870      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.383      ; 0.871      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a18~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.395      ; 0.883      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a0~porta_datain_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.396      ; 0.885      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a45~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.387      ; 0.878      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.386      ; 0.877      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.383      ; 0.876      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a45~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.383      ; 0.877      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a27~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.386      ; 0.880      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a18~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.387      ; 0.882      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a27~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.389      ; 0.885      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.382      ; 0.879      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.382      ; 0.879      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a90~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.385      ; 0.883      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.382      ; 0.880      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.382      ; 0.880      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a63~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.384      ; 0.885      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a27~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.387      ; 0.889      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a18~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.386      ; 0.888      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][100]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a99~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.385      ; 0.888      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a18~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.387      ; 0.892      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a90~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.385      ; 0.893      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a27~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.387      ; 0.897      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a9~porta_datain_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.387      ; 0.897      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a90~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.379      ; 0.890      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a18~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.395      ; 0.906      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a27~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.380      ; 0.905      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a27~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.380      ; 0.920      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[47]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[47]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[45]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[45]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[44]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[44]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[43]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[43]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[42]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[42]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[41]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[41]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[40]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[40]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdCS                                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdCS                                                                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_bit                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_bit                                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_flag                                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_flag                                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[38]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[38]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[7]                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[7]                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[4]                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[4]                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[3]                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[3]                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[2]                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[2]                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdhc                                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdhc                                                                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sclk_sig                                                                                          ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sclk_sig                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|\fsm:bit_counter[6]                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|\fsm:bit_counter[6]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[7]                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[7]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[6]                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[6]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[5]                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[5]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_phase[1]                                                                                                          ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_phase[1]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy                                                                                         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_start_ack                                                                                   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_start_ack                                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.init                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.init                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.acmd41                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.acmd41                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd8                                                                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd8                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd55                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd55                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.356 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|w_kbdStatus[0]                                                                                          ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|w_kbdStatus[0]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|e0_code                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|e0_code                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_mode                                                                                          ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_mode                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txd                                                                                                         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txd                                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.355 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                         ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.577      ;
; 0.356 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                         ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                         ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                         ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                         ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                          ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                        ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                        ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                   ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.324      ; 0.869      ;
; 0.358 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.580      ;
; 0.360 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                        ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.580      ;
; 0.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.592      ;
; 0.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.592      ;
; 0.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.591      ;
; 0.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.591      ;
; 0.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.591      ;
; 0.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.591      ;
; 0.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.591      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.593      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.591      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.591      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.591      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.594      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.594      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                                                                               ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.359 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.580      ;
; 0.376 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.379 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.600      ;
; 0.383 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 0.886      ;
; 0.394 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 0.897      ;
; 0.407 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 0.910      ;
; 0.412 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 0.915      ;
; 0.416 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 0.919      ;
; 0.424 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 0.927      ;
; 0.512 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.732      ;
; 0.564 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.784      ;
; 0.566 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.786      ;
; 0.567 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.788      ;
; 0.567 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.787      ;
; 0.568 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.789      ;
; 0.568 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.789      ;
; 0.568 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.789      ;
; 0.569 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.790      ;
; 0.570 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.791      ;
; 0.570 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.790      ;
; 0.572 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.793      ;
; 0.572 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.793      ;
; 0.575 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.796      ;
; 0.577 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.798      ;
; 0.577 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.798      ;
; 0.578 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.798      ;
; 0.580 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.800      ;
; 0.581 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.801      ;
; 0.585 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.806      ;
; 0.586 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.807      ;
; 0.588 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.808      ;
; 0.589 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.810      ;
; 0.589 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.810      ;
; 0.590 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.811      ;
; 0.592 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.812      ;
; 0.598 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.819      ;
; 0.653 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.156      ;
; 0.677 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.180      ;
; 0.682 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.903      ;
; 0.687 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.190      ;
; 0.692 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.913      ;
; 0.709 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.929      ;
; 0.711 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.214      ;
; 0.724 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.227      ;
; 0.797 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.018      ;
; 0.801 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.022      ;
; 0.807 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.027      ;
; 0.837 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.058      ;
; 0.839 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.060      ;
; 0.839 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.059      ;
; 0.842 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.063      ;
; 0.842 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.062      ;
; 0.842 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.063      ;
; 0.843 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.064      ;
; 0.843 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.064      ;
; 0.843 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.064      ;
; 0.851 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.072      ;
; 0.854 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.074      ;
; 0.857 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.077      ;
; 0.859 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.080      ;
; 0.859 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.080      ;
; 0.859 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.079      ;
; 0.860 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.081      ;
; 0.861 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.081      ;
; 0.861 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.082      ;
; 0.862 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.083      ;
; 0.863 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.084      ;
; 0.865 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.086      ;
; 0.865 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.086      ;
; 0.866 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.086      ;
; 0.867 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.088      ;
; 0.868 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.088      ;
; 0.868 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.088      ;
; 0.870 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.091      ;
; 0.870 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.090      ;
; 0.872 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.093      ;
; 0.875 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.095      ;
; 0.875 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.096      ;
; 0.876 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.097      ;
; 0.876 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.097      ;
; 0.877 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.098      ;
; 0.877 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.097      ;
; 0.878 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.099      ;
; 0.878 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.099      ;
; 0.879 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.100      ;
; 0.891 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.389      ;
; 0.893 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.114      ;
; 0.909 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.130      ;
; 0.917 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.415      ;
; 0.949 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.170      ;
; 0.949 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.169      ;
; 0.951 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.172      ;
; 0.951 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.171      ;
; 0.952 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.173      ;
; 0.952 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.172      ;
; 0.952 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.173      ;
; 0.953 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.174      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.485 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[3]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.162     ; 4.348      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[8]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 4.361      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[7]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 4.361      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[5]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 4.361      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[6]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 4.361      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[2]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 4.361      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[2]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.083     ; 4.359      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[6]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 4.361      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[6]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.083     ; 4.359      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[3]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 4.361      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[3]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.083     ; 4.359      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[7]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 4.361      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[7]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.083     ; 4.359      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[11]                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 4.361      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[11]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.083     ; 4.359      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[16]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.085     ; 4.357      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[21]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.083     ; 4.359      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[25]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.084     ; 4.358      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[27]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.083     ; 4.359      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[29]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.083     ; 4.359      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[10]                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 4.361      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[24]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.083     ; 4.359      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[14]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.083     ; 4.359      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[31]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.083     ; 4.359      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[9]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 4.361      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[1]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 4.361      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[1]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.083     ; 4.359      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[4]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 4.361      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[8]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 4.361      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[5]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 4.361      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[5]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.083     ; 4.359      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[0]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 4.361      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[15]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.379      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[14]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.379      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[13]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.379      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[12]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.379      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[11]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.379      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[10]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.379      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[9]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.379      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[8]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.379      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[7]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.379      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[6]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.379      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[5]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.379      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[4]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.379      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[3]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.379      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[2]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.379      ;
; 15.553 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[1]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.379      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[1]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.085     ; 4.356      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[5]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.092     ; 4.349      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_8:LedBuzzerLatch|q[2]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.062     ; 4.379      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 4.380      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[6]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.378      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.378      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_8:LedBuzzerLatch|q[7]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.065     ; 4.376      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[12]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 4.369      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[13]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 4.352      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 4.380      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_8:LedBuzzerLatch|q[4]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.064     ; 4.377      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 4.380      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[8]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 4.369      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_8:LedBuzzerLatch|q[5]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.064     ; 4.377      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.378      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.378      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_phase[1]                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.065     ; 4.376      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[20] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 4.369      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[15]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.064     ; 4.377      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[14]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.064     ; 4.377      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 4.374      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 4.374      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.378      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[13]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.064     ; 4.377      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[12]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.064     ; 4.377      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[11]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.064     ; 4.377      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[10]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.064     ; 4.377      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[9]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.064     ; 4.377      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[8]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.064     ; 4.377      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[7]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.064     ; 4.377      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[6]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.064     ; 4.377      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[5]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.064     ; 4.377      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[4]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.064     ; 4.377      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[3]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.064     ; 4.377      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[2]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.064     ; 4.377      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[1]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.064     ; 4.377      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[5]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.378      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[4]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.378      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[0]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.378      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[1]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.378      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[2]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.378      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[3]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 4.378      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 4.374      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[12]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 4.374      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 4.374      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[10]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 4.374      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[9]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 4.374      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[8]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 4.374      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[7]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 4.374      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[6]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 4.374      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[5]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 4.374      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[4]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 4.374      ;
; 15.554 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 4.374      ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 95.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.166      ;
; 95.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.166      ;
; 95.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.166      ;
; 95.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.166      ;
; 95.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.166      ;
; 95.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.166      ;
; 95.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.188      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.190      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.190      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.190      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.190      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.190      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.190      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.190      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.190      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.190      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.190      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.190      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.193      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.186      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.186      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.186      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.186      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.186      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.186      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.169      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.169      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.169      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.169      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.169      ;
; 95.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.158      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.158      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.158      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.158      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.158      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.158      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.158      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.158      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.158      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.158      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.158      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.158      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.158      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.158      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.158      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.164      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.165      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.167      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.167      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.190      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.190      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.190      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.190      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.190      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.190      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.190      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.190      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.190      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.190      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.190      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.190      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.190      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.190      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.164      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.164      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.164      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.164      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.164      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.164      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.164      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.164      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.251      ;
; 1.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.251      ;
; 1.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.251      ;
; 1.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.251      ;
; 1.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.251      ;
; 1.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.525      ;
; 1.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.525      ;
; 1.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.525      ;
; 1.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.525      ;
; 1.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.525      ;
; 1.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.525      ;
; 1.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.525      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.726      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.726      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.726      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.726      ;
; 1.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.750      ;
; 1.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.750      ;
; 1.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.750      ;
; 1.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.750      ;
; 1.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.750      ;
; 1.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.750      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.748      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.748      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.748      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.748      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.748      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.748      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.748      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.748      ;
; 1.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.767      ;
; 1.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.767      ;
; 1.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.767      ;
; 1.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.767      ;
; 1.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.767      ;
; 1.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.767      ;
; 1.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.767      ;
; 1.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.767      ;
; 1.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.767      ;
; 1.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.767      ;
; 1.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.767      ;
; 1.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.767      ;
; 1.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.777      ;
; 1.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.777      ;
; 1.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.777      ;
; 1.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.777      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.019      ;
; 1.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.019      ;
; 1.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.019      ;
; 1.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.019      ;
; 1.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.019      ;
; 1.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.019      ;
; 1.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.019      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.023      ;
; 1.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.030      ;
; 1.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.030      ;
; 1.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.030      ;
; 1.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.030      ;
; 1.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.030      ;
; 1.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.030      ;
; 1.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.030      ;
; 1.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.030      ;
; 1.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.030      ;
; 1.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.030      ;
; 1.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.030      ;
; 1.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.030      ;
; 1.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.030      ;
; 1.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.030      ;
; 1.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.030      ;
; 1.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.030      ;
; 1.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 2.019      ;
; 1.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 2.019      ;
; 1.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 2.019      ;
; 1.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 2.019      ;
; 1.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 2.019      ;
; 1.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 2.019      ;
; 1.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 2.019      ;
; 1.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 2.019      ;
; 1.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.045      ;
; 1.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.032      ;
; 1.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 2.055      ;
; 1.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.109      ;
; 1.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.129      ;
; 1.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.129      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'i_CLOCK_50'                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.341 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_data              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_go                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.061      ; 1.559      ;
; 1.483 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 1.709      ;
; 1.483 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 1.709      ;
; 1.483 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 1.709      ;
; 1.483 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 1.709      ;
; 1.483 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 1.709      ;
; 1.483 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 1.709      ;
; 1.483 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 1.709      ;
; 1.485 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.710      ;
; 1.485 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[4]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.710      ;
; 1.485 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[3]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.710      ;
; 1.485 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[2]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.710      ;
; 1.485 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[0]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.710      ;
; 1.485 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[1]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.710      ;
; 1.500 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 1.713      ;
; 1.500 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 1.713      ;
; 1.500 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 1.713      ;
; 1.500 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 1.713      ;
; 1.528 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.049      ; 1.734      ;
; 1.528 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[4]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.049      ; 1.734      ;
; 1.528 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.049      ; 1.734      ;
; 1.528 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.049      ; 1.734      ;
; 1.528 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[3]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.049      ; 1.734      ;
; 1.528 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.049      ; 1.734      ;
; 1.650 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 1.864      ;
; 1.650 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 1.864      ;
; 1.650 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 1.864      ;
; 1.650 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 1.864      ;
; 1.661 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[4]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 1.876      ;
; 1.661 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[2]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 1.876      ;
; 1.661 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 1.876      ;
; 1.661 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[1]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 1.876      ;
; 1.661 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[3]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 1.876      ;
; 1.661 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 1.876      ;
; 2.113 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_go                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 2.339      ;
; 2.455 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_data                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_go                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 2.647      ;
; 2.816 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|start                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.050      ; 3.023      ;
; 2.947 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 3.148      ;
; 2.947 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[4]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 3.148      ;
; 2.947 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 3.148      ;
; 2.947 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[1]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 3.148      ;
; 2.947 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 3.148      ;
; 2.947 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[5]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 3.148      ;
; 2.947 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[6]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 3.148      ;
; 2.947 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[7]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 3.148      ;
; 2.947 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|driveLED                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 3.148      ;
; 2.949 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_go                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 3.141      ;
; 3.067 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 3.268      ;
; 3.067 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[4]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 3.268      ;
; 3.067 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 3.268      ;
; 3.067 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[1]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 3.268      ;
; 3.067 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 3.268      ;
; 3.067 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[5]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 3.268      ;
; 3.067 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[6]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 3.268      ;
; 3.067 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[7]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 3.268      ;
; 3.067 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|driveLED                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 3.268      ;
; 3.378 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[13] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.542      ; 4.077      ;
; 3.378 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[12] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.542      ; 4.077      ;
; 3.378 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[14] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.542      ; 4.077      ;
; 3.378 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[15] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.542      ; 4.077      ;
; 3.378 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[11] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.542      ; 4.077      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.453      ; 4.084      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[9]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.453      ; 4.084      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[6]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.456      ; 4.087      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[4]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.456      ; 4.087      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[13]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.455      ; 4.086      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[1]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.456      ; 4.087      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[1]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.456      ; 4.087      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[8]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.456      ; 4.087      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.455      ; 4.086      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.455      ; 4.086      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.456      ; 4.087      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[10]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.456      ; 4.087      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[9]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.455      ; 4.086      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[9]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.456      ; 4.087      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.456      ; 4.087      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[3]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.455      ; 4.086      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[2]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.456      ; 4.087      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[0]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.456      ; 4.087      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.453      ; 4.084      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.453      ; 4.084      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.456      ; 4.087      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[11]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.455      ; 4.086      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[11]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.456      ; 4.087      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[4]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.449      ; 4.080      ;
; 3.474 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.449      ; 4.080      ;
; 3.475 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.452      ; 4.084      ;
; 3.475 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[9]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.452      ; 4.084      ;
; 3.475 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[6]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.449      ; 4.081      ;
; 3.475 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[4]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.449      ; 4.081      ;
; 3.475 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[8]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.456      ; 4.088      ;
; 3.475 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[7]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.450      ; 4.082      ;
; 3.475 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[10]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.450      ; 4.082      ;
; 3.475 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[10]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.456      ; 4.088      ;
; 3.475 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.450      ; 4.082      ;
; 3.475 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[3]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.450      ; 4.082      ;
; 3.475 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[2]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.450      ; 4.082      ;
; 3.475 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[0]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.456      ; 4.088      ;
; 3.475 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.452      ; 4.084      ;
; 3.475 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.449      ; 4.081      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.115 ns




+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                   ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                    ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
; 60.12 MHz  ; 60.12 MHz       ; i_CLOCK_50                                                                    ;      ;
; 79.58 MHz  ; 79.58 MHz       ; altera_reserved_tck                                                           ;      ;
; 105.74 MHz ; 105.74 MHz      ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                     ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                    ; 3.366  ; 0.000         ;
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 5.927  ; 0.000         ;
; altera_reserved_tck                                                           ; 43.717 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                     ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; i_CLOCK_50                                                                    ; 0.278 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.309 ; 0.000         ;
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.318 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; i_CLOCK_50          ; 16.020 ; 0.000         ;
; altera_reserved_tck ; 96.205 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.930 ; 0.000         ;
; i_CLOCK_50          ; 1.209 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                       ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 7.433  ; 0.000         ;
; i_CLOCK_50                                                                    ; 9.429  ; 0.000         ;
; altera_reserved_tck                                                           ; 49.434 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.366 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.017     ; 16.612     ;
; 3.443 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 16.524     ;
; 3.629 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 16.351     ;
; 3.637 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[30]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.011     ; 16.347     ;
; 3.659 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.017     ; 16.319     ;
; 3.677 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.001      ; 16.319     ;
; 3.677 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.019     ; 16.299     ;
; 3.706 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 16.263     ;
; 3.714 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[30]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 16.259     ;
; 3.725 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.000      ; 16.270     ;
; 3.736 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 16.231     ;
; 3.737 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[15]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 16.216     ;
; 3.743 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[30]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 16.207     ;
; 3.753 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.027      ; 16.269     ;
; 3.782 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 16.180     ;
; 3.797 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[7]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 16.163     ;
; 3.811 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[15]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.006     ; 16.178     ;
; 3.820 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[30]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 16.119     ;
; 3.827 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.010     ; 16.158     ;
; 3.827 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 16.138     ;
; 3.875 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.011     ; 16.109     ;
; 3.886 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.006     ; 16.103     ;
; 3.887 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[15]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 16.055     ;
; 3.888 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 16.065     ;
; 3.903 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.016      ; 16.108     ;
; 3.910 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[22]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 16.040     ;
; 3.918 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.028      ; 16.105     ;
; 3.928 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 16.043     ;
; 3.932 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 16.019     ;
; 3.935 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.001     ; 16.059     ;
; 3.937 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[7]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.021      ; 16.079     ;
; 3.947 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[7]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 16.002     ;
; 3.953 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.001      ; 16.043     ;
; 3.954 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.019     ; 16.022     ;
; 3.955 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.019     ; 16.021     ;
; 3.961 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[15]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.017     ; 16.017     ;
; 3.970 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 15.980     ;
; 3.973 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.012     ; 16.010     ;
; 3.987 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 15.967     ;
; 3.987 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 15.963     ;
; 3.987 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[22]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 15.952     ;
; 3.991 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.006     ; 15.998     ;
; 3.992 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.012     ; 15.991     ;
; 3.994 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.006     ; 15.995     ;
; 3.997 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 15.974     ;
; 4.005 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 15.955     ;
; 4.015 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[5]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 15.945     ;
; 4.018 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.013     ; 15.964     ;
; 4.022 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.021      ; 15.994     ;
; 4.022 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.001      ; 15.974     ;
; 4.025 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[22] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.004      ; 15.974     ;
; 4.030 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.010     ; 15.955     ;
; 4.036 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.017     ; 15.942     ;
; 4.038 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 15.904     ;
; 4.043 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[20]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 15.907     ;
; 4.043 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.008     ; 15.944     ;
; 4.056 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[20]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.332     ; 15.607     ;
; 4.057 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.340     ; 15.598     ;
; 4.063 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.002      ; 15.934     ;
; 4.064 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 15.875     ;
; 4.066 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.006     ; 15.923     ;
; 4.066 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[27]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 15.884     ;
; 4.068 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.017      ; 15.944     ;
; 4.068 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.017     ; 15.910     ;
; 4.071 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.014     ; 15.910     ;
; 4.071 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.017     ; 15.907     ;
; 4.074 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 15.886     ;
; 4.085 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.012     ; 15.898     ;
; 4.087 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[7]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.010      ; 15.918     ;
; 4.090 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.013     ; 15.892     ;
; 4.093 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.021      ; 15.923     ;
; 4.095 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[23]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 15.855     ;
; 4.099 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.010      ; 15.906     ;
; 4.099 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.010     ; 15.886     ;
; 4.101 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.011     ; 15.883     ;
; 4.102 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[22] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.007     ; 15.886     ;
; 4.104 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 15.861     ;
; 4.105 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 15.860     ;
; 4.106 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.002      ; 15.891     ;
; 4.112 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.029      ; 15.912     ;
; 4.116 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[5]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.007     ; 15.872     ;
; 4.120 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 15.819     ;
; 4.120 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[20]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 15.819     ;
; 4.123 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.023     ; 15.849     ;
; 4.127 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 15.846     ;
; 4.129 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[21]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.340     ; 15.526     ;
; 4.133 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[20]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.343     ; 15.519     ;
; 4.133 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.351     ; 15.511     ;
; 4.137 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.052     ; 15.806     ;
; 4.140 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.009     ; 15.846     ;
; 4.142 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.023     ; 15.830     ;
; 4.143 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.017     ; 15.835     ;
; 4.148 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.025     ; 15.822     ;
; 4.158 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[6]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 15.802     ;
; 4.165 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[5]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 15.784     ;
; 4.167 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 15.804     ;
; 4.168 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 15.803     ;
; 4.169 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[3]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 15.802     ;
; 4.170 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.010      ; 15.835     ;
; 4.176 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[27]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.332     ; 15.487     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                             ; To Node                                                                                                                     ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 5.927  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.275     ; 9.177      ;
; 6.361  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.276     ; 8.742      ;
; 6.526  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.053     ; 8.800      ;
; 6.786  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.053     ; 8.540      ;
; 7.004  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.058     ; 8.317      ;
; 7.008  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.053     ; 8.318      ;
; 7.140  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.058     ; 8.181      ;
; 7.527  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.058     ; 7.794      ;
; 12.221 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 3.106      ;
; 12.221 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 3.106      ;
; 12.221 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 3.106      ;
; 12.221 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 3.106      ;
; 12.221 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 3.106      ;
; 12.221 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 3.106      ;
; 12.221 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 3.106      ;
; 12.221 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 3.106      ;
; 12.392 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.935      ;
; 12.392 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.935      ;
; 12.392 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.935      ;
; 12.392 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.935      ;
; 12.392 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.935      ;
; 12.392 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.935      ;
; 12.392 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.935      ;
; 12.392 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.935      ;
; 12.520 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.807      ;
; 12.520 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.807      ;
; 12.520 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.807      ;
; 12.520 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.807      ;
; 12.520 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.807      ;
; 12.520 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.807      ;
; 12.520 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.807      ;
; 12.520 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.807      ;
; 12.548 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.776      ;
; 12.548 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.776      ;
; 12.548 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.776      ;
; 12.548 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.776      ;
; 12.548 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.776      ;
; 12.548 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.776      ;
; 12.548 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.776      ;
; 12.548 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.776      ;
; 12.575 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.752      ;
; 12.575 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.752      ;
; 12.579 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.054     ; 2.746      ;
; 12.579 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.054     ; 2.746      ;
; 12.579 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.054     ; 2.746      ;
; 12.579 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.054     ; 2.746      ;
; 12.579 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.054     ; 2.746      ;
; 12.579 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.054     ; 2.746      ;
; 12.579 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.054     ; 2.746      ;
; 12.579 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.054     ; 2.746      ;
; 12.579 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.054     ; 2.746      ;
; 12.579 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.054     ; 2.746      ;
; 12.600 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.724      ;
; 12.600 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.724      ;
; 12.600 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.724      ;
; 12.600 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.724      ;
; 12.600 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.724      ;
; 12.600 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.724      ;
; 12.600 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.724      ;
; 12.600 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.724      ;
; 12.614 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.713      ;
; 12.614 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.713      ;
; 12.614 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.713      ;
; 12.614 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.713      ;
; 12.614 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.713      ;
; 12.614 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.713      ;
; 12.614 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.713      ;
; 12.614 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.713      ;
; 12.669 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.655      ;
; 12.669 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.655      ;
; 12.669 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.655      ;
; 12.669 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.655      ;
; 12.669 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.655      ;
; 12.669 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.655      ;
; 12.669 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.655      ;
; 12.669 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.655      ;
; 12.722 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.602      ;
; 12.722 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.602      ;
; 12.722 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.602      ;
; 12.722 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.602      ;
; 12.722 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.602      ;
; 12.722 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.602      ;
; 12.722 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.602      ;
; 12.722 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.602      ;
; 12.734 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.056     ; 2.589      ;
; 12.734 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.590      ;
; 12.734 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.590      ;
; 12.734 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.590      ;
; 12.734 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.590      ;
; 12.734 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.590      ;
; 12.734 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.590      ;
; 12.734 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.590      ;
; 12.734 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 2.590      ;
; 12.735 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.056     ; 2.588      ;
; 12.746 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.581      ;
; 12.746 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.581      ;
; 12.750 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.054     ; 2.575      ;
; 12.750 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.054     ; 2.575      ;
; 12.750 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.054     ; 2.575      ;
; 12.750 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.054     ; 2.575      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 6.527      ;
; 44.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 5.808      ;
; 44.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 5.685      ;
; 44.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 5.560      ;
; 44.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 5.516      ;
; 44.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 5.459      ;
; 45.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 5.185      ;
; 45.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 5.129      ;
; 45.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 4.687      ;
; 45.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 4.633      ;
; 45.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 4.366      ;
; 45.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 4.379      ;
; 45.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 4.258      ;
; 46.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 4.242      ;
; 46.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 4.212      ;
; 46.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 4.084      ;
; 46.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 4.072      ;
; 46.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 4.039      ;
; 46.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 3.945      ;
; 46.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 3.945      ;
; 46.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 3.961      ;
; 46.468 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 3.803      ;
; 46.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.774      ;
; 46.538 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 3.733      ;
; 46.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.568      ;
; 46.805 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 3.466      ;
; 46.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 3.361      ;
; 46.890 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 3.369      ;
; 46.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 3.321      ;
; 46.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 3.283      ;
; 47.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.091      ;
; 47.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 3.000      ;
; 47.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.895      ;
; 47.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.757      ;
; 47.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 2.716      ;
; 47.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 2.608      ;
; 47.646 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.599      ;
; 47.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 2.451      ;
; 47.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.401      ;
; 48.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.176      ;
; 48.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.861      ;
; 48.378 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 1.867      ;
; 48.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.719      ;
; 49.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 1.015      ;
; 93.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.576      ;
; 93.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.575      ;
; 93.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.569      ;
; 93.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.568      ;
; 93.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.548      ;
; 93.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.538      ;
; 93.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.424      ;
; 93.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.423      ;
; 93.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.288      ;
; 93.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.262      ;
; 93.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.255      ;
; 93.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.253      ;
; 93.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.235      ;
; 93.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.221      ;
; 93.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.171      ;
; 93.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.171      ;
; 93.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.171      ;
; 93.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.171      ;
; 93.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.171      ;
; 93.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.171      ;
; 93.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.171      ;
; 93.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.171      ;
; 93.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.171      ;
; 93.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.171      ;
; 93.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.171      ;
; 93.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.171      ;
; 93.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.171      ;
; 93.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.171      ;
; 93.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.171      ;
; 93.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.171      ;
; 93.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.156      ;
; 93.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.156      ;
; 93.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.156      ;
; 93.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.156      ;
; 93.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.156      ;
; 93.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.156      ;
; 93.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.156      ;
; 93.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.156      ;
; 93.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.156      ;
; 93.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.156      ;
; 93.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.156      ;
; 93.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.156      ;
; 93.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.156      ;
; 93.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.156      ;
; 93.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.156      ;
; 93.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.156      ;
; 93.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.102      ;
; 93.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.101      ;
; 93.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.100      ;
; 93.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.097      ;
; 93.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.094      ;
; 93.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.091      ;
; 93.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.086      ;
; 93.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.084      ;
; 93.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.083      ;
; 93.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.992      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a72~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.363      ; 0.810      ;
; 0.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a0~porta_datain_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.356      ; 0.807      ;
; 0.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a18~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.346      ; 0.799      ;
; 0.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a18~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.346      ; 0.799      ;
; 0.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a27~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.350      ; 0.806      ;
; 0.288 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a45~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.343      ; 0.800      ;
; 0.288 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a27~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.346      ; 0.803      ;
; 0.288 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a0~porta_datain_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.356      ; 0.813      ;
; 0.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a0~porta_datain_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.356      ; 0.814      ;
; 0.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.346      ; 0.808      ;
; 0.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a0~porta_datain_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.356      ; 0.818      ;
; 0.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][101]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a99~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.346      ; 0.809      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a45~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.343      ; 0.807      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a18~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.353      ; 0.817      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a45~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.348      ; 0.813      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a72~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.345      ; 0.812      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a27~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.350      ; 0.817      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a18~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.347      ; 0.814      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a45~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.343      ; 0.811      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.343      ; 0.811      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a27~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.346      ; 0.815      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a0~porta_datain_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.356      ; 0.825      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.342      ; 0.814      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a18~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.346      ; 0.818      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.342      ; 0.815      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.343      ; 0.816      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a27~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.349      ; 0.822      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a45~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.343      ; 0.817      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.342      ; 0.816      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.342      ; 0.816      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a63~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.344      ; 0.818      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a18~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.347      ; 0.822      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a90~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.346      ; 0.822      ;
; 0.309 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                                  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                                  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_bit                                                                                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_bit                                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_flag                                                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_flag                                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|data_sig[0]                                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|data_sig[0]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_byte                                                                                                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_byte                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.read_block_data                                                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.read_block_data                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[0]                                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[0]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[1]                                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[1]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Debouncer:DebounceSwitch2|o_PinOut                                                                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Debouncer:DebounceSwitch2|o_PinOut                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[3]                                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[3]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Debouncer:DebounceSwitch3|o_PinOut                                                                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Debouncer:DebounceSwitch3|o_PinOut                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[2]                                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[2]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_phase[1]                                                                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_phase[1]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[4]                                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[4]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                                  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                                  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                                  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                                  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                                  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                                  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                                  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                                                                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                                                                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                                                                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_mode                                                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_mode                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[47]                                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[47]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[45]                                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[45]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[44]                                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[44]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[43]                                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[43]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[42]                                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[42]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[41]                                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[41]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[40]                                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[40]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdCS                                                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdCS                                                                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txd                                                                                                                                          ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txd                                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                                                                  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_rw_bit                                                                                                                                          ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_rw_bit                                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_rw_flag                                                                                                                                         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_rw_flag                                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[38]                                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[38]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[7]                                                                                                                         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[7]                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[4]                                                                                                                         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[4]                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[3]                                                                                                                         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[3]                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[2]                                                                                                                         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[2]                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdhc                                                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdhc                                                                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[0]                                                                                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[0]                                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|counterLoadable:MusicNoteCounter|sound                                                                                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|counterLoadable:MusicNoteCounter|sound                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sclk_sig                                                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sclk_sig                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|\fsm:bit_counter[6]                                                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|\fsm:bit_counter[6]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[7]                                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[7]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[6]                                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[6]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy                                                                                                                         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[5]                                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[5]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_ack                                                                                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_ack                                                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_ack                                                                                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_ack                                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                                                                   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_phase[1]                                                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_phase[1]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                          ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                         ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                         ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                         ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                         ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                         ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                        ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                        ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.519      ;
; 0.319 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                        ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.530      ;
; 0.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.534      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.537      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.537      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.537      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.537      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.537      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.538      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.538      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.538      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.538      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.539      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.539      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.539      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.539      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.539      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.539      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.539      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.539      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.539      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.539      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                                                                               ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.318 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.519      ;
; 0.333 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.534      ;
; 0.344 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.545      ;
; 0.373 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.820      ;
; 0.384 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.831      ;
; 0.395 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.842      ;
; 0.398 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.845      ;
; 0.405 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.852      ;
; 0.413 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.860      ;
; 0.459 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.660      ;
; 0.506 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.707      ;
; 0.507 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.708      ;
; 0.507 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.708      ;
; 0.508 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.709      ;
; 0.509 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.710      ;
; 0.510 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.711      ;
; 0.510 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.711      ;
; 0.511 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.712      ;
; 0.511 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.712      ;
; 0.511 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.711      ;
; 0.512 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.712      ;
; 0.512 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.712      ;
; 0.514 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.715      ;
; 0.515 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.716      ;
; 0.517 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.717      ;
; 0.518 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.719      ;
; 0.519 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.720      ;
; 0.519 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.719      ;
; 0.519 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.719      ;
; 0.522 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.723      ;
; 0.526 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.727      ;
; 0.526 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.726      ;
; 0.528 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.728      ;
; 0.528 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.728      ;
; 0.529 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.730      ;
; 0.529 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.729      ;
; 0.531 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.732      ;
; 0.537 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.737      ;
; 0.608 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.808      ;
; 0.619 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.067      ;
; 0.625 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.825      ;
; 0.640 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.841      ;
; 0.641 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.089      ;
; 0.652 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.100      ;
; 0.674 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.122      ;
; 0.685 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.133      ;
; 0.716 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.916      ;
; 0.717 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.918      ;
; 0.719 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.919      ;
; 0.745 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.945      ;
; 0.750 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.951      ;
; 0.752 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.952      ;
; 0.753 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.954      ;
; 0.753 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.954      ;
; 0.754 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.955      ;
; 0.755 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.955      ;
; 0.756 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.957      ;
; 0.757 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.957      ;
; 0.760 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.961      ;
; 0.762 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.963      ;
; 0.764 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.965      ;
; 0.764 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.964      ;
; 0.764 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.965      ;
; 0.765 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.966      ;
; 0.766 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.966      ;
; 0.767 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.968      ;
; 0.768 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.968      ;
; 0.769 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.970      ;
; 0.771 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.972      ;
; 0.771 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.972      ;
; 0.772 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.973      ;
; 0.773 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.973      ;
; 0.773 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.973      ;
; 0.774 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.975      ;
; 0.775 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.976      ;
; 0.775 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.975      ;
; 0.777 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.977      ;
; 0.778 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.978      ;
; 0.778 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.979      ;
; 0.780 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.981      ;
; 0.781 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.981      ;
; 0.782 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.982      ;
; 0.782 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.983      ;
; 0.784 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.984      ;
; 0.785 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.985      ;
; 0.787 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.988      ;
; 0.800 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.001      ;
; 0.801 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.002      ;
; 0.813 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.013      ;
; 0.839 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.040      ;
; 0.841 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.041      ;
; 0.842 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.043      ;
; 0.842 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.043      ;
; 0.843 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.044      ;
; 0.844 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.287      ;
; 0.844 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.044      ;
; 0.845 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.046      ;
; 0.846 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.047      ;
; 0.846 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.046      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.020 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[3]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.133     ; 3.842      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_sda                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 3.870      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_scl                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 3.870      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_byte      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 3.872      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.read_block_data   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 3.872      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_8:LedBuzzerLatch|q[2]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.055     ; 3.873      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[2]        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.054     ; 3.874      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[6]        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 3.872      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[3]        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 3.872      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[1]        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.054     ; 3.874      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_8:LedBuzzerLatch|q[4]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 3.871      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[4]        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.054     ; 3.874      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_8:LedBuzzerLatch|q[5]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 3.871      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[5]        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 3.872      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_phase[1]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 3.870      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[15]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 3.868      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[14]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 3.868      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 3.872      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 3.872      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 3.872      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 3.872      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 3.872      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 3.872      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 3.872      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[13]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 3.868      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[12]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 3.868      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[11]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 3.868      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[10]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 3.868      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[9]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 3.868      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[8]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 3.868      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[7]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 3.868      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[6]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 3.868      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[5]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 3.868      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[4]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 3.868      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[3]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 3.868      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[2]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 3.868      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[1]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 3.868      ;
; 16.067 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[0]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 3.868      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.write_block_data  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.055     ; 3.872      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.write_block_byte  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 3.871      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.rst               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 3.871      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.write_block_wait  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 3.871      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.acmd41            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 3.871      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.write_block_init  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 3.871      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.read_block_wait   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 3.871      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.cmd8              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 3.871      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.cardsel           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 3.871      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.poll_cmd          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 3.871      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[1]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.851      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[5]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.084     ; 3.843      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[8]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.073     ; 3.854      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[7]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.073     ; 3.854      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[5]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.073     ; 3.854      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[6]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.073     ; 3.854      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[2]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.855      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_8:IOLatch|q[2]                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 3.864      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[6]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.855      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_8:IOLatch|q[6]                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 3.864      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[3]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.855      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_8:IOLatch|q[3]                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 3.864      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_8:LedBuzzerLatch|q[7]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 3.869      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[7]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.855      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_8:IOLatch|q[7]                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 3.864      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[7]        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 3.864      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[11]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.855      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[12]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.065     ; 3.862      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[13]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.846      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[16]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.850      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[21]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.852      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[25]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.851      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[29]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.852      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[10]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.855      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[9]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.855      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[1]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.855      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[1]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.852      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_8:IOLatch|q[1]                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 3.864      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[4]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.855      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_8:IOLatch|q[4]                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 3.864      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[8]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.855      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[8]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.065     ; 3.862      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[5]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.855      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[5]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.852      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_8:IOLatch|q[5]                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 3.864      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[0]        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.055     ; 3.872      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[0]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.855      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_8:IOLatch|q[0]                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 3.864      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_data                              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 3.870      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_start                             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 3.870      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_idle                              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 3.870      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_ack                               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 3.870      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_phase[0]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 3.870      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_stop                              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 3.870      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_byte_wait ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.055     ; 3.872      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.send_regreq       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.055     ; 3.872      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_ocr_wait  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.055     ; 3.872      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.send_cmd          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.055     ; 3.872      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[31]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 3.864      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[31]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.070     ; 3.857      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[31]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.064     ; 3.863      ;
; 16.068 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[31]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.860      ;
+--------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.734      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.734      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.734      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.734      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.734      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.734      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.734      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.734      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.734      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.734      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.734      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.739      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.739      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.739      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.739      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.739      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.739      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.739      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.739      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.739      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.739      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.739      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.739      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.739      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.739      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.714      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.714      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.714      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.714      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.714      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.714      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.714      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.714      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.714      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.714      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.714      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.714      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.714      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.714      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.714      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.714      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.718      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.718      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.716      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.716      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.716      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.716      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.716      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.716      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.737      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.735      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.735      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.735      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.735      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.735      ;
; 96.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.735      ;
; 96.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.739      ;
; 96.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.739      ;
; 96.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.739      ;
; 96.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.739      ;
; 96.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.739      ;
; 96.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.739      ;
; 96.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.739      ;
; 96.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.739      ;
; 96.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.739      ;
; 96.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.739      ;
; 96.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.739      ;
; 96.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.742      ;
; 96.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.719      ;
; 96.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.719      ;
; 96.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.719      ;
; 96.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.719      ;
; 96.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.719      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.725      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.725      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.725      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.725      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.725      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.725      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.725      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.713      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.714      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.714      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.714      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.714      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.714      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.714      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.714      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.714      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.714      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.714      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.714      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.714      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.714      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.714      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.714      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.714      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.725      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.725      ;
; 96.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.725      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.131      ;
; 0.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.131      ;
; 0.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.131      ;
; 0.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.131      ;
; 0.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.131      ;
; 1.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.388      ;
; 1.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.388      ;
; 1.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.388      ;
; 1.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.388      ;
; 1.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.388      ;
; 1.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.388      ;
; 1.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.388      ;
; 1.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.576      ;
; 1.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.576      ;
; 1.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.576      ;
; 1.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.576      ;
; 1.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.597      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.597      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.597      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.597      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.597      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.597      ;
; 1.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.608      ;
; 1.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.608      ;
; 1.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.608      ;
; 1.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.608      ;
; 1.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.617      ;
; 1.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.617      ;
; 1.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.617      ;
; 1.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.617      ;
; 1.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.617      ;
; 1.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.617      ;
; 1.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.617      ;
; 1.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.617      ;
; 1.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.617      ;
; 1.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.617      ;
; 1.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.617      ;
; 1.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.617      ;
; 1.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.617      ;
; 1.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.617      ;
; 1.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.617      ;
; 1.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.617      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.624      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.624      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.624      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.624      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.624      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.624      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.624      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.624      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.624      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.624      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.624      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.624      ;
; 1.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.834      ;
; 1.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.840      ;
; 1.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.840      ;
; 1.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.840      ;
; 1.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.840      ;
; 1.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.840      ;
; 1.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.840      ;
; 1.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.840      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.848      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.848      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.848      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.848      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.848      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.848      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.848      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.848      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.848      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.848      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.848      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.848      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.848      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.848      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.848      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.848      ;
; 1.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.860      ;
; 1.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.843      ;
; 1.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.843      ;
; 1.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.843      ;
; 1.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.843      ;
; 1.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.843      ;
; 1.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.843      ;
; 1.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.843      ;
; 1.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.843      ;
; 1.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.853      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.878      ;
; 1.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.924      ;
; 1.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.940      ;
; 1.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.940      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.209 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_data              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_go                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.054      ; 1.407      ;
; 1.350 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 1.557      ;
; 1.350 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 1.557      ;
; 1.350 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 1.557      ;
; 1.350 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 1.557      ;
; 1.350 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 1.557      ;
; 1.350 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 1.557      ;
; 1.350 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 1.557      ;
; 1.360 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[4]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[3]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[2]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[0]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[1]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 1.567      ;
; 1.369 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.052      ; 1.565      ;
; 1.369 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.052      ; 1.565      ;
; 1.369 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.052      ; 1.565      ;
; 1.369 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.052      ; 1.565      ;
; 1.397 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.046      ; 1.587      ;
; 1.397 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[4]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.046      ; 1.587      ;
; 1.397 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.046      ; 1.587      ;
; 1.397 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.046      ; 1.587      ;
; 1.397 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[3]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.046      ; 1.587      ;
; 1.397 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.046      ; 1.587      ;
; 1.520 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.053      ; 1.717      ;
; 1.520 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.053      ; 1.717      ;
; 1.520 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.053      ; 1.717      ;
; 1.520 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.053      ; 1.717      ;
; 1.521 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[4]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.054      ; 1.719      ;
; 1.521 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[2]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.054      ; 1.719      ;
; 1.521 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.054      ; 1.719      ;
; 1.521 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[1]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.054      ; 1.719      ;
; 1.521 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[3]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.054      ; 1.719      ;
; 1.521 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.054      ; 1.719      ;
; 1.924 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_go                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.059      ; 2.127      ;
; 2.230 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_data                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_go                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.029      ; 2.403      ;
; 2.573 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|start                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 2.761      ;
; 2.689 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 2.871      ;
; 2.689 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[4]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 2.871      ;
; 2.689 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 2.871      ;
; 2.689 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[1]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 2.871      ;
; 2.689 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 2.871      ;
; 2.689 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[5]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 2.871      ;
; 2.689 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[6]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 2.871      ;
; 2.689 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[7]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 2.871      ;
; 2.689 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|driveLED                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 2.871      ;
; 2.689 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_go                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.029      ; 2.862      ;
; 2.761 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 2.943      ;
; 2.761 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[4]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 2.943      ;
; 2.761 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 2.943      ;
; 2.761 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[1]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 2.943      ;
; 2.761 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 2.943      ;
; 2.761 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[5]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 2.943      ;
; 2.761 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[6]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 2.943      ;
; 2.761 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[7]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 2.943      ;
; 2.761 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|driveLED                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 2.943      ;
; 3.028 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[13] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.509      ; 3.681      ;
; 3.028 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[12] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.509      ; 3.681      ;
; 3.028 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[14] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.509      ; 3.681      ;
; 3.028 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[15] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.509      ; 3.681      ;
; 3.028 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[11] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.509      ; 3.681      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.416      ; 3.687      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.417      ; 3.688      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[9]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.416      ; 3.687      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[9]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.417      ; 3.688      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[6]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.691      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[4]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.691      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[13]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.419      ; 3.690      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[1]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.691      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[1]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.691      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[8]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.691      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[8]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.421      ; 3.692      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.419      ; 3.690      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.419      ; 3.690      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.691      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[7]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.412      ; 3.683      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[10]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.412      ; 3.683      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[10]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.691      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[10]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.421      ; 3.692      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[9]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.419      ; 3.690      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[9]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.691      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.412      ; 3.683      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.691      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[3]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.412      ; 3.683      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[3]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.419      ; 3.690      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[2]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.691      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[2]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.412      ; 3.683      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[0]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.691      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[0]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.421      ; 3.692      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.416      ; 3.687      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.417      ; 3.688      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.417      ; 3.688      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.412      ; 3.683      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[11]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.416      ; 3.687      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[11]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.416      ; 3.687      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[8]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.415      ; 3.686      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.421      ; 3.692      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.691      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[11]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.419      ; 3.690      ;
; 3.127 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[11]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.691      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.440 ns




+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                     ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 9.483  ; 0.000         ;
; i_CLOCK_50                                                                    ; 9.532  ; 0.000         ;
; altera_reserved_tck                                                           ; 46.088 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                     ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; i_CLOCK_50                                                                    ; 0.131 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.178 ; 0.000         ;
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.192 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; i_CLOCK_50          ; 17.299 ; 0.000         ;
; altera_reserved_tck ; 97.380 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.567 ; 0.000         ;
; i_CLOCK_50          ; 0.725 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                       ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 7.428  ; 0.000         ;
; i_CLOCK_50                                                                    ; 9.197  ; 0.000         ;
; altera_reserved_tck                                                           ; 49.281 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                             ; To Node                                                                                                                     ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 9.483  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.175     ; 5.713      ;
; 9.658  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 5.679      ;
; 9.818  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 5.519      ;
; 9.834  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.175     ; 5.362      ;
; 10.003 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 5.334      ;
; 10.092 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 5.241      ;
; 10.178 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 5.155      ;
; 10.332 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 5.001      ;
; 13.378 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.959      ;
; 13.378 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.959      ;
; 13.378 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.959      ;
; 13.378 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.959      ;
; 13.378 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.959      ;
; 13.378 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.959      ;
; 13.378 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.959      ;
; 13.378 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.959      ;
; 13.481 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.856      ;
; 13.481 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.856      ;
; 13.481 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.856      ;
; 13.481 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.856      ;
; 13.481 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.856      ;
; 13.481 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.856      ;
; 13.481 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.856      ;
; 13.481 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.856      ;
; 13.572 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.765      ;
; 13.572 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.765      ;
; 13.572 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.765      ;
; 13.572 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.765      ;
; 13.572 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.765      ;
; 13.572 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.765      ;
; 13.572 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.765      ;
; 13.572 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.765      ;
; 13.594 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.739      ;
; 13.594 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.739      ;
; 13.594 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.739      ;
; 13.594 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.739      ;
; 13.594 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.739      ;
; 13.594 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.739      ;
; 13.594 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.739      ;
; 13.594 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.739      ;
; 13.601 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.736      ;
; 13.601 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.736      ;
; 13.608 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.730      ;
; 13.608 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.730      ;
; 13.608 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.730      ;
; 13.608 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.730      ;
; 13.608 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.730      ;
; 13.608 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.730      ;
; 13.608 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.730      ;
; 13.608 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.730      ;
; 13.608 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.730      ;
; 13.608 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.730      ;
; 13.625 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.712      ;
; 13.625 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.712      ;
; 13.625 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.712      ;
; 13.625 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.712      ;
; 13.625 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.712      ;
; 13.625 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.712      ;
; 13.625 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.712      ;
; 13.625 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.712      ;
; 13.636 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.697      ;
; 13.636 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.697      ;
; 13.636 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.697      ;
; 13.636 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.697      ;
; 13.636 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.697      ;
; 13.636 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.697      ;
; 13.636 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.697      ;
; 13.636 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.697      ;
; 13.693 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.640      ;
; 13.693 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.640      ;
; 13.693 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.640      ;
; 13.693 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.640      ;
; 13.693 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.640      ;
; 13.693 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.640      ;
; 13.693 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.640      ;
; 13.693 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.640      ;
; 13.704 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.633      ;
; 13.704 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.633      ;
; 13.711 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.627      ;
; 13.711 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.627      ;
; 13.711 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.627      ;
; 13.711 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.627      ;
; 13.711 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.627      ;
; 13.711 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.627      ;
; 13.711 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.627      ;
; 13.711 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.627      ;
; 13.711 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.627      ;
; 13.711 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.627      ;
; 13.715 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.622      ;
; 13.715 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.622      ;
; 13.715 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.622      ;
; 13.715 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.622      ;
; 13.715 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.622      ;
; 13.715 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.622      ;
; 13.715 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.622      ;
; 13.715 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 1.622      ;
; 13.724 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.609      ;
; 13.724 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.609      ;
; 13.724 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.609      ;
; 13.724 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.609      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                     ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.532  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 10.425     ;
; 9.642  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 10.315     ;
; 9.647  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 10.302     ;
; 9.688  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[30]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 10.270     ;
; 9.718  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[30]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 10.222     ;
; 9.725  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 10.232     ;
; 9.751  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 10.221     ;
; 9.757  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 10.192     ;
; 9.775  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 10.176     ;
; 9.783  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[15]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 10.162     ;
; 9.794  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[15]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.021     ; 10.172     ;
; 9.797  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.017     ; 10.173     ;
; 9.803  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[30]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 10.147     ;
; 9.812  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.003     ; 10.172     ;
; 9.813  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[7]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 10.137     ;
; 9.833  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[30]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.055     ; 10.099     ;
; 9.840  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 10.109     ;
; 9.846  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.032     ; 10.109     ;
; 9.862  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 10.082     ;
; 9.866  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.023     ; 10.098     ;
; 9.883  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 10.075     ;
; 9.885  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.023     ; 10.079     ;
; 9.889  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.025     ; 10.073     ;
; 9.890  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 10.053     ;
; 9.891  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[7]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.009     ; 10.087     ;
; 9.894  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 10.075     ;
; 9.897  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 10.075     ;
; 9.898  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[15]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.050     ; 10.039     ;
; 9.905  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 10.056     ;
; 9.909  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[15]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 10.049     ;
; 9.910  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 10.051     ;
; 9.912  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.025     ; 10.050     ;
; 9.917  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.003     ; 10.067     ;
; 9.927  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[22]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 10.013     ;
; 9.927  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.011     ; 10.049     ;
; 9.928  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[7]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 10.014     ;
; 9.929  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 10.029     ;
; 9.932  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.023     ; 10.032     ;
; 9.932  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 10.008     ;
; 9.940  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 10.000     ;
; 9.944  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 10.028     ;
; 9.948  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.009     ; 10.030     ;
; 9.961  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[5]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 9.988      ;
; 9.961  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.040     ; 9.986      ;
; 9.962  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 9.983      ;
; 9.977  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.023     ; 9.987      ;
; 9.977  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 9.959      ;
; 9.985  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[22] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.019     ; 9.983      ;
; 9.985  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.023     ; 9.979      ;
; 9.987  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 9.970      ;
; 9.991  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 9.966      ;
; 9.992  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.017     ; 9.978      ;
; 9.998  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 9.952      ;
; 9.999  ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.009     ; 9.979      ;
; 10.000 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.031     ; 9.956      ;
; 10.004 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 9.950      ;
; 10.005 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 9.952      ;
; 10.006 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[7]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.017     ; 9.964      ;
; 10.009 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 9.952      ;
; 10.011 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 9.948      ;
; 10.012 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.023     ; 9.952      ;
; 10.014 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[23]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 9.926      ;
; 10.017 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.017     ; 9.953      ;
; 10.017 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.032     ; 9.938      ;
; 10.019 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.032     ; 9.936      ;
; 10.020 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 9.933      ;
; 10.025 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 9.936      ;
; 10.025 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 9.932      ;
; 10.025 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 9.928      ;
; 10.032 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.011     ; 9.944      ;
; 10.039 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[5]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 9.926      ;
; 10.040 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[22]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.055     ; 9.892      ;
; 10.041 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.003     ; 9.943      ;
; 10.043 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.223     ; 9.721      ;
; 10.044 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 9.906      ;
; 10.045 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[20]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 9.895      ;
; 10.046 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[27]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 9.894      ;
; 10.047 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.031     ; 9.909      ;
; 10.047 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.055     ; 9.885      ;
; 10.055 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.055     ; 9.877      ;
; 10.059 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.023     ; 9.905      ;
; 10.063 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.017     ; 9.907      ;
; 10.066 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 9.878      ;
; 10.068 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[21]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.223     ; 9.696      ;
; 10.076 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[5]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 9.865      ;
; 10.077 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.050     ; 9.860      ;
; 10.080 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[20]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.217     ; 9.690      ;
; 10.092 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.031     ; 9.864      ;
; 10.094 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[3]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.864      ;
; 10.098 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[29]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.223     ; 9.666      ;
; 10.098 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[22] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 9.862      ;
; 10.100 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.031     ; 9.856      ;
; 10.102 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 9.847      ;
; 10.104 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[6]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 9.846      ;
; 10.104 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.003     ; 9.880      ;
; 10.106 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 9.843      ;
; 10.107 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.025     ; 9.855      ;
; 10.108 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[3]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 9.864      ;
; 10.114 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.017     ; 9.856      ;
; 10.119 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[24]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 9.821      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 4.354      ;
; 46.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 3.842      ;
; 46.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 3.750      ;
; 46.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 3.655      ;
; 46.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 3.595      ;
; 46.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.463      ; 3.568      ;
; 47.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 3.393      ;
; 47.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.463      ; 3.280      ;
; 47.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 3.094      ;
; 47.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.471      ; 3.006      ;
; 47.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.470      ; 2.857      ;
; 47.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.463      ; 2.783      ;
; 47.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.463      ; 2.760      ;
; 47.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 2.655      ;
; 47.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 2.632      ;
; 47.834 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 2.603      ;
; 47.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 2.600      ;
; 47.897 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.473      ; 2.563      ;
; 47.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 2.531      ;
; 47.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 2.525      ;
; 47.961 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 2.479      ;
; 47.979 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.472      ; 2.480      ;
; 47.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.472      ; 2.470      ;
; 48.072 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.473      ; 2.388      ;
; 48.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.298      ;
; 48.238 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.473      ; 2.222      ;
; 48.251 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.466      ; 2.202      ;
; 48.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 2.161      ;
; 48.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 2.104      ;
; 48.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 2.091      ;
; 48.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.969      ;
; 48.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 1.872      ;
; 48.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.836      ;
; 48.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.742      ;
; 48.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.692      ;
; 48.777 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.665      ;
; 48.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.619      ;
; 48.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 1.587      ;
; 48.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.537      ;
; 49.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.355      ;
; 49.236 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.206      ;
; 49.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.184      ;
; 49.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.104      ;
; 49.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 0.621      ;
; 95.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.340      ;
; 95.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.339      ;
; 95.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.333      ;
; 95.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.333      ;
; 95.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.313      ;
; 95.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.307      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.241      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.241      ;
; 95.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.162      ;
; 95.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.149      ;
; 95.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.146      ;
; 95.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.146      ;
; 95.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.146      ;
; 95.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.146      ;
; 95.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.146      ;
; 95.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.146      ;
; 95.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.146      ;
; 95.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.146      ;
; 95.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.146      ;
; 95.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.146      ;
; 95.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.146      ;
; 95.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.146      ;
; 95.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.146      ;
; 95.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.146      ;
; 95.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.146      ;
; 95.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.146      ;
; 95.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.141      ;
; 95.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.141      ;
; 95.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.126      ;
; 95.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.116      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.049      ;
; 95.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.048      ;
; 95.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.047      ;
; 95.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.042      ;
; 95.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.038      ;
; 95.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.036      ;
; 95.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.033      ;
; 95.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.032      ;
; 95.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.032      ;
; 95.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.003      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a72~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.238      ; 0.473      ;
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][101]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a99~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.465      ;
; 0.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a0~porta_datain_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.466      ;
; 0.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a72~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.467      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a45~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.221      ; 0.463      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a27~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.471      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a18~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.225      ; 0.468      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a18~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.225      ; 0.468      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a0~porta_datain_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.471      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a0~porta_datain_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.471      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a27~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.225      ; 0.469      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a0~porta_datain_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.472      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a45~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.221      ; 0.467      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a45~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.221      ; 0.469      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.225      ; 0.473      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.221      ; 0.469      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a27~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.476      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a90~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.477      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a45~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.227      ; 0.476      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a27~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.225      ; 0.474      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a0~porta_datain_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.478      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a90~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.479      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a45~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.220      ; 0.471      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a18~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.226      ; 0.477      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][100]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a99~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.480      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.220      ; 0.473      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.220      ; 0.474      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a18~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.232      ; 0.486      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a18~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.225      ; 0.479      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.220      ; 0.475      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a18~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.226      ; 0.482      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a27~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.227      ; 0.485      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a63~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.226      ; 0.485      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a27~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.227      ; 0.487      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a9~porta_datain_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.225      ; 0.487      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a90~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.482      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a18~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.232      ; 0.498      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a27~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.221      ; 0.496      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a36~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.221      ; 0.501      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_id24:auto_generated|ram_block1a27~porta_datain_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.221      ; 0.507      ;
; 0.185 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdhc                                                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdhc                                                                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|\fsm:bit_counter[6]                                                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|\fsm:bit_counter[6]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[0]                                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[0]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_ack                                                                                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_ack                                                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_ack                                                                                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_ack                                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[1]                                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[1]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[3]                                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[3]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[2]                                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[2]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[4]                                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[4]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                                  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                                  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_mode                                                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_mode                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[47]                                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[47]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[45]                                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[45]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[44]                                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[44]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[43]                                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[43]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[42]                                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[42]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[41]                                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[41]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[40]                                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[40]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdCS                                                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdCS                                                                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txd                                                                                                                                          ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txd                                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                                                                  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_rw_bit                                                                                                                                          ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_rw_bit                                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_rw_flag                                                                                                                                         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_rw_flag                                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_bit                                                                                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_bit                                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_flag                                                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_flag                                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[38]                                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[38]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[7]                                                                                                                         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[7]                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[4]                                                                                                                         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[4]                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[3]                                                                                                                         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[3]                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[2]                                                                                                                         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[2]                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[0]                                                                                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[0]                                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|counterLoadable:MusicNoteCounter|sound                                                                                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|counterLoadable:MusicNoteCounter|sound                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|data_sig[0]                                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|data_sig[0]                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sclk_sig                                                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sclk_sig                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_byte                                                                                                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_byte                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.read_block_data                                                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.read_block_data                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[7]                                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[7]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[6]                                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[6]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Debouncer:DebounceSwitch1|o_PinOut                                                                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Debouncer:DebounceSwitch1|o_PinOut                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy                                                                                                                         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[5]                                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[5]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Debouncer:DebounceSwitch2|o_PinOut                                                                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Debouncer:DebounceSwitch2|o_PinOut                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                                                                   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.178 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                   ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.469      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                         ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                          ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                         ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                         ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                         ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                         ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                        ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                        ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                   ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.479      ;
; 0.189 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                   ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.480      ;
; 0.191 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                   ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.482      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                   ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.485      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                        ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                                                                               ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.192 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.196 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.201 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.483      ;
; 0.201 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.323      ;
; 0.208 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.490      ;
; 0.215 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.497      ;
; 0.216 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.498      ;
; 0.220 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.502      ;
; 0.221 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.503      ;
; 0.274 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.302 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.428      ;
; 0.308 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.314 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.316 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.439      ;
; 0.317 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.322 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.443      ;
; 0.352 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.634      ;
; 0.364 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.646      ;
; 0.365 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.486      ;
; 0.370 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.652      ;
; 0.370 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.491      ;
; 0.372 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.493      ;
; 0.382 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.664      ;
; 0.387 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.669      ;
; 0.426 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.547      ;
; 0.429 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.550      ;
; 0.441 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.562      ;
; 0.451 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.459 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.582      ;
; 0.463 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.586      ;
; 0.464 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.587      ;
; 0.466 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.589      ;
; 0.468 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.590      ;
; 0.469 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.471 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.592      ;
; 0.474 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.595      ;
; 0.474 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.595      ;
; 0.474 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.595      ;
; 0.475 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.597      ;
; 0.477 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.598      ;
; 0.477 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.598      ;
; 0.477 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.598      ;
; 0.478 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.600      ;
; 0.481 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.603      ;
; 0.486 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.607      ;
; 0.495 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.774      ;
; 0.508 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.787      ;
; 0.514 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.635      ;
; 0.515 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.636      ;
; 0.515 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.637      ;
; 0.516 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.299 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[3]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.092     ; 2.596      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_sda                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 2.619      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_scl                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 2.619      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.write_block_data      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.621      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_byte          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.620      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.read_block_data       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.620      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.write_block_byte      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.620      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.rst                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.620      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.write_block_wait      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.620      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.acmd41                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.620      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.write_block_init      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.620      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.read_block_wait       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.620      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.cmd8                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.620      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.cardsel               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.620      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.poll_cmd              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.620      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_8:LedBuzzerLatch|q[7]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 2.617      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[25]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 2.608      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_data                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.620      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_start                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.620      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_idle                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.620      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_ack                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.620      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_phase[0]                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.620      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_phase[1]                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 2.618      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_stop                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.620      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_byte_wait     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.621      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.send_regreq           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.621      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_ocr_wait      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.621      ;
; 17.332 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.send_cmd              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.621      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[5]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.054     ; 2.600      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[8]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 2.610      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[7]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 2.610      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[5]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 2.610      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[6]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 2.610      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_8:LedBuzzerLatch|q[2]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.620      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.621      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[2]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 2.610      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[2]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 2.608      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[6]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.621      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[6]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 2.610      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[6]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 2.608      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.621      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[3]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 2.610      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[3]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 2.608      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[7]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 2.610      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[7]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 2.608      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[11]                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 2.610      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[11]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 2.608      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[12]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 2.607      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[16]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 2.607      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[21]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 2.608      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[27]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 2.608      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[29]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 2.608      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[10]                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 2.610      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[24]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 2.608      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[14]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 2.608      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[31]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 2.608      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[9]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 2.610      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.621      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[1]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 2.610      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[1]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 2.608      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_8:LedBuzzerLatch|q[4]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 2.618      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.621      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[4]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 2.610      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[8]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 2.610      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[8]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 2.607      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_8:LedBuzzerLatch|q[5]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 2.618      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.621      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[5]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 2.610      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[5]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 2.608      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch|q[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.619      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing|q[0]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 2.610      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[20] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 2.607      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[15]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.620      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[14]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.620      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[15]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.619      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[14]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.619      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 2.617      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 2.617      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[13]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.620      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[12]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.620      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[11]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.620      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[10]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.620      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[9]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.620      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[8]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.620      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[7]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.620      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[6]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.620      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[5]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.620      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[4]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.620      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[3]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.620      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[2]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.620      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[1]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.620      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.619      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[13]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.619      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[12]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.619      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[11]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.619      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[10]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.619      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[9]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.619      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[8]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.619      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[7]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.619      ;
; 17.333 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[6]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.619      ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.566      ;
; 97.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.566      ;
; 97.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.566      ;
; 97.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.566      ;
; 97.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.566      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.561      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.561      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.561      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.561      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.561      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.561      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.561      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.561      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.563      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.563      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.570      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.570      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.570      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.570      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.570      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.570      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.570      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.570      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.570      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.570      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.570      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.581      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.559      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.559      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.559      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.559      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.559      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.559      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.559      ;
; 97.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.559      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.562      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.580      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.580      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.580      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.580      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.580      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.580      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.580      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.580      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.580      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.580      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.580      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.579      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.579      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.579      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.579      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.579      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.579      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.579      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.579      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.579      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.579      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.579      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.579      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.579      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.579      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.560      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.560      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.560      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.560      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.560      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.560      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.571      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.571      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.571      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.571      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.571      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.571      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.563      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.572      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.572      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.572      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.572      ;
; 97.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.572      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.687      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.687      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.687      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.687      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.687      ;
; 0.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.848      ;
; 0.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.848      ;
; 0.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.848      ;
; 0.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.848      ;
; 0.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.848      ;
; 0.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.848      ;
; 0.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.848      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.944      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.944      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.944      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.944      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.968      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.968      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.968      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.968      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.968      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.968      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.968      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.968      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.968      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.968      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.968      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.968      ;
; 0.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.971      ;
; 0.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.971      ;
; 0.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.971      ;
; 0.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.971      ;
; 0.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.971      ;
; 0.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.971      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.969      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.967      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.967      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.967      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.967      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.967      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.967      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.967      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.967      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.969      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.969      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.969      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.977      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.977      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.977      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.977      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.977      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.977      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.977      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.977      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.977      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.977      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.977      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.977      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.977      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.977      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.977      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.977      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.101      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.101      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.101      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.101      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.101      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.101      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.101      ;
; 0.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.117      ;
; 1.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.130      ;
; 1.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.122      ;
; 1.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.122      ;
; 1.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.122      ;
; 1.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.122      ;
; 1.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.122      ;
; 1.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.122      ;
; 1.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.122      ;
; 1.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.122      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.168      ;
; 1.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.168      ;
; 1.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.168      ;
; 1.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.168      ;
; 1.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.168      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.725 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_data              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_go                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.845      ;
; 0.824 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.032      ; 0.940      ;
; 0.824 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.032      ; 0.940      ;
; 0.824 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.032      ; 0.940      ;
; 0.824 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.032      ; 0.940      ;
; 0.824 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.040      ; 0.948      ;
; 0.824 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[4]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.040      ; 0.948      ;
; 0.824 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[3]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.040      ; 0.948      ;
; 0.824 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[2]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.040      ; 0.948      ;
; 0.824 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.040      ; 0.948      ;
; 0.824 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.040      ; 0.948      ;
; 0.824 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.040      ; 0.948      ;
; 0.824 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.040      ; 0.948      ;
; 0.824 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.040      ; 0.948      ;
; 0.824 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.040      ; 0.948      ;
; 0.824 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.040      ; 0.948      ;
; 0.824 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[0]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.040      ; 0.948      ;
; 0.824 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[1]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.040      ; 0.948      ;
; 0.852 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.029      ; 0.965      ;
; 0.852 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[4]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.029      ; 0.965      ;
; 0.852 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.029      ; 0.965      ;
; 0.852 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.029      ; 0.965      ;
; 0.852 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[3]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.029      ; 0.965      ;
; 0.852 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.029      ; 0.965      ;
; 0.910 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 1.030      ;
; 0.910 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 1.030      ;
; 0.910 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 1.030      ;
; 0.910 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 1.030      ;
; 0.918 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[4]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 1.038      ;
; 0.918 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[2]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 1.038      ;
; 0.918 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 1.038      ;
; 0.918 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[1]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 1.038      ;
; 0.918 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[3]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 1.038      ;
; 0.918 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 1.038      ;
; 1.162 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_go                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.040      ; 1.286      ;
; 1.346 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_data                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_go                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.016      ; 1.446      ;
; 1.559 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|start                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.667      ;
; 1.625 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.733      ;
; 1.625 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[4]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.733      ;
; 1.625 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.733      ;
; 1.625 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[1]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.733      ;
; 1.625 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.733      ;
; 1.625 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[5]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.733      ;
; 1.625 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[6]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.733      ;
; 1.625 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[7]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.733      ;
; 1.625 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|driveLED                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.733      ;
; 1.625 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_go                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.018      ; 1.727      ;
; 1.741 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.849      ;
; 1.741 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[4]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.849      ;
; 1.741 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.849      ;
; 1.741 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[1]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.849      ;
; 1.741 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.849      ;
; 1.741 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[5]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.849      ;
; 1.741 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[6]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.849      ;
; 1.741 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[7]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.849      ;
; 1.741 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|driveLED                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.849      ;
; 1.880 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[13] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.345      ; 2.309      ;
; 1.880 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[12] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.345      ; 2.309      ;
; 1.880 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[14] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.345      ; 2.309      ;
; 1.880 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[15] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.345      ; 2.309      ;
; 1.880 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[11] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.345      ; 2.309      ;
; 1.984 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[6]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 2.320      ;
; 1.984 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[4]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 2.320      ;
; 1.984 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[1]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 2.320      ;
; 1.984 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[9]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 2.320      ;
; 1.984 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[11]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 2.320      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 2.317      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[9]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.247      ; 2.316      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[9]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 2.317      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[13]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.251      ; 2.320      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[1]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 2.321      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[8]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 2.321      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[8]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 2.321      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.251      ; 2.320      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.251      ; 2.320      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 2.321      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[7]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.245      ; 2.314      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[10]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.245      ; 2.314      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[10]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 2.321      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[10]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 2.321      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[9]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.251      ; 2.320      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.245      ; 2.314      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 2.321      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[3]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.245      ; 2.314      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[3]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.251      ; 2.320      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[2]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 2.321      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[2]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.245      ; 2.314      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[0]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 2.321      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[0]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 2.321      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.247      ; 2.316      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 2.317      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 2.317      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.245      ; 2.314      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[11]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.247      ; 2.316      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[11]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.246      ; 2.315      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 2.321      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 2.321      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[11]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.251      ; 2.320      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[4]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.243      ; 2.312      ;
; 1.985 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[3]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.247      ; 2.316      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 38.361 ns




+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                        ;
+--------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                          ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                               ; 1.364  ; 0.131 ; 15.485   ; 0.567   ; 7.421               ;
;  R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 4.786  ; 0.192 ; N/A      ; N/A     ; 7.421               ;
;  altera_reserved_tck                                                           ; 42.988 ; 0.178 ; 95.745   ; 0.567   ; 49.281              ;
;  i_CLOCK_50                                                                    ; 1.364  ; 0.131 ; 15.485   ; 0.725   ; 9.197               ;
; Design-wide TNS                                                                ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                           ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  i_CLOCK_50                                                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_LEDRing_out[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BUZZER            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_SerTxd            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_VideoVect[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_VideoVect[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_VideoVect[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_hSync             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vSync             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[3] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[4] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[5] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[6] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[7] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LatchIO[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LatchIO[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LatchIO[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LatchIO[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LatchIO[4]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LatchIO[5]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LatchIO[6]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LatchIO[7]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sdCS              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sdMOSI            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sdSCLK            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_driveLED          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Note              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_I2C_SCL          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_I2C_SDA          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_EEP_I2C_SCL      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_EEP_I2C_SDA      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_I2C_INT               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; io_I2C_SCL              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; io_I2C_SDA              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_EEP_I2C_SCL          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; io_EEP_I2C_SDA          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_CLOCK_50              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[7]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[0]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[1]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[2]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[3]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[4]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[5]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[6]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_sdMISO                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; n_reset                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_switch[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_switch[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_switch[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_SerRxd                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_ps2Clk                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_ps2Data               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_LEDRing_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; o_LEDRing_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; o_LEDRing_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_BUZZER            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; o_SerTxd            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; o_VideoVect[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; o_VideoVect[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; o_VideoVect[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; o_hSync             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; o_vSync             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[4] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[5] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.09 V              ; -0.00518 V          ; 0.199 V                              ; 0.274 V                              ; 5.46e-09 s                  ; 5.35e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.56e-08 V                  ; 3.09 V             ; -0.00518 V         ; 0.199 V                             ; 0.274 V                             ; 5.46e-09 s                 ; 5.35e-09 s                 ; Yes                       ; No                        ;
; o_Anode_Activate[6] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[7] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.09 V              ; -0.00518 V          ; 0.199 V                              ; 0.274 V                              ; 5.46e-09 s                  ; 5.35e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.56e-08 V                  ; 3.09 V             ; -0.00518 V         ; 0.199 V                             ; 0.274 V                             ; 5.46e-09 s                 ; 5.35e-09 s                 ; Yes                       ; No                        ;
; o_LED7Seg_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LatchIO[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LatchIO[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LatchIO[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LatchIO[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LatchIO[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LatchIO[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LatchIO[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.09 V              ; -0.00518 V          ; 0.199 V                              ; 0.274 V                              ; 5.46e-09 s                  ; 5.35e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.56e-08 V                  ; 3.09 V             ; -0.00518 V         ; 0.199 V                             ; 0.274 V                             ; 5.46e-09 s                 ; 5.35e-09 s                 ; Yes                       ; No                        ;
; o_LatchIO[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_sdCS              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_sdMOSI            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_sdSCLK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; o_driveLED          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; o_Note              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; io_I2C_SCL          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; io_I2C_SDA          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; io_EEP_I2C_SCL      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; io_EEP_I2C_SDA      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_LEDRing_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_BUZZER            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; o_SerTxd            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; o_VideoVect[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; o_VideoVect[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; o_VideoVect[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; o_hSync             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; o_vSync             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; o_Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[4] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[5] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.00235 V          ; 0.081 V                              ; 0.192 V                              ; 6.63e-09 s                  ; 6.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.00235 V         ; 0.081 V                             ; 0.192 V                             ; 6.63e-09 s                 ; 6.71e-09 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[6] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[7] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.00235 V          ; 0.081 V                              ; 0.192 V                              ; 6.63e-09 s                  ; 6.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.00235 V         ; 0.081 V                             ; 0.192 V                             ; 6.63e-09 s                 ; 6.71e-09 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LatchIO[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LatchIO[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LatchIO[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LatchIO[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LatchIO[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LatchIO[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LatchIO[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.00235 V          ; 0.081 V                              ; 0.192 V                              ; 6.63e-09 s                  ; 6.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.00235 V         ; 0.081 V                             ; 0.192 V                             ; 6.63e-09 s                 ; 6.71e-09 s                 ; Yes                       ; Yes                       ;
; o_LatchIO[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_sdCS              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_sdMOSI            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_sdSCLK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; o_driveLED          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; o_Note              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; io_I2C_SCL          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; io_I2C_SDA          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; io_EEP_I2C_SCL      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; io_EEP_I2C_SDA      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_LEDRing_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; o_LEDRing_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_BUZZER            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_SerTxd            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_VideoVect[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_VideoVect[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; o_VideoVect[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; o_hSync             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_vSync             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[4] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[5] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; o_Anode_Activate[6] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[7] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; o_LED7Seg_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LatchIO[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LatchIO[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LatchIO[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LatchIO[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LatchIO[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LatchIO[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LatchIO[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; o_LatchIO[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_sdCS              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_sdMOSI            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_sdSCLK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; o_driveLED          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; o_Note              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; io_I2C_SCL          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; io_I2C_SDA          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; io_EEP_I2C_SCL      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; io_EEP_I2C_SDA      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                           ; altera_reserved_tck                                                           ; 10532      ; 0        ; 83       ; 0        ;
; i_CLOCK_50                                                                    ; altera_reserved_tck                                                           ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                           ; i_CLOCK_50                                                                    ; false path ; 0        ; 0        ; 0        ;
; i_CLOCK_50                                                                    ; i_CLOCK_50                                                                    ; 66476345   ; 0        ; 0        ; 0        ;
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 3092       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                           ; altera_reserved_tck                                                           ; 10532      ; 0        ; 83       ; 0        ;
; i_CLOCK_50                                                                    ; altera_reserved_tck                                                           ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                           ; i_CLOCK_50                                                                    ; false path ; 0        ; 0        ; 0        ;
; i_CLOCK_50                                                                    ; i_CLOCK_50                                                                    ; 66476345   ; 0        ; 0        ; 0        ;
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 3092       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 420        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; i_CLOCK_50          ; false path ; 0        ; 0        ; 0        ;
; i_CLOCK_50          ; i_CLOCK_50          ; 717        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 420        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; i_CLOCK_50          ; false path ; 0        ; 0        ; 0        ;
; i_CLOCK_50          ; i_CLOCK_50          ; 717        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 291   ; 291  ;
; Unconstrained Output Ports      ; 52    ; 52   ;
; Unconstrained Output Port Paths ; 309   ; 309  ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                                                                                                                         ; Clock                                                                         ; Type      ; Status        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+---------------+
; R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a24~porta_address_reg0  ;                                                                               ; Base      ; Unconstrained ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ;                                                                               ; Base      ; Unconstrained ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_SPI_Clk                                                                                                            ;                                                                               ; Base      ; Unconstrained ;
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]                                                                                                  ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; altera_reserved_tck                                                                                                                                                            ; altera_reserved_tck                                                           ; Base      ; Constrained   ;
; i_CLOCK_50                                                                                                                                                                     ; i_CLOCK_50                                                                    ; Base      ; Constrained   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SerRxd            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_sdMISO            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_EEP_I2C_SDA      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_I2C_SDA          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_reset             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_EEP_I2C_SCL      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_EEP_I2C_SDA      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_I2C_SCL          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_I2C_SDA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_BUZZER            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LatchIO[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LatchIO[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LatchIO[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LatchIO[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LatchIO[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LatchIO[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LatchIO[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LatchIO[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Note              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SerTxd            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_driveLED          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdCS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdMOSI            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdSCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SerRxd            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_sdMISO            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_EEP_I2C_SDA      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_I2C_SDA          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_reset             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_EEP_I2C_SCL      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_EEP_I2C_SDA      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_I2C_SCL          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_I2C_SDA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_BUZZER            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LatchIO[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LatchIO[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LatchIO[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LatchIO[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LatchIO[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LatchIO[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LatchIO[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LatchIO[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Note              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SerTxd            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_driveLED          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdCS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdMOSI            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdSCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Jun 03 19:46:44 2021
Info: Command: quartus_sta R32V2020 -c R32V2020
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name i_CLOCK_50 i_CLOCK_50
    Info (332110): create_generated_clock -source {R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]} {R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a24~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|host_write_flag is being clocked by R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a24~porta_address_reg0
Warning (332060): Node: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_SPI_Clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[4] is being clocked by R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_SPI_Clk
Warning (332060): Node: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] is being clocked by R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.364
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.364               0.000 i_CLOCK_50 
    Info (332119):     4.786               0.000 R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    42.988               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.278               0.000 i_CLOCK_50 
    Info (332119):     0.355               0.000 altera_reserved_tck 
    Info (332119):     0.359               0.000 R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 15.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.485               0.000 i_CLOCK_50 
    Info (332119):    95.745               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.030
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.030               0.000 altera_reserved_tck 
    Info (332119):     1.341               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 7.421
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.421               0.000 R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.441               0.000 i_CLOCK_50 
    Info (332119):    49.477               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.115 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a24~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|host_write_flag is being clocked by R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a24~porta_address_reg0
Warning (332060): Node: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_SPI_Clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[4] is being clocked by R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_SPI_Clk
Warning (332060): Node: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] is being clocked by R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.366
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.366               0.000 i_CLOCK_50 
    Info (332119):     5.927               0.000 R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    43.717               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.278               0.000 i_CLOCK_50 
    Info (332119):     0.309               0.000 altera_reserved_tck 
    Info (332119):     0.318               0.000 R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.020               0.000 i_CLOCK_50 
    Info (332119):    96.205               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.930
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.930               0.000 altera_reserved_tck 
    Info (332119):     1.209               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 7.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.433               0.000 R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.429               0.000 i_CLOCK_50 
    Info (332119):    49.434               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.440 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a24~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|host_write_flag is being clocked by R32V2020_top:R32V2020_top|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a24~porta_address_reg0
Warning (332060): Node: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_SPI_Clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[4] is being clocked by R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_SPI_Clk
Warning (332060): Node: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] is being clocked by R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.483               0.000 R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.532               0.000 i_CLOCK_50 
    Info (332119):    46.088               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.131
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.131               0.000 i_CLOCK_50 
    Info (332119):     0.178               0.000 altera_reserved_tck 
    Info (332119):     0.192               0.000 R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.299               0.000 i_CLOCK_50 
    Info (332119):    97.380               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.567
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.567               0.000 altera_reserved_tck 
    Info (332119):     0.725               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 7.428
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.428               0.000 R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.197               0.000 i_CLOCK_50 
    Info (332119):    49.281               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 38.361 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4865 megabytes
    Info: Processing ended: Thu Jun 03 19:46:51 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


