{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 14 23:44:27 2014 " "Info: Processing started: Fri Mar 14 23:44:27 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga_d -c vga_d " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off vga_d -c vga_d" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_d EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"vga_d\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 19632 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 19634 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 19636 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 19638 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 19640 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[0\]\|combout " "Warning: Node \"dis\|addr_res\[0\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[1\]\|combout " "Warning: Node \"dis\|addr_res\[1\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[2\]\|combout " "Warning: Node \"dis\|addr_res\[2\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[3\]\|combout " "Warning: Node \"dis\|addr_res\[3\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[4\]\|combout " "Warning: Node \"dis\|addr_res\[4\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[5\]\|combout " "Warning: Node \"dis\|addr_res\[5\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[6\]\|combout " "Warning: Node \"dis\|addr_res\[6\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[7\]\|combout " "Warning: Node \"dis\|addr_res\[7\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[8\]\|combout " "Warning: Node \"dis\|addr_res\[8\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[9\]\|combout " "Warning: Node \"dis\|addr_res\[9\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[10\]\|combout " "Warning: Node \"dis\|addr_res\[10\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[11\]\|combout " "Warning: Node \"dis\|addr_res\[11\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[12\]\|combout " "Warning: Node \"dis\|addr_res\[12\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[14\]\|combout " "Warning: Node \"dis\|addr_res\[14\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[15\]\|combout " "Warning: Node \"dis\|addr_res\[15\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[13\]\|combout " "Warning: Node \"dis\|addr_res\[13\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_a\[3\]\|combout " "Warning: Node \"dis\|level_a\[3\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_b\[3\]\|combout " "Warning: Node \"dis\|level_b\[3\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_a\[1\]\|combout " "Warning: Node \"dis\|level_a\[1\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_a\[2\]\|combout " "Warning: Node \"dis\|level_a\[2\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_a\[0\]\|combout " "Warning: Node \"dis\|level_a\[0\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_b\[0\]\|combout " "Warning: Node \"dis\|level_b\[0\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|score_a\[3\]\|combout " "Warning: Node \"dis\|score_a\[3\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_b\[1\]\|combout " "Warning: Node \"dis\|level_b\[1\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_b\[2\]\|combout " "Warning: Node \"dis\|level_b\[2\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|score_a\[0\]\|combout " "Warning: Node \"dis\|score_a\[0\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|score_a\[1\]\|combout " "Warning: Node \"dis\|score_a\[1\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|score_a\[2\]\|combout " "Warning: Node \"dis\|score_a\[2\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|score_b\[0\]\|combout " "Warning: Node \"dis\|score_b\[0\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|score_b\[3\]\|combout " "Warning: Node \"dis\|score_b\[3\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|score_b\[1\]\|combout " "Warning: Node \"dis\|score_b\[1\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|score_b\[2\]\|combout " "Warning: Node \"dis\|score_b\[2\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|j\[0\]\|combout " "Warning: Node \"dis\|j\[0\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2027 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|j\[1\]\|combout " "Warning: Node \"dis\|j\[1\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2027 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|j\[2\]\|combout " "Warning: Node \"dis\|j\[2\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2027 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|j\[3\]\|combout " "Warning: Node \"dis\|j\[3\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2027 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|RGB0\[0\]\|combout " "Warning: Node \"dis\|RGB0\[0\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1733 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|RGB_top\[0\]\|combout " "Warning: Node \"dis\|RGB_top\[0\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|RGB_top\[1\]\|combout " "Warning: Node \"dis\|RGB_top\[1\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|RGB_top\[2\]\|combout " "Warning: Node \"dis\|RGB_top\[2\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_d.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'vga_d.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dis\|RGB0\[2\]\|combout " "Warning: Node \"dis\|RGB0\[2\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "dis\|RGB0\[2\]~26\|datac " "Warning: Node \"dis\|RGB0\[2\]~26\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "dis\|RGB0\[2\]~26\|combout " "Warning: Node \"dis\|RGB0\[2\]~26\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "dis\|RGB0\[2\]\|datab " "Warning: Node \"dis\|RGB0\[2\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1733 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dis\|RGB0\[1\]\|combout " "Warning: Node \"dis\|RGB0\[1\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "dis\|RGB0\[1\]~25\|datac " "Warning: Node \"dis\|RGB0\[1\]~25\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "dis\|RGB0\[1\]~25\|combout " "Warning: Node \"dis\|RGB0\[1\]~25\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "dis\|RGB0\[1\]\|datab " "Warning: Node \"dis\|RGB0\[1\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1733 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dis\|RGB_top\[0\]~56  from: datad  to: combout " "Info: Cell: dis\|RGB_top\[0\]~56  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dis\|always9~8  from: datad  to: combout " "Info: Cell: dis\|always9~8  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node clk_in~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 19625 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK  " "Info: Automatically promoted node CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|m\[3\] " "Info: Destination node VGA_display:dis\|m\[3\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 261 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|m[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 155 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|m\[4\] " "Info: Destination node VGA_display:dis\|m\[4\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 261 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|m[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 154 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|m\[5\] " "Info: Destination node VGA_display:dis\|m\[5\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 261 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|m[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 153 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|m\[6\] " "Info: Destination node VGA_display:dis\|m\[6\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 261 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|m[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 152 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|lgs.10 " "Info: Destination node VGA_display:dis\|lgs.10" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1838 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|lgs.10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 447 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|lblock4_x\[23\] " "Info: Destination node VGA_display:dis\|lblock4_x\[23\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1260 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|lblock4_x[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 266 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|lblock3_x\[23\] " "Info: Destination node VGA_display:dis\|lblock3_x\[23\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1260 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|lblock3_x[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 264 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|lblock2_x\[23\] " "Info: Destination node VGA_display:dis\|lblock2_x\[23\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1260 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|lblock2_x[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 262 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|ls4\[2\] " "Info: Destination node VGA_display:dis\|ls4\[2\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1260 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|ls4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 276 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|ls3\[2\] " "Info: Destination node VGA_display:dis\|ls3\[2\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1260 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|ls3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 1070 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_display:dis\|clk_25M_res  " "Info: Automatically promoted node VGA_display:dis\|clk_25M_res " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|VGA_sm:u1\|j\[9\] " "Info: Destination node VGA_display:dis\|VGA_sm:u1\|j\[9\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|VGA_sm:u1|j[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 1112 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|VGA_sm:u1\|j\[8\] " "Info: Destination node VGA_display:dis\|VGA_sm:u1\|j\[8\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|VGA_sm:u1|j[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 1113 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|VGA_sm:u1\|j\[7\] " "Info: Destination node VGA_display:dis\|VGA_sm:u1\|j\[7\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|VGA_sm:u1|j[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 1114 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|VGA_sm:u1\|j\[6\] " "Info: Destination node VGA_display:dis\|VGA_sm:u1\|j\[6\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|VGA_sm:u1|j[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 1115 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|VGA_sm:u1\|j\[5\] " "Info: Destination node VGA_display:dis\|VGA_sm:u1\|j\[5\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|VGA_sm:u1|j[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 1116 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|VGA_sm:u1\|j\[4\] " "Info: Destination node VGA_display:dis\|VGA_sm:u1\|j\[4\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|VGA_sm:u1|j[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 1117 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|VGA_sm:u1\|j\[3\] " "Info: Destination node VGA_display:dis\|VGA_sm:u1\|j\[3\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|VGA_sm:u1|j[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 1118 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|VGA_sm:u1\|j\[2\] " "Info: Destination node VGA_display:dis\|VGA_sm:u1\|j\[2\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|VGA_sm:u1|j[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 1119 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|VGA_sm:u1\|j\[1\] " "Info: Destination node VGA_display:dis\|VGA_sm:u1\|j\[1\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|VGA_sm:u1|j[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 1120 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|VGA_sm:u1\|j\[0\] " "Info: Destination node VGA_display:dis\|VGA_sm:u1\|j\[0\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|VGA_sm:u1|j[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 1121 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1007 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|clk_25M_res } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 531 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_25M  " "Info: Automatically promoted node clk_25M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_sm:sm\|i\[0\] " "Info: Destination node VGA_sm:sm\|i\[0\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_sm:sm|i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 974 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_sm:sm\|i\[1\] " "Info: Destination node VGA_sm:sm\|i\[1\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_sm:sm|i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 973 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_sm:sm\|i\[2\] " "Info: Destination node VGA_sm:sm\|i\[2\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_sm:sm|i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 972 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_sm:sm\|i\[3\] " "Info: Destination node VGA_sm:sm\|i\[3\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_sm:sm|i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 971 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_sm:sm\|i\[4\] " "Info: Destination node VGA_sm:sm\|i\[4\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_sm:sm|i[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 970 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_sm:sm\|i\[5\] " "Info: Destination node VGA_sm:sm\|i\[5\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_sm:sm|i[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 969 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_sm:sm\|i\[6\] " "Info: Destination node VGA_sm:sm\|i\[6\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_sm:sm|i[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 968 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_sm:sm\|i\[7\] " "Info: Destination node VGA_sm:sm\|i\[7\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_sm:sm|i[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 967 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_sm:sm\|i\[8\] " "Info: Destination node VGA_sm:sm\|i\[8\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_sm:sm|i[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 966 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_sm:sm\|i\[9\] " "Info: Destination node VGA_sm:sm\|i\[9\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_sm:sm|i[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 965 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 34 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 1068 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_display:dis\|addr_res\[0\]~64  " "Info: Automatically promoted node VGA_display:dis\|addr_res\[0\]~64 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|addr_res[0]~64 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 14432 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_display:dis\|ly_dir3  " "Info: Automatically promoted node VGA_display:dis\|ly_dir3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|ly3\[2\]~13 " "Info: Destination node VGA_display:dis\|ly3\[2\]~13" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2361 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|ly3[2]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 11933 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|ly3\[3\]~15 " "Info: Destination node VGA_display:dis\|ly3\[3\]~15" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2361 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|ly3[3]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 11935 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|ly3\[4\]~17 " "Info: Destination node VGA_display:dis\|ly3\[4\]~17" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2361 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|ly3[4]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 11937 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|ly3\[5\]~19 " "Info: Destination node VGA_display:dis\|ly3\[5\]~19" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2361 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|ly3[5]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 11939 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|ly3\[6\]~21 " "Info: Destination node VGA_display:dis\|ly3\[6\]~21" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2361 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|ly3[6]~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 11941 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|ly3\[7\]~23 " "Info: Destination node VGA_display:dis\|ly3\[7\]~23" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2361 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|ly3[7]~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 11943 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|ly3\[8\]~25 " "Info: Destination node VGA_display:dis\|ly3\[8\]~25" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2361 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|ly3[8]~25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 11945 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|ly3\[9\]~27 " "Info: Destination node VGA_display:dis\|ly3\[9\]~27" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2361 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|ly3[9]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 11947 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|ly3\[1\]~10 " "Info: Destination node VGA_display:dis\|ly3\[1\]~10" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2361 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|ly3[1]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 11930 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|Add247~1 " "Info: Destination node VGA_display:dis\|Add247~1" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2366 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|Add247~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 11927 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2231 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|ly_dir3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 845 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_display:dis\|j\[3\]~10  " "Info: Automatically promoted node VGA_display:dis\|j\[3\]~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2027 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|j[3]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 11742 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_display:dis\|RGB0\[2\]~18  " "Info: Automatically promoted node VGA_display:dis\|RGB0\[2\]~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1733 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|RGB0[2]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 11009 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_display:dis\|RGB_top\[0\]~56  " "Info: Automatically promoted node VGA_display:dis\|RGB_top\[0\]~56 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 72 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|RGB_top[0]~56 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 10283 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_display:dis\|LessThan112~0  " "Info: Automatically promoted node VGA_display:dis\|LessThan112~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|level_b\[1\] " "Info: Destination node VGA_display:dis\|level_b\[1\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|level_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 407 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|level_b\[2\] " "Info: Destination node VGA_display:dis\|level_b\[2\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|level_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 408 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|level_b\[3\] " "Info: Destination node VGA_display:dis\|level_b\[3\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|level_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 409 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|level_a\[1\] " "Info: Destination node VGA_display:dis\|level_a\[1\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|level_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 411 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|level_a\[2\] " "Info: Destination node VGA_display:dis\|level_a\[2\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|level_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 412 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|level_a\[3\] " "Info: Destination node VGA_display:dis\|level_a\[3\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|level_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 413 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|LessThan112~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 17939 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_display:dis\|LessThan114~1  " "Info: Automatically promoted node VGA_display:dis\|LessThan114~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|score_a\[1\] " "Info: Destination node VGA_display:dis\|score_a\[1\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|score_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 403 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|score_a\[2\] " "Info: Destination node VGA_display:dis\|score_a\[2\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|score_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 404 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|score_a\[3\] " "Info: Destination node VGA_display:dis\|score_a\[3\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|score_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 405 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|score_b\[1\] " "Info: Destination node VGA_display:dis\|score_b\[1\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|score_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 399 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|score_b\[2\] " "Info: Destination node VGA_display:dis\|score_b\[2\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|score_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 400 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_display:dis\|score_b\[3\] " "Info: Destination node VGA_display:dis\|score_b\[3\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|score_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 401 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_display:dis|LessThan114~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chen yue/Desktop/zuihouheji/" 0 { } { { 0 { 0 ""} 0 17802 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Info: Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Info: Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "16 22852 " "Info: 16 (of 22852) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "27 " "Info: Average interconnect usage is 27% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "45 X10_Y10 X20_Y19 " "Info: Peak interconnect usage is 45% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Info: Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.fit.smsg " "Info: Generated suppressed messages file C:/Users/Chen yue/Desktop/zuihouheji/vga_d.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 53 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Info: Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 14 23:45:26 2014 " "Info: Processing ended: Fri Mar 14 23:45:26 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Info: Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Info: Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
