<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="G:/fpga_book/src/63.sim_best_practices/synth/tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="2" />
   <wave_markers>
      <marker time="6600000" label="" />
      <marker time="0" label="" />
   </wave_markers>
   <wvobject fp_name="/tb/clk1" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk1</obj_property>
      <obj_property name="ObjectShortName">clk1</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/clk2" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk2</obj_property>
      <obj_property name="ObjectShortName">clk2</obj_property>
   </wvobject>
</wave_config>
