// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_naive_matmul_naive,hls_ip_2020_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.920000,HLS_SYN_LAT=305266,HLS_SYN_TPT=none,HLS_SYN_MEM=26,HLS_SYN_DSP=0,HLS_SYN_FF=2224,HLS_SYN_LUT=3014,HLS_VERSION=2020_1}" *)

module matmul_naive (
        ap_clk,
        ap_rst_n,
        event_done,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt,
        event_start,
        stall_start_ext,
        stall_done_ext,
        stall_start_str,
        stall_done_str,
        stall_start_int,
        stall_done_int
);

parameter    ap_ST_fsm_state1 = 223'd1;
parameter    ap_ST_fsm_state2 = 223'd2;
parameter    ap_ST_fsm_state3 = 223'd4;
parameter    ap_ST_fsm_state4 = 223'd8;
parameter    ap_ST_fsm_state5 = 223'd16;
parameter    ap_ST_fsm_state6 = 223'd32;
parameter    ap_ST_fsm_state7 = 223'd64;
parameter    ap_ST_fsm_state8 = 223'd128;
parameter    ap_ST_fsm_state9 = 223'd256;
parameter    ap_ST_fsm_state10 = 223'd512;
parameter    ap_ST_fsm_state11 = 223'd1024;
parameter    ap_ST_fsm_state12 = 223'd2048;
parameter    ap_ST_fsm_state13 = 223'd4096;
parameter    ap_ST_fsm_state14 = 223'd8192;
parameter    ap_ST_fsm_state15 = 223'd16384;
parameter    ap_ST_fsm_state16 = 223'd32768;
parameter    ap_ST_fsm_state17 = 223'd65536;
parameter    ap_ST_fsm_state18 = 223'd131072;
parameter    ap_ST_fsm_state19 = 223'd262144;
parameter    ap_ST_fsm_state20 = 223'd524288;
parameter    ap_ST_fsm_state21 = 223'd1048576;
parameter    ap_ST_fsm_state22 = 223'd2097152;
parameter    ap_ST_fsm_state23 = 223'd4194304;
parameter    ap_ST_fsm_state24 = 223'd8388608;
parameter    ap_ST_fsm_state25 = 223'd16777216;
parameter    ap_ST_fsm_state26 = 223'd33554432;
parameter    ap_ST_fsm_state27 = 223'd67108864;
parameter    ap_ST_fsm_state28 = 223'd134217728;
parameter    ap_ST_fsm_state29 = 223'd268435456;
parameter    ap_ST_fsm_state30 = 223'd536870912;
parameter    ap_ST_fsm_state31 = 223'd1073741824;
parameter    ap_ST_fsm_state32 = 223'd2147483648;
parameter    ap_ST_fsm_state33 = 223'd4294967296;
parameter    ap_ST_fsm_state34 = 223'd8589934592;
parameter    ap_ST_fsm_state35 = 223'd17179869184;
parameter    ap_ST_fsm_state36 = 223'd34359738368;
parameter    ap_ST_fsm_state37 = 223'd68719476736;
parameter    ap_ST_fsm_state38 = 223'd137438953472;
parameter    ap_ST_fsm_state39 = 223'd274877906944;
parameter    ap_ST_fsm_state40 = 223'd549755813888;
parameter    ap_ST_fsm_state41 = 223'd1099511627776;
parameter    ap_ST_fsm_state42 = 223'd2199023255552;
parameter    ap_ST_fsm_state43 = 223'd4398046511104;
parameter    ap_ST_fsm_state44 = 223'd8796093022208;
parameter    ap_ST_fsm_state45 = 223'd17592186044416;
parameter    ap_ST_fsm_state46 = 223'd35184372088832;
parameter    ap_ST_fsm_state47 = 223'd70368744177664;
parameter    ap_ST_fsm_state48 = 223'd140737488355328;
parameter    ap_ST_fsm_state49 = 223'd281474976710656;
parameter    ap_ST_fsm_state50 = 223'd562949953421312;
parameter    ap_ST_fsm_state51 = 223'd1125899906842624;
parameter    ap_ST_fsm_state52 = 223'd2251799813685248;
parameter    ap_ST_fsm_state53 = 223'd4503599627370496;
parameter    ap_ST_fsm_state54 = 223'd9007199254740992;
parameter    ap_ST_fsm_state55 = 223'd18014398509481984;
parameter    ap_ST_fsm_state56 = 223'd36028797018963968;
parameter    ap_ST_fsm_state57 = 223'd72057594037927936;
parameter    ap_ST_fsm_state58 = 223'd144115188075855872;
parameter    ap_ST_fsm_state59 = 223'd288230376151711744;
parameter    ap_ST_fsm_state60 = 223'd576460752303423488;
parameter    ap_ST_fsm_state61 = 223'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 223'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 223'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 223'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 223'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 223'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 223'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 223'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 223'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 223'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 223'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 223'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 223'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 223'd9444732965739290427392;
parameter    ap_ST_fsm_pp0_stage0 = 223'd18889465931478580854784;
parameter    ap_ST_fsm_state78 = 223'd37778931862957161709568;
parameter    ap_ST_fsm_state79 = 223'd75557863725914323419136;
parameter    ap_ST_fsm_state80 = 223'd151115727451828646838272;
parameter    ap_ST_fsm_state81 = 223'd302231454903657293676544;
parameter    ap_ST_fsm_state82 = 223'd604462909807314587353088;
parameter    ap_ST_fsm_state83 = 223'd1208925819614629174706176;
parameter    ap_ST_fsm_state84 = 223'd2417851639229258349412352;
parameter    ap_ST_fsm_state85 = 223'd4835703278458516698824704;
parameter    ap_ST_fsm_state86 = 223'd9671406556917033397649408;
parameter    ap_ST_fsm_state87 = 223'd19342813113834066795298816;
parameter    ap_ST_fsm_state88 = 223'd38685626227668133590597632;
parameter    ap_ST_fsm_state89 = 223'd77371252455336267181195264;
parameter    ap_ST_fsm_state90 = 223'd154742504910672534362390528;
parameter    ap_ST_fsm_state91 = 223'd309485009821345068724781056;
parameter    ap_ST_fsm_state92 = 223'd618970019642690137449562112;
parameter    ap_ST_fsm_state93 = 223'd1237940039285380274899124224;
parameter    ap_ST_fsm_state94 = 223'd2475880078570760549798248448;
parameter    ap_ST_fsm_state95 = 223'd4951760157141521099596496896;
parameter    ap_ST_fsm_state96 = 223'd9903520314283042199192993792;
parameter    ap_ST_fsm_state97 = 223'd19807040628566084398385987584;
parameter    ap_ST_fsm_state98 = 223'd39614081257132168796771975168;
parameter    ap_ST_fsm_state99 = 223'd79228162514264337593543950336;
parameter    ap_ST_fsm_state100 = 223'd158456325028528675187087900672;
parameter    ap_ST_fsm_state101 = 223'd316912650057057350374175801344;
parameter    ap_ST_fsm_state102 = 223'd633825300114114700748351602688;
parameter    ap_ST_fsm_state103 = 223'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state104 = 223'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state105 = 223'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state106 = 223'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state107 = 223'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state108 = 223'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state109 = 223'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state110 = 223'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state111 = 223'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state112 = 223'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state113 = 223'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state114 = 223'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state115 = 223'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state116 = 223'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state117 = 223'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state118 = 223'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state119 = 223'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state120 = 223'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state121 = 223'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state122 = 223'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state123 = 223'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state124 = 223'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state125 = 223'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state126 = 223'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state127 = 223'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state128 = 223'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state129 = 223'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state130 = 223'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state131 = 223'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state132 = 223'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state133 = 223'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state134 = 223'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state135 = 223'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state136 = 223'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state137 = 223'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state138 = 223'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state139 = 223'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state140 = 223'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state141 = 223'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state142 = 223'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state143 = 223'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state144 = 223'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state145 = 223'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state146 = 223'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state147 = 223'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_pp1_stage0 = 223'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state151 = 223'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state152 = 223'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state153 = 223'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state154 = 223'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state155 = 223'd1427247692705959881058285969449495136382746624;
parameter    ap_ST_fsm_pp2_stage0 = 223'd2854495385411919762116571938898990272765493248;
parameter    ap_ST_fsm_state161 = 223'd5708990770823839524233143877797980545530986496;
parameter    ap_ST_fsm_state162 = 223'd11417981541647679048466287755595961091061972992;
parameter    ap_ST_fsm_pp3_stage0 = 223'd22835963083295358096932575511191922182123945984;
parameter    ap_ST_fsm_state166 = 223'd45671926166590716193865151022383844364247891968;
parameter    ap_ST_fsm_state167 = 223'd91343852333181432387730302044767688728495783936;
parameter    ap_ST_fsm_state168 = 223'd182687704666362864775460604089535377456991567872;
parameter    ap_ST_fsm_state169 = 223'd365375409332725729550921208179070754913983135744;
parameter    ap_ST_fsm_state170 = 223'd730750818665451459101842416358141509827966271488;
parameter    ap_ST_fsm_state171 = 223'd1461501637330902918203684832716283019655932542976;
parameter    ap_ST_fsm_state172 = 223'd2923003274661805836407369665432566039311865085952;
parameter    ap_ST_fsm_state173 = 223'd5846006549323611672814739330865132078623730171904;
parameter    ap_ST_fsm_state174 = 223'd11692013098647223345629478661730264157247460343808;
parameter    ap_ST_fsm_state175 = 223'd23384026197294446691258957323460528314494920687616;
parameter    ap_ST_fsm_state176 = 223'd46768052394588893382517914646921056628989841375232;
parameter    ap_ST_fsm_state177 = 223'd93536104789177786765035829293842113257979682750464;
parameter    ap_ST_fsm_state178 = 223'd187072209578355573530071658587684226515959365500928;
parameter    ap_ST_fsm_state179 = 223'd374144419156711147060143317175368453031918731001856;
parameter    ap_ST_fsm_state180 = 223'd748288838313422294120286634350736906063837462003712;
parameter    ap_ST_fsm_state181 = 223'd1496577676626844588240573268701473812127674924007424;
parameter    ap_ST_fsm_state182 = 223'd2993155353253689176481146537402947624255349848014848;
parameter    ap_ST_fsm_state183 = 223'd5986310706507378352962293074805895248510699696029696;
parameter    ap_ST_fsm_state184 = 223'd11972621413014756705924586149611790497021399392059392;
parameter    ap_ST_fsm_state185 = 223'd23945242826029513411849172299223580994042798784118784;
parameter    ap_ST_fsm_state186 = 223'd47890485652059026823698344598447161988085597568237568;
parameter    ap_ST_fsm_state187 = 223'd95780971304118053647396689196894323976171195136475136;
parameter    ap_ST_fsm_state188 = 223'd191561942608236107294793378393788647952342390272950272;
parameter    ap_ST_fsm_state189 = 223'd383123885216472214589586756787577295904684780545900544;
parameter    ap_ST_fsm_state190 = 223'd766247770432944429179173513575154591809369561091801088;
parameter    ap_ST_fsm_state191 = 223'd1532495540865888858358347027150309183618739122183602176;
parameter    ap_ST_fsm_state192 = 223'd3064991081731777716716694054300618367237478244367204352;
parameter    ap_ST_fsm_state193 = 223'd6129982163463555433433388108601236734474956488734408704;
parameter    ap_ST_fsm_state194 = 223'd12259964326927110866866776217202473468949912977468817408;
parameter    ap_ST_fsm_state195 = 223'd24519928653854221733733552434404946937899825954937634816;
parameter    ap_ST_fsm_state196 = 223'd49039857307708443467467104868809893875799651909875269632;
parameter    ap_ST_fsm_state197 = 223'd98079714615416886934934209737619787751599303819750539264;
parameter    ap_ST_fsm_state198 = 223'd196159429230833773869868419475239575503198607639501078528;
parameter    ap_ST_fsm_state199 = 223'd392318858461667547739736838950479151006397215279002157056;
parameter    ap_ST_fsm_state200 = 223'd784637716923335095479473677900958302012794430558004314112;
parameter    ap_ST_fsm_state201 = 223'd1569275433846670190958947355801916604025588861116008628224;
parameter    ap_ST_fsm_state202 = 223'd3138550867693340381917894711603833208051177722232017256448;
parameter    ap_ST_fsm_state203 = 223'd6277101735386680763835789423207666416102355444464034512896;
parameter    ap_ST_fsm_state204 = 223'd12554203470773361527671578846415332832204710888928069025792;
parameter    ap_ST_fsm_state205 = 223'd25108406941546723055343157692830665664409421777856138051584;
parameter    ap_ST_fsm_state206 = 223'd50216813883093446110686315385661331328818843555712276103168;
parameter    ap_ST_fsm_state207 = 223'd100433627766186892221372630771322662657637687111424552206336;
parameter    ap_ST_fsm_state208 = 223'd200867255532373784442745261542645325315275374222849104412672;
parameter    ap_ST_fsm_state209 = 223'd401734511064747568885490523085290650630550748445698208825344;
parameter    ap_ST_fsm_state210 = 223'd803469022129495137770981046170581301261101496891396417650688;
parameter    ap_ST_fsm_state211 = 223'd1606938044258990275541962092341162602522202993782792835301376;
parameter    ap_ST_fsm_state212 = 223'd3213876088517980551083924184682325205044405987565585670602752;
parameter    ap_ST_fsm_state213 = 223'd6427752177035961102167848369364650410088811975131171341205504;
parameter    ap_ST_fsm_state214 = 223'd12855504354071922204335696738729300820177623950262342682411008;
parameter    ap_ST_fsm_state215 = 223'd25711008708143844408671393477458601640355247900524685364822016;
parameter    ap_ST_fsm_state216 = 223'd51422017416287688817342786954917203280710495801049370729644032;
parameter    ap_ST_fsm_state217 = 223'd102844034832575377634685573909834406561420991602098741459288064;
parameter    ap_ST_fsm_state218 = 223'd205688069665150755269371147819668813122841983204197482918576128;
parameter    ap_ST_fsm_state219 = 223'd411376139330301510538742295639337626245683966408394965837152256;
parameter    ap_ST_fsm_state220 = 223'd822752278660603021077484591278675252491367932816789931674304512;
parameter    ap_ST_fsm_state221 = 223'd1645504557321206042154969182557350504982735865633579863348609024;
parameter    ap_ST_fsm_state222 = 223'd3291009114642412084309938365114701009965471731267159726697218048;
parameter    ap_ST_fsm_state223 = 223'd6582018229284824168619876730229402019930943462534319453394436096;
parameter    ap_ST_fsm_state224 = 223'd13164036458569648337239753460458804039861886925068638906788872192;
parameter    ap_ST_fsm_state225 = 223'd26328072917139296674479506920917608079723773850137277813577744384;
parameter    ap_ST_fsm_state226 = 223'd52656145834278593348959013841835216159447547700274555627155488768;
parameter    ap_ST_fsm_state227 = 223'd105312291668557186697918027683670432318895095400549111254310977536;
parameter    ap_ST_fsm_state228 = 223'd210624583337114373395836055367340864637790190801098222508621955072;
parameter    ap_ST_fsm_state229 = 223'd421249166674228746791672110734681729275580381602196445017243910144;
parameter    ap_ST_fsm_state230 = 223'd842498333348457493583344221469363458551160763204392890034487820288;
parameter    ap_ST_fsm_state231 = 223'd1684996666696914987166688442938726917102321526408785780068975640576;
parameter    ap_ST_fsm_state232 = 223'd3369993333393829974333376885877453834204643052817571560137951281152;
parameter    ap_ST_fsm_state233 = 223'd6739986666787659948666753771754907668409286105635143120275902562304;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   event_done;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;
output   event_start;
output   stall_start_ext;
output   stall_done_ext;
output   stall_start_str;
output   stall_done_str;
output   stall_start_int;
output   stall_done_int;

reg stall_start_ext;
reg stall_done_ext;
reg stall_start_str;
reg stall_done_str;
reg stall_start_int;
reg stall_done_int;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
wire    ap_continue;
reg    ap_done_reg;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [222:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] in1;
wire   [63:0] in2;
wire   [63:0] out_r;
wire  signed [31:0] dim;
reg   [11:0] A_address0;
reg    A_ce0;
reg    A_we0;
wire   [31:0] A_q0;
reg   [11:0] B_address0;
reg    B_ce0;
reg    B_we0;
wire   [31:0] B_q0;
reg   [11:0] C_address0;
reg    C_ce0;
reg    C_we0;
wire   [31:0] C_q0;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state5;
reg   [0:0] icmp_ln39_reg_687;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln39_1_reg_713;
wire    ap_CS_fsm_state78;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln46_reg_738;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state162;
reg    gmem_blk_n_W;
reg    ap_enable_reg_pp3_iter2;
wire    ap_block_pp3_stage0;
reg   [0:0] icmp_ln67_reg_864;
reg   [0:0] icmp_ln67_reg_864_pp3_iter1_reg;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state233;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [31:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
reg    gmem_BREADY;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
reg   [30:0] i_reg_254;
reg   [30:0] i_1_reg_265;
reg   [31:0] k_reg_309;
reg   [11:0] phi_mul_reg_320;
reg   [31:0] result_reg_331;
reg   [30:0] i_3_reg_344;
reg    ap_block_state1;
wire   [31:0] grp_fu_355_p2;
reg   [31:0] mul_reg_672;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln39_fu_359_p2;
reg    ap_block_state5_io;
wire   [30:0] trunc_ln39_fu_384_p1;
reg   [30:0] trunc_ln39_reg_707;
wire    ap_CS_fsm_state74;
wire   [0:0] icmp_ln39_1_fu_387_p2;
wire    ap_block_state75_pp0_stage0_iter0;
reg    ap_block_state76_pp0_stage0_iter1;
wire    ap_block_state77_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln39_1_reg_713_pp0_iter1_reg;
wire   [30:0] add_ln39_fu_392_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [11:0] trunc_ln40_fu_398_p1;
reg   [11:0] trunc_ln40_reg_722;
reg   [11:0] trunc_ln40_reg_722_pp0_iter1_reg;
reg   [31:0] gmem_addr_read_reg_727;
wire   [0:0] icmp_ln46_fu_426_p2;
wire    ap_block_state148_pp1_stage0_iter0;
reg    ap_block_state149_pp1_stage0_iter1;
wire    ap_block_state150_pp1_stage0_iter2;
reg    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln46_reg_738_pp1_iter1_reg;
wire   [30:0] add_ln46_fu_431_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [11:0] trunc_ln47_fu_437_p1;
reg   [11:0] trunc_ln47_reg_747;
reg   [11:0] trunc_ln47_reg_747_pp1_iter1_reg;
reg   [31:0] gmem_addr_1_read_reg_752;
wire  signed [11:0] trunc_ln51_fu_445_p1;
reg  signed [11:0] trunc_ln51_reg_757;
wire    ap_CS_fsm_state151;
wire   [37:0] tmp_fu_448_p3;
reg   [37:0] tmp_reg_763;
wire   [37:0] add_ln51_fu_460_p2;
reg   [37:0] add_ln51_reg_771;
wire    ap_CS_fsm_state152;
wire   [6:0] select_ln51_fu_472_p3;
reg   [6:0] select_ln51_reg_776;
wire   [0:0] icmp_ln51_fu_455_p2;
wire   [31:0] select_ln51_1_fu_486_p3;
reg   [31:0] select_ln51_1_reg_783;
reg   [63:0] gmem_addr_2_reg_793;
wire   [13:0] p_mid_fu_517_p3;
reg   [13:0] p_mid_reg_799;
wire    ap_CS_fsm_state155;
wire   [11:0] zext_ln53_fu_524_p1;
reg   [11:0] zext_ln53_reg_805;
wire   [0:0] icmp_ln57_fu_527_p2;
reg   [0:0] icmp_ln57_reg_810;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state156_pp2_stage0_iter0;
wire    ap_block_state157_pp2_stage0_iter1;
wire    ap_block_state158_pp2_stage0_iter2;
wire    ap_block_state159_pp2_stage0_iter3;
wire    ap_block_state160_pp2_stage0_iter4;
wire    ap_block_pp2_stage0_11001;
reg   [0:0] icmp_ln57_reg_810_pp2_iter1_reg;
reg   [0:0] icmp_ln57_reg_810_pp2_iter2_reg;
reg   [0:0] icmp_ln57_reg_810_pp2_iter3_reg;
wire   [31:0] add_ln57_fu_532_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [11:0] add_ln58_2_fu_570_p2;
reg  signed [31:0] A_load_reg_834;
reg    ap_enable_reg_pp2_iter1;
reg  signed [31:0] B_load_reg_839;
wire   [31:0] grp_fu_585_p2;
reg   [31:0] mul_ln58_reg_844;
wire   [31:0] result_1_fu_589_p2;
reg    ap_enable_reg_pp2_iter4;
wire   [6:0] add_ln53_fu_629_p2;
wire    ap_CS_fsm_state161;
wire   [30:0] trunc_ln67_fu_634_p1;
reg   [30:0] trunc_ln67_reg_859;
wire   [0:0] icmp_ln67_fu_637_p2;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state163_pp3_stage0_iter0;
wire    ap_block_state164_pp3_stage0_iter1;
wire    ap_block_state165_pp3_stage0_iter2;
reg    ap_block_state165_io;
reg    ap_block_pp3_stage0_11001;
wire   [30:0] add_ln67_fu_642_p2;
reg    ap_enable_reg_pp3_iter0;
reg   [31:0] C_load_reg_878;
reg    ap_enable_reg_pp3_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state75;
reg    ap_enable_reg_pp0_iter2;
wire    ap_CS_fsm_state147;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state148;
reg    ap_enable_reg_pp1_iter2;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_flush_enable;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter3;
reg    ap_condition_pp2_exit_iter3_state159;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state163;
reg   [37:0] indvar_flatten_reg_276;
reg   [31:0] i_2_reg_287;
reg   [6:0] j_reg_298;
wire    ap_block_pp2_stage0;
wire   [63:0] zext_ln40_fu_402_p1;
wire   [63:0] zext_ln47_fu_441_p1;
wire   [63:0] zext_ln58_fu_565_p1;
wire   [63:0] zext_ln58_1_fu_580_p1;
wire   [63:0] zext_ln60_1_fu_624_p1;
wire   [63:0] zext_ln68_fu_652_p1;
wire  signed [63:0] sext_ln39_fu_373_p1;
wire  signed [63:0] sext_ln46_fu_415_p1;
wire  signed [63:0] sext_ln67_fu_507_p1;
reg    ap_block_state233;
wire    ap_block_pp3_stage0_01001;
wire    ap_CS_fsm_state2;
wire   [61:0] trunc_ln_fu_364_p4;
wire   [61:0] trunc_ln1_fu_406_p4;
wire  signed [31:0] trunc_ln51_fu_445_p0;
wire  signed [31:0] tmp_fu_448_p1;
wire   [0:0] icmp_ln53_fu_466_p2;
wire   [31:0] add_ln51_1_fu_480_p2;
wire   [61:0] trunc_ln5_fu_498_p4;
wire  signed [11:0] grp_fu_657_p2;
wire  signed [31:0] icmp_ln57_fu_527_p1;
wire   [11:0] trunc_ln57_fu_538_p1;
wire   [13:0] shl_ln1_fu_542_p3;
wire   [13:0] add_ln58_fu_550_p2;
wire   [11:0] lshr_ln1_fu_555_p4;
wire   [11:0] add_ln58_1_fu_575_p2;
wire   [5:0] trunc_ln60_fu_594_p1;
wire   [7:0] shl_ln_fu_597_p3;
wire   [13:0] zext_ln60_fu_605_p1;
wire   [13:0] add_ln60_fu_609_p2;
wire   [11:0] lshr_ln_fu_614_p4;
wire   [11:0] trunc_ln68_fu_648_p1;
wire  signed [11:0] grp_fu_657_p0;
reg   [222:0] ap_NS_fsm;
wire    ap_ext_blocking_cur_n;
wire    ap_ext_blocking_n;
wire    ap_str_blocking_n;
wire    ap_int_blocking_n;
reg    ap_ext_blocking_n_reg;
reg    ap_str_blocking_n_reg;
reg    ap_int_blocking_n_reg;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 223'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
end

matmul_naive_A #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
A_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_address0),
    .ce0(A_ce0),
    .we0(A_we0),
    .d0(gmem_addr_read_reg_727),
    .q0(A_q0)
);

matmul_naive_A #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
B_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_address0),
    .ce0(B_ce0),
    .we0(B_we0),
    .d0(gmem_addr_1_read_reg_752),
    .q0(B_q0)
);

matmul_naive_A #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
C_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(C_address0),
    .ce0(C_ce0),
    .we0(C_we0),
    .d0(result_reg_331),
    .q0(C_q0)
);

matmul_naive_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .in1(in1),
    .in2(in2),
    .out_r(out_r),
    .dim(dim),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .event_start(event_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle)
);

matmul_naive_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(mul_reg_672),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RID(gmem_RID),
    .I_RUSER(gmem_RUSER),
    .I_RRESP(gmem_RRESP),
    .I_RLAST(gmem_RLAST),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_addr_2_reg_793),
    .I_AWID(1'd0),
    .I_AWLEN(mul_reg_672),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(C_load_reg_878),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd15),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY),
    .I_BRESP(gmem_BRESP),
    .I_BID(gmem_BID),
    .I_BUSER(gmem_BUSER)
);

matmul_naive_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(dim),
    .din1(dim),
    .ce(1'b1),
    .dout(grp_fu_355_p2)
);

matmul_naive_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(A_load_reg_834),
    .din1(B_load_reg_839),
    .ce(1'b1),
    .dout(grp_fu_585_p2)
);

matmul_naive_mul_mul_12s_12s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
mul_mul_12s_12s_12_4_1_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_657_p0),
    .din1(trunc_ln51_reg_757),
    .ce(1'b1),
    .dout(grp_fu_657_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((gmem_BVALID == 1'b0) & (icmp_ln39_reg_687 == 1'd1)) & (1'b1 == ap_CS_fsm_state233))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state75) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state74)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state75)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state75);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state74)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state148) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state147)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state148)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state148);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state147)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp2_flush_enable)) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state155)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end else if (((1'b1 == ap_CS_fsm_state155) | ((ap_enable_reg_pp2_iter2 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter3_state159)))) begin
            ap_enable_reg_pp2_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter3_state159))) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter2;
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end else if ((1'b1 == ap_CS_fsm_state155)) begin
            ap_enable_reg_pp2_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state163) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state162))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state163)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state163);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end else if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state162))) begin
            ap_enable_reg_pp3_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_ext_blocking_n_reg <= ap_ext_blocking_n;
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state147)) begin
        i_1_reg_265 <= 31'd0;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln46_fu_426_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_1_reg_265 <= add_ln46_fu_431_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state161)) begin
        i_2_reg_287 <= select_ln51_1_reg_783;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        i_2_reg_287 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state162))) begin
        i_3_reg_344 <= 31'd0;
    end else if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln67_fu_637_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        i_3_reg_344 <= add_ln67_fu_642_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        i_reg_254 <= 31'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_1_fu_387_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_254 <= add_ln39_fu_392_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state161)) begin
        indvar_flatten_reg_276 <= add_ln51_reg_771;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        indvar_flatten_reg_276 <= 38'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state161)) begin
        j_reg_298 <= add_ln53_fu_629_p2;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        j_reg_298 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state155)) begin
        k_reg_309 <= 32'd0;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln57_fu_527_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        k_reg_309 <= add_ln57_fu_532_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state155)) begin
        phi_mul_reg_320 <= 12'd0;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln57_fu_527_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        phi_mul_reg_320 <= add_ln58_2_fu_570_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state155)) begin
        result_reg_331 <= 32'd0;
    end else if (((ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln57_reg_810_pp2_iter3_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        result_reg_331 <= result_1_fu_589_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln57_reg_810 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_load_reg_834 <= A_q0;
        B_load_reg_839 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln67_reg_864 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        C_load_reg_878 <= C_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state152)) begin
        add_ln51_reg_771 <= add_ln51_fu_460_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_reg_738 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        gmem_addr_1_read_reg_752 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln51_fu_455_p2 == 1'd1) & (icmp_ln39_reg_687 == 1'd1) & (1'b1 == ap_CS_fsm_state152))) begin
        gmem_addr_2_reg_793 <= sext_ln67_fu_507_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_1_reg_713 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gmem_addr_read_reg_727 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln39_1_reg_713 <= icmp_ln39_1_fu_387_p2;
        icmp_ln39_1_reg_713_pp0_iter1_reg <= icmp_ln39_1_reg_713;
        trunc_ln40_reg_722_pp0_iter1_reg <= trunc_ln40_reg_722;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp_ln39_reg_687 <= icmp_ln39_fu_359_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln46_reg_738 <= icmp_ln46_fu_426_p2;
        icmp_ln46_reg_738_pp1_iter1_reg <= icmp_ln46_reg_738;
        trunc_ln47_reg_747_pp1_iter1_reg <= trunc_ln47_reg_747;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln57_reg_810 <= icmp_ln57_fu_527_p2;
        icmp_ln57_reg_810_pp2_iter1_reg <= icmp_ln57_reg_810;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        icmp_ln57_reg_810_pp2_iter2_reg <= icmp_ln57_reg_810_pp2_iter1_reg;
        icmp_ln57_reg_810_pp2_iter3_reg <= icmp_ln57_reg_810_pp2_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        icmp_ln67_reg_864 <= icmp_ln67_fu_637_p2;
        icmp_ln67_reg_864_pp3_iter1_reg <= icmp_ln67_reg_864;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln57_reg_810_pp2_iter2_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        mul_ln58_reg_844 <= grp_fu_585_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mul_reg_672 <= grp_fu_355_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state155)) begin
        p_mid_reg_799[13 : 2] <= p_mid_fu_517_p3[13 : 2];
        zext_ln53_reg_805[6 : 0] <= zext_ln53_fu_524_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln51_fu_455_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state152))) begin
        select_ln51_1_reg_783 <= select_ln51_1_fu_486_p3;
        select_ln51_reg_776 <= select_ln51_fu_472_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        tmp_reg_763[37 : 6] <= tmp_fu_448_p3[37 : 6];
        trunc_ln51_reg_757 <= trunc_ln51_fu_445_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        trunc_ln39_reg_707 <= trunc_ln39_fu_384_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_1_fu_387_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln40_reg_722 <= trunc_ln40_fu_398_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_fu_426_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        trunc_ln47_reg_747 <= trunc_ln47_fu_437_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state162))) begin
        trunc_ln67_reg_859 <= trunc_ln67_fu_634_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_address0 = zext_ln58_fu_565_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        A_address0 = zext_ln40_fu_402_p1;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln39_1_reg_713_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_we0 = 1'b1;
    end else begin
        A_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_address0 = zext_ln58_1_fu_580_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        B_address0 = zext_ln47_fu_441_p1;
    end else begin
        B_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        B_ce0 = 1'b1;
    end else begin
        B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln46_reg_738_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        B_we0 = 1'b1;
    end else begin
        B_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        C_address0 = zext_ln68_fu_652_p1;
    end else if ((1'b1 == ap_CS_fsm_state161)) begin
        C_address0 = zext_ln60_1_fu_624_p1;
    end else begin
        C_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        C_ce0 = 1'b1;
    end else begin
        C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state161)) begin
        C_we0 = 1'b1;
    end else begin
        C_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln39_1_fu_387_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state75 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state75 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln46_fu_426_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state148 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state148 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (ap_enable_reg_pp2_iter2 == 1'b0))) begin
        ap_condition_pp2_exit_iter3_state159 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter3_state159 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln57_fu_527_p2 == 1'd1) & (1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_condition_pp2_flush_enable = 1'b1;
    end else begin
        ap_condition_pp2_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln67_fu_637_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state163 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state163 = 1'b0;
    end
end

always @ (*) begin
    if ((~((gmem_BVALID == 1'b0) & (icmp_ln39_reg_687 == 1'd1)) & (1'b1 == ap_CS_fsm_state233))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if ((~((gmem_BVALID == 1'b0) & (icmp_ln39_reg_687 == 1'd1)) & (1'b1 == ap_CS_fsm_state233))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
        gmem_ARADDR = sext_ln46_fu_415_p1;
    end else if (((1'b0 == ap_block_state5_io) & (icmp_ln39_reg_687 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        gmem_ARADDR = sext_ln39_fu_373_p1;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state78)) | ((1'b0 == ap_block_state5_io) & (icmp_ln39_reg_687 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        gmem_ARVALID = 1'b1;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state162))) begin
        gmem_AWVALID = 1'b1;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((gmem_BVALID == 1'b0) & (icmp_ln39_reg_687 == 1'd1)) & (icmp_ln39_reg_687 == 1'd1) & (1'b1 == ap_CS_fsm_state233))) begin
        gmem_BREADY = 1'b1;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln46_reg_738 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln39_1_reg_713 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        gmem_RREADY = 1'b1;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_864_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        gmem_WVALID = 1'b1;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state78) | ((icmp_ln39_reg_687 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state162)) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln39_reg_687 == 1'd1) & (1'b1 == ap_CS_fsm_state233))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln46_reg_738 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln39_1_reg_713 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_864_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((ap_ext_blocking_n_reg == 1'b0) & (ap_ext_blocking_n == 1'b1))) begin
        stall_done_ext = 1'b1;
    end else begin
        stall_done_ext = 1'b0;
    end
end

always @ (*) begin
    if (((ap_int_blocking_n_reg == 1'b0) & (ap_int_blocking_n == 1'b1))) begin
        stall_done_int = 1'b1;
    end else begin
        stall_done_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_str_blocking_n_reg == 1'b0) & (ap_str_blocking_n == 1'b1))) begin
        stall_done_str = 1'b1;
    end else begin
        stall_done_str = 1'b0;
    end
end

always @ (*) begin
    if (((ap_ext_blocking_n_reg == 1'b1) & (ap_ext_blocking_n == 1'b0))) begin
        stall_start_ext = 1'b1;
    end else begin
        stall_start_ext = 1'b0;
    end
end

always @ (*) begin
    if (((ap_int_blocking_n_reg == 1'b1) & (ap_int_blocking_n == 1'b0))) begin
        stall_start_int = 1'b1;
    end else begin
        stall_start_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_str_blocking_n_reg == 1'b1) & (ap_str_blocking_n == 1'b0))) begin
        stall_start_str = 1'b1;
    end else begin
        stall_start_str = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5_io) & (icmp_ln39_reg_687 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state151;
            end else if (((1'b0 == ap_block_state5_io) & (icmp_ln39_reg_687 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_1_fu_387_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_1_fu_387_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state78 : begin
            if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            ap_NS_fsm = ap_ST_fsm_state145;
        end
        ap_ST_fsm_state145 : begin
            ap_NS_fsm = ap_ST_fsm_state146;
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state147;
        end
        ap_ST_fsm_state147 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln46_fu_426_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) & ~((ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln46_fu_426_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state151;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state151 : begin
            ap_NS_fsm = ap_ST_fsm_state152;
        end
        ap_ST_fsm_state152 : begin
            if (((icmp_ln51_fu_455_p2 == 1'd1) & (icmp_ln39_reg_687 == 1'd0) & (1'b1 == ap_CS_fsm_state152))) begin
                ap_NS_fsm = ap_ST_fsm_state233;
            end else if (((icmp_ln51_fu_455_p2 == 1'd1) & (icmp_ln39_reg_687 == 1'd1) & (1'b1 == ap_CS_fsm_state152))) begin
                ap_NS_fsm = ap_ST_fsm_state162;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state153;
            end
        end
        ap_ST_fsm_state153 : begin
            ap_NS_fsm = ap_ST_fsm_state154;
        end
        ap_ST_fsm_state154 : begin
            ap_NS_fsm = ap_ST_fsm_state155;
        end
        ap_ST_fsm_state155 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((ap_enable_reg_pp2_iter3 == 1'b1) & (ap_enable_reg_pp2_iter2 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((ap_enable_reg_pp2_iter3 == 1'b1) & (ap_enable_reg_pp2_iter2 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state161;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state161 : begin
            ap_NS_fsm = ap_ST_fsm_state152;
        end
        ap_ST_fsm_state162 : begin
            if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state162))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state162;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln67_fu_637_p2 == 1'd1) & (1'b0 == ap_block_pp3_stage0_subdone)) & ~((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln67_fu_637_p2 == 1'd1) & (1'b0 == ap_block_pp3_stage0_subdone)) | ((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state166;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state166 : begin
            ap_NS_fsm = ap_ST_fsm_state167;
        end
        ap_ST_fsm_state167 : begin
            ap_NS_fsm = ap_ST_fsm_state168;
        end
        ap_ST_fsm_state168 : begin
            ap_NS_fsm = ap_ST_fsm_state169;
        end
        ap_ST_fsm_state169 : begin
            ap_NS_fsm = ap_ST_fsm_state170;
        end
        ap_ST_fsm_state170 : begin
            ap_NS_fsm = ap_ST_fsm_state171;
        end
        ap_ST_fsm_state171 : begin
            ap_NS_fsm = ap_ST_fsm_state172;
        end
        ap_ST_fsm_state172 : begin
            ap_NS_fsm = ap_ST_fsm_state173;
        end
        ap_ST_fsm_state173 : begin
            ap_NS_fsm = ap_ST_fsm_state174;
        end
        ap_ST_fsm_state174 : begin
            ap_NS_fsm = ap_ST_fsm_state175;
        end
        ap_ST_fsm_state175 : begin
            ap_NS_fsm = ap_ST_fsm_state176;
        end
        ap_ST_fsm_state176 : begin
            ap_NS_fsm = ap_ST_fsm_state177;
        end
        ap_ST_fsm_state177 : begin
            ap_NS_fsm = ap_ST_fsm_state178;
        end
        ap_ST_fsm_state178 : begin
            ap_NS_fsm = ap_ST_fsm_state179;
        end
        ap_ST_fsm_state179 : begin
            ap_NS_fsm = ap_ST_fsm_state180;
        end
        ap_ST_fsm_state180 : begin
            ap_NS_fsm = ap_ST_fsm_state181;
        end
        ap_ST_fsm_state181 : begin
            ap_NS_fsm = ap_ST_fsm_state182;
        end
        ap_ST_fsm_state182 : begin
            ap_NS_fsm = ap_ST_fsm_state183;
        end
        ap_ST_fsm_state183 : begin
            ap_NS_fsm = ap_ST_fsm_state184;
        end
        ap_ST_fsm_state184 : begin
            ap_NS_fsm = ap_ST_fsm_state185;
        end
        ap_ST_fsm_state185 : begin
            ap_NS_fsm = ap_ST_fsm_state186;
        end
        ap_ST_fsm_state186 : begin
            ap_NS_fsm = ap_ST_fsm_state187;
        end
        ap_ST_fsm_state187 : begin
            ap_NS_fsm = ap_ST_fsm_state188;
        end
        ap_ST_fsm_state188 : begin
            ap_NS_fsm = ap_ST_fsm_state189;
        end
        ap_ST_fsm_state189 : begin
            ap_NS_fsm = ap_ST_fsm_state190;
        end
        ap_ST_fsm_state190 : begin
            ap_NS_fsm = ap_ST_fsm_state191;
        end
        ap_ST_fsm_state191 : begin
            ap_NS_fsm = ap_ST_fsm_state192;
        end
        ap_ST_fsm_state192 : begin
            ap_NS_fsm = ap_ST_fsm_state193;
        end
        ap_ST_fsm_state193 : begin
            ap_NS_fsm = ap_ST_fsm_state194;
        end
        ap_ST_fsm_state194 : begin
            ap_NS_fsm = ap_ST_fsm_state195;
        end
        ap_ST_fsm_state195 : begin
            ap_NS_fsm = ap_ST_fsm_state196;
        end
        ap_ST_fsm_state196 : begin
            ap_NS_fsm = ap_ST_fsm_state197;
        end
        ap_ST_fsm_state197 : begin
            ap_NS_fsm = ap_ST_fsm_state198;
        end
        ap_ST_fsm_state198 : begin
            ap_NS_fsm = ap_ST_fsm_state199;
        end
        ap_ST_fsm_state199 : begin
            ap_NS_fsm = ap_ST_fsm_state200;
        end
        ap_ST_fsm_state200 : begin
            ap_NS_fsm = ap_ST_fsm_state201;
        end
        ap_ST_fsm_state201 : begin
            ap_NS_fsm = ap_ST_fsm_state202;
        end
        ap_ST_fsm_state202 : begin
            ap_NS_fsm = ap_ST_fsm_state203;
        end
        ap_ST_fsm_state203 : begin
            ap_NS_fsm = ap_ST_fsm_state204;
        end
        ap_ST_fsm_state204 : begin
            ap_NS_fsm = ap_ST_fsm_state205;
        end
        ap_ST_fsm_state205 : begin
            ap_NS_fsm = ap_ST_fsm_state206;
        end
        ap_ST_fsm_state206 : begin
            ap_NS_fsm = ap_ST_fsm_state207;
        end
        ap_ST_fsm_state207 : begin
            ap_NS_fsm = ap_ST_fsm_state208;
        end
        ap_ST_fsm_state208 : begin
            ap_NS_fsm = ap_ST_fsm_state209;
        end
        ap_ST_fsm_state209 : begin
            ap_NS_fsm = ap_ST_fsm_state210;
        end
        ap_ST_fsm_state210 : begin
            ap_NS_fsm = ap_ST_fsm_state211;
        end
        ap_ST_fsm_state211 : begin
            ap_NS_fsm = ap_ST_fsm_state212;
        end
        ap_ST_fsm_state212 : begin
            ap_NS_fsm = ap_ST_fsm_state213;
        end
        ap_ST_fsm_state213 : begin
            ap_NS_fsm = ap_ST_fsm_state214;
        end
        ap_ST_fsm_state214 : begin
            ap_NS_fsm = ap_ST_fsm_state215;
        end
        ap_ST_fsm_state215 : begin
            ap_NS_fsm = ap_ST_fsm_state216;
        end
        ap_ST_fsm_state216 : begin
            ap_NS_fsm = ap_ST_fsm_state217;
        end
        ap_ST_fsm_state217 : begin
            ap_NS_fsm = ap_ST_fsm_state218;
        end
        ap_ST_fsm_state218 : begin
            ap_NS_fsm = ap_ST_fsm_state219;
        end
        ap_ST_fsm_state219 : begin
            ap_NS_fsm = ap_ST_fsm_state220;
        end
        ap_ST_fsm_state220 : begin
            ap_NS_fsm = ap_ST_fsm_state221;
        end
        ap_ST_fsm_state221 : begin
            ap_NS_fsm = ap_ST_fsm_state222;
        end
        ap_ST_fsm_state222 : begin
            ap_NS_fsm = ap_ST_fsm_state223;
        end
        ap_ST_fsm_state223 : begin
            ap_NS_fsm = ap_ST_fsm_state224;
        end
        ap_ST_fsm_state224 : begin
            ap_NS_fsm = ap_ST_fsm_state225;
        end
        ap_ST_fsm_state225 : begin
            ap_NS_fsm = ap_ST_fsm_state226;
        end
        ap_ST_fsm_state226 : begin
            ap_NS_fsm = ap_ST_fsm_state227;
        end
        ap_ST_fsm_state227 : begin
            ap_NS_fsm = ap_ST_fsm_state228;
        end
        ap_ST_fsm_state228 : begin
            ap_NS_fsm = ap_ST_fsm_state229;
        end
        ap_ST_fsm_state229 : begin
            ap_NS_fsm = ap_ST_fsm_state230;
        end
        ap_ST_fsm_state230 : begin
            ap_NS_fsm = ap_ST_fsm_state231;
        end
        ap_ST_fsm_state231 : begin
            ap_NS_fsm = ap_ST_fsm_state232;
        end
        ap_ST_fsm_state232 : begin
            ap_NS_fsm = ap_ST_fsm_state233;
        end
        ap_ST_fsm_state233 : begin
            if ((~((gmem_BVALID == 1'b0) & (icmp_ln39_reg_687 == 1'd1)) & (1'b1 == ap_CS_fsm_state233))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state233;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln39_fu_392_p2 = (i_reg_254 + 31'd1);

assign add_ln46_fu_431_p2 = (i_1_reg_265 + 31'd1);

assign add_ln51_1_fu_480_p2 = (32'd1 + i_2_reg_287);

assign add_ln51_fu_460_p2 = (indvar_flatten_reg_276 + 38'd1);

assign add_ln53_fu_629_p2 = (7'd1 + select_ln51_reg_776);

assign add_ln57_fu_532_p2 = (k_reg_309 + 32'd1);

assign add_ln58_1_fu_575_p2 = (zext_ln53_reg_805 + phi_mul_reg_320);

assign add_ln58_2_fu_570_p2 = ($signed(trunc_ln51_reg_757) + $signed(phi_mul_reg_320));

assign add_ln58_fu_550_p2 = (p_mid_reg_799 + shl_ln1_fu_542_p3);

assign add_ln60_fu_609_p2 = (p_mid_reg_799 + zext_ln60_fu_605_p1);

assign add_ln67_fu_642_p2 = (i_3_reg_344 + 31'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd145];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd151];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd154];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state147 = ap_CS_fsm[32'd144];

assign ap_CS_fsm_state151 = ap_CS_fsm[32'd146];

assign ap_CS_fsm_state152 = ap_CS_fsm[32'd147];

assign ap_CS_fsm_state155 = ap_CS_fsm[32'd150];

assign ap_CS_fsm_state161 = ap_CS_fsm[32'd152];

assign ap_CS_fsm_state162 = ap_CS_fsm[32'd153];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state233 = ap_CS_fsm[32'd222];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd75];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((gmem_RVALID == 1'b0) & (icmp_ln39_1_reg_713 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((gmem_RVALID == 1'b0) & (icmp_ln39_1_reg_713 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((gmem_RVALID == 1'b0) & (icmp_ln46_reg_738 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((gmem_RVALID == 1'b0) & (icmp_ln46_reg_738 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_block_state165_io));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_block_state165_io));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state148_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state149_pp1_stage0_iter1 = ((gmem_RVALID == 1'b0) & (icmp_ln46_reg_738 == 1'd0));
end

assign ap_block_state150_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state156_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state157_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state158_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state159_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state160_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state163_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state164_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state165_io = ((gmem_WREADY == 1'b0) & (icmp_ln67_reg_864_pp3_iter1_reg == 1'd0));
end

assign ap_block_state165_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state233 = ((gmem_BVALID == 1'b0) & (icmp_ln39_reg_687 == 1'd1));
end

always @ (*) begin
    ap_block_state5_io = ((gmem_ARREADY == 1'b0) & (icmp_ln39_reg_687 == 1'd1));
end

assign ap_block_state75_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state76_pp0_stage0_iter1 = ((gmem_RVALID == 1'b0) & (icmp_ln39_1_reg_713 == 1'd0));
end

assign ap_block_state77_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_ext_blocking_cur_n = (gmem_blk_n_W & gmem_blk_n_R & gmem_blk_n_B & gmem_blk_n_AW & gmem_blk_n_AR);

assign ap_ext_blocking_n = (ap_ext_blocking_cur_n & 1'b1);

assign ap_int_blocking_n = (1'b1 & 1'b1);

assign ap_str_blocking_n = (1'b1 & 1'b1);

assign event_done = ap_done;

assign grp_fu_657_p0 = select_ln51_1_fu_486_p3[11:0];

assign icmp_ln39_1_fu_387_p2 = ((i_reg_254 == trunc_ln39_reg_707) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_359_p2 = (($signed(mul_reg_672) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_426_p2 = ((i_1_reg_265 == trunc_ln39_reg_707) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_455_p2 = ((indvar_flatten_reg_276 == tmp_reg_763) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_466_p2 = ((j_reg_298 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_527_p1 = dim;

assign icmp_ln57_fu_527_p2 = ((k_reg_309 == icmp_ln57_fu_527_p1) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_637_p2 = ((i_3_reg_344 == trunc_ln67_reg_859) ? 1'b1 : 1'b0);

assign lshr_ln1_fu_555_p4 = {{add_ln58_fu_550_p2[13:2]}};

assign lshr_ln_fu_614_p4 = {{add_ln60_fu_609_p2[13:2]}};

assign p_mid_fu_517_p3 = {{grp_fu_657_p2}, {2'd0}};

assign result_1_fu_589_p2 = (mul_ln58_reg_844 + result_reg_331);

assign select_ln51_1_fu_486_p3 = ((icmp_ln53_fu_466_p2[0:0] === 1'b1) ? add_ln51_1_fu_480_p2 : i_2_reg_287);

assign select_ln51_fu_472_p3 = ((icmp_ln53_fu_466_p2[0:0] === 1'b1) ? 7'd0 : j_reg_298);

assign sext_ln39_fu_373_p1 = $signed(trunc_ln_fu_364_p4);

assign sext_ln46_fu_415_p1 = $signed(trunc_ln1_fu_406_p4);

assign sext_ln67_fu_507_p1 = $signed(trunc_ln5_fu_498_p4);

assign shl_ln1_fu_542_p3 = {{trunc_ln57_fu_538_p1}, {2'd0}};

assign shl_ln_fu_597_p3 = {{trunc_ln60_fu_594_p1}, {2'd0}};

assign tmp_fu_448_p1 = dim;

assign tmp_fu_448_p3 = {{tmp_fu_448_p1}, {6'd0}};

assign trunc_ln1_fu_406_p4 = {{in2[63:2]}};

assign trunc_ln39_fu_384_p1 = mul_reg_672[30:0];

assign trunc_ln40_fu_398_p1 = i_reg_254[11:0];

assign trunc_ln47_fu_437_p1 = i_1_reg_265[11:0];

assign trunc_ln51_fu_445_p0 = dim;

assign trunc_ln51_fu_445_p1 = trunc_ln51_fu_445_p0[11:0];

assign trunc_ln57_fu_538_p1 = k_reg_309[11:0];

assign trunc_ln5_fu_498_p4 = {{out_r[63:2]}};

assign trunc_ln60_fu_594_p1 = select_ln51_reg_776[5:0];

assign trunc_ln67_fu_634_p1 = mul_reg_672[30:0];

assign trunc_ln68_fu_648_p1 = i_3_reg_344[11:0];

assign trunc_ln_fu_364_p4 = {{in1[63:2]}};

assign zext_ln40_fu_402_p1 = trunc_ln40_reg_722_pp0_iter1_reg;

assign zext_ln47_fu_441_p1 = trunc_ln47_reg_747_pp1_iter1_reg;

assign zext_ln53_fu_524_p1 = select_ln51_reg_776;

assign zext_ln58_1_fu_580_p1 = add_ln58_1_fu_575_p2;

assign zext_ln58_fu_565_p1 = lshr_ln1_fu_555_p4;

assign zext_ln60_1_fu_624_p1 = lshr_ln_fu_614_p4;

assign zext_ln60_fu_605_p1 = shl_ln_fu_597_p3;

assign zext_ln68_fu_652_p1 = trunc_ln68_fu_648_p1;

always @ (posedge ap_clk) begin
    tmp_reg_763[5:0] <= 6'b000000;
    p_mid_reg_799[1:0] <= 2'b00;
    zext_ln53_reg_805[11:7] <= 5'b00000;
    ap_str_blocking_n_reg <= 1'b1;
    ap_int_blocking_n_reg <= 1'b1;
end

endmodule //matmul_naive
