

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Mon Jan 01 20:09:09 2024

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    12                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    13                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15   000000                     
    16                           ; Generated 23/03/2023 GMT
    17                           ; 
    18                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4620 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50   000000                     
    51                           	psect	idataCOMRAM
    52   00102E                     __pidataCOMRAM:
    53                           	callstack 0
    54                           
    55                           ;initializer for _port_register
    56   00102E  80                 	db	128
    57   00102F  0F                 	db	15
    58   001030  81                 	db	129
    59   001031  0F                 	db	15
    60   001032  82                 	db	130
    61   001033  0F                 	db	15
    62   001034  83                 	db	131
    63   001035  0F                 	db	15
    64   001036  84                 	db	132
    65   001037  0F                 	db	15
    66                           
    67                           ;initializer for _lat_register
    68   001038  89                 	db	137
    69   001039  0F                 	db	15
    70   00103A  8A                 	db	138
    71   00103B  0F                 	db	15
    72   00103C  8B                 	db	139
    73   00103D  0F                 	db	15
    74   00103E  8C                 	db	140
    75   00103F  0F                 	db	15
    76   001040  8D                 	db	141
    77   001041  0F                 	db	15
    78                           
    79                           ;initializer for _tris_register
    80   001042  92                 	db	146
    81   001043  0F                 	db	15
    82   001044  93                 	db	147
    83   001045  0F                 	db	15
    84   001046  94                 	db	148
    85   001047  0F                 	db	15
    86   001048  95                 	db	149
    87   001049  0F                 	db	15
    88   00104A  96                 	db	150
    89   00104B  0F                 	db	15
    90                           
    91                           ;initializer for _led_1
    92   00104C  82                 	db	130
    93   000000                     _PORTE	set	3972
    94   000000                     _PORTD	set	3971
    95   000000                     _PORTC	set	3970
    96   000000                     _PORTB	set	3969
    97   000000                     _PORTA	set	3968
    98   000000                     _LATA	set	3977
    99   000000                     _TRISA	set	3986
   100   000000                     _TRISE	set	3990
   101   000000                     _TRISD	set	3989
   102   000000                     _TRISC	set	3988
   103   000000                     _TRISB	set	3987
   104   000000                     _LATE	set	3981
   105   000000                     _LATD	set	3980
   106   000000                     _LATC	set	3979
   107   000000                     _LATB	set	3978
   108                           
   109                           ; #config settings
   110                           
   111                           	psect	cinit
   112   001002                     __pcinit:
   113                           	callstack 0
   114   001002                     start_initialization:
   115                           	callstack 0
   116   001002                     __initialization:
   117                           	callstack 0
   118                           
   119                           ; Initialize objects allocated to COMRAM (31 bytes)
   120                           ; load TBLPTR registers with __pidataCOMRAM
   121   001002  0E2E               	movlw	low __pidataCOMRAM
   122   001004  6EF6               	movwf	tblptrl,c
   123   001006  0E10               	movlw	high __pidataCOMRAM
   124   001008  6EF7               	movwf	tblptrh,c
   125   00100A  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   126   00100C  6EF8               	movwf	tblptru,c
   127   00100E  EE00  F001         	lfsr	0,__pdataCOMRAM
   128   001012  EE10 F01F          	lfsr	1,31
   129   001016                     copy_data0:
   130   001016  0009               	tblrd		*+
   131   001018  CFF5 FFEE          	movff	tablat,postinc0
   132   00101C  50E5               	movf	postdec1,w,c
   133   00101E  50E1               	movf	fsr1l,w,c
   134   001020  E1FA               	bnz	copy_data0
   135                           
   136                           ; Clear objects allocated to COMRAM (1 bytes)
   137   001022  6A20               	clrf	__pbssCOMRAM& (0+255),c
   138   001024                     end_of_initialization:
   139                           	callstack 0
   140   001024                     __end_of__initialization:
   141                           	callstack 0
   142   001024  0E00               	movlw	low (__Lmediumconst shr (0+16))
   143   001026  6EF8               	movwf	tblptru,c
   144   001028  0100               	movlb	0
   145   00102A  EF27  F008         	goto	_main	;jump to C main() function
   146                           
   147                           	psect	bssCOMRAM
   148   000020                     __pbssCOMRAM:
   149                           	callstack 0
   150   000020                     _RET:
   151                           	callstack 0
   152   000020                     	ds	1
   153                           
   154                           	psect	dataCOMRAM
   155   000001                     __pdataCOMRAM:
   156                           	callstack 0
   157   000001                     _port_register:
   158                           	callstack 0
   159   000001                     	ds	10
   160   00000B                     _lat_register:
   161                           	callstack 0
   162   00000B                     	ds	10
   163   000015                     _tris_register:
   164                           	callstack 0
   165   000015                     	ds	10
   166   00001F                     _led_1:
   167                           	callstack 0
   168   00001F                     	ds	1
   169                           
   170                           	psect	cstackCOMRAM
   171   000000                     __pcstackCOMRAM:
   172                           	callstack 0
   173   000000                     
   174                           ; 2 bytes @ 0x0
   175 ;;
   176 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   177 ;;
   178 ;; *************** function _main *****************
   179 ;; Defined at:
   180 ;;		line 56 in file "GPIO.c"
   181 ;; Parameters:    Size  Location     Type
   182 ;;		None
   183 ;; Auto vars:     Size  Location     Type
   184 ;;  ret             1    0        unsigned char 
   185 ;; Return value:  Size  Location     Type
   186 ;;                  2   97[None  ] int 
   187 ;; Registers used:
   188 ;;		wreg, status,2
   189 ;; Tracked objects:
   190 ;;		On entry : 0/0
   191 ;;		On exit  : 0/0
   192 ;;		Unchanged: 0/0
   193 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   194 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   195 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   196 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   197 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   198 ;;Total ram usage:        0 bytes
   199 ;; This function calls:
   200 ;;		Nothing
   201 ;; This function is called by:
   202 ;;		Startup code after reset
   203 ;; This function uses a non-reentrant model
   204 ;;
   205                           
   206                           	psect	text0
   207   00104E                     __ptext0:
   208                           	callstack 0
   209   00104E                     _main:
   210                           	callstack 31
   211   00104E  EF00  F000         	goto	start
   212   001052                     __end_of_main:
   213                           	callstack 0
   214                           
   215                           	psect	smallconst
   216   001000                     __psmallconst:
   217                           	callstack 0
   218   001000  00                 	db	0
   219   001001  00                 	db	0	; dummy byte at the end
   220   000000                     
   221                           	psect	rparam
   222   000000                     
   223                           	psect	config
   224                           
   225                           ; Padding undefined space
   226   300000                     	org	3145728
   227   300000  FF                 	db	255
   228                           
   229                           ;Config register CONFIG1H @ 0x300001
   230                           ;	Oscillator Selection bits
   231                           ;	OSC = HS, HS oscillator
   232                           ;	Fail-Safe Clock Monitor Enable bit
   233                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   234                           ;	Internal/External Oscillator Switchover bit
   235                           ;	IESO = OFF, Oscillator Switchover mode disabled
   236   300001                     	org	3145729
   237   300001  02                 	db	2
   238                           
   239                           ;Config register CONFIG2L @ 0x300002
   240                           ;	Power-up Timer Enable bit
   241                           ;	PWRT = OFF, PWRT disabled
   242                           ;	Brown-out Reset Enable bits
   243                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   244                           ;	Brown Out Reset Voltage bits
   245                           ;	BORV = 1, 
   246   300002                     	org	3145730
   247   300002  09                 	db	9
   248                           
   249                           ;Config register CONFIG2H @ 0x300003
   250                           ;	Watchdog Timer Enable bit
   251                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   252                           ;	Watchdog Timer Postscale Select bits
   253                           ;	WDTPS = 32768, 1:32768
   254   300003                     	org	3145731
   255   300003  1E                 	db	30
   256                           
   257                           ; Padding undefined space
   258   300004                     	org	3145732
   259   300004  FF                 	db	255
   260                           
   261                           ;Config register CONFIG3H @ 0x300005
   262                           ;	CCP2 MUX bit
   263                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   264                           ;	PORTB A/D Enable bit
   265                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   266                           ;	Low-Power Timer1 Oscillator Enable bit
   267                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   268                           ;	MCLR Pin Enable bit
   269                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   270   300005                     	org	3145733
   271   300005  83                 	db	131
   272                           
   273                           ;Config register CONFIG4L @ 0x300006
   274                           ;	Stack Full/Underflow Reset Enable bit
   275                           ;	STVREN = ON, Stack full/underflow will cause Reset
   276                           ;	Single-Supply ICSP Enable bit
   277                           ;	LVP = OFF, Single-Supply ICSP disabled
   278                           ;	Extended Instruction Set Enable bit
   279                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   280                           ;	Background Debugger Enable bit
   281                           ;	DEBUG = 0x1, unprogrammed default
   282   300006                     	org	3145734
   283   300006  81                 	db	129
   284                           
   285                           ; Padding undefined space
   286   300007                     	org	3145735
   287   300007  FF                 	db	255
   288                           
   289                           ;Config register CONFIG5L @ 0x300008
   290                           ;	Code Protection bit
   291                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   292                           ;	Code Protection bit
   293                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   294                           ;	Code Protection bit
   295                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   296                           ;	Code Protection bit
   297                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   298   300008                     	org	3145736
   299   300008  0F                 	db	15
   300                           
   301                           ;Config register CONFIG5H @ 0x300009
   302                           ;	Boot Block Code Protection bit
   303                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   304                           ;	Data EEPROM Code Protection bit
   305                           ;	CPD = OFF, Data EEPROM not code-protected
   306   300009                     	org	3145737
   307   300009  C0                 	db	192
   308                           
   309                           ;Config register CONFIG6L @ 0x30000A
   310                           ;	Write Protection bit
   311                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   312                           ;	Write Protection bit
   313                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   314                           ;	Write Protection bit
   315                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   316                           ;	Write Protection bit
   317                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   318   30000A                     	org	3145738
   319   30000A  0F                 	db	15
   320                           
   321                           ;Config register CONFIG6H @ 0x30000B
   322                           ;	Configuration Register Write Protection bit
   323                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   324                           ;	Boot Block Write Protection bit
   325                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   326                           ;	Data EEPROM Write Protection bit
   327                           ;	WRTD = OFF, Data EEPROM not write-protected
   328   30000B                     	org	3145739
   329   30000B  E0                 	db	224
   330                           
   331                           ;Config register CONFIG7L @ 0x30000C
   332                           ;	Table Read Protection bit
   333                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   334                           ;	Table Read Protection bit
   335                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   336                           ;	Table Read Protection bit
   337                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   338                           ;	Table Read Protection bit
   339                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   340   30000C                     	org	3145740
   341   30000C  0F                 	db	15
   342                           
   343                           ;Config register CONFIG7H @ 0x30000D
   344                           ;	Boot Block Table Read Protection bit
   345                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   346   30000D                     	org	3145741
   347   30000D  40                 	db	64
   348                           tosu	equ	0xFFF
   349                           tosh	equ	0xFFE
   350                           tosl	equ	0xFFD
   351                           stkptr	equ	0xFFC
   352                           pclatu	equ	0xFFB
   353                           pclath	equ	0xFFA
   354                           pcl	equ	0xFF9
   355                           tblptru	equ	0xFF8
   356                           tblptrh	equ	0xFF7
   357                           tblptrl	equ	0xFF6
   358                           tablat	equ	0xFF5
   359                           prodh	equ	0xFF4
   360                           prodl	equ	0xFF3
   361                           indf0	equ	0xFEF
   362                           postinc0	equ	0xFEE
   363                           postdec0	equ	0xFED
   364                           preinc0	equ	0xFEC
   365                           plusw0	equ	0xFEB
   366                           fsr0h	equ	0xFEA
   367                           fsr0l	equ	0xFE9
   368                           wreg	equ	0xFE8
   369                           indf1	equ	0xFE7
   370                           postinc1	equ	0xFE6
   371                           postdec1	equ	0xFE5
   372                           preinc1	equ	0xFE4
   373                           plusw1	equ	0xFE3
   374                           fsr1h	equ	0xFE2
   375                           fsr1l	equ	0xFE1
   376                           bsr	equ	0xFE0
   377                           indf2	equ	0xFDF
   378                           postinc2	equ	0xFDE
   379                           postdec2	equ	0xFDD
   380                           preinc2	equ	0xFDC
   381                           plusw2	equ	0xFDB
   382                           fsr2h	equ	0xFDA
   383                           fsr2l	equ	0xFD9
   384                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        31
    BSS         1
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0      32
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    lat_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BITBIGSFRll[1]), LATB(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), 
		 -> LATE(BITBIGSFRlh[1]), 

    port_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), 
		 -> PORTE(BITBIGSFRll[1]), 

    tris_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BITBIGSFRll[1]), TRISB(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), 
		 -> TRISE(BITBIGSFRh[1]), 


Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      0      20       1       25.2%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      20      39        0.0%
DATA                 0      0      20       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Mon Jan 01 20:09:09 2024

                     l99 104E                      l845 104E                      _RET 0020  
                   _LATA 0F89                     _LATB 0F8A                     _LATC 0F8B  
                   _LATD 0F8C                     _LATE 0F8D                     _main 104E  
                   fsr1l 0FE1                     start 0000             ___param_bank 0000  
                  ?_main 0000                    _PORTA 0F80                    _PORTB 0F81  
                  _PORTC 0F82                    _PORTD 0F83                    _PORTE 0F84  
                  _TRISA 0F92                    _TRISB 0F93                    _TRISC 0F94  
                  _TRISD 0F95                    _TRISE 0F96                    _led_1 001F  
                  tablat 0FF5          __initialization 1002             __end_of_main 1052  
                 ??_main 0000            __activetblptr 0002            _tris_register 0015  
                 isa$std 0001             __pdataCOMRAM 0001             __mediumconst 0000  
                 tblptrh 0FF7                   tblptrl 0FF6                   tblptru 0FF8  
             __accesstop 0080  __end_of__initialization 1024            ___rparam_used 0001  
         __pcstackCOMRAM 0000                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 1000                  __pcinit 1002                  __ramtop 1000  
                __ptext0 104E     end_of_initialization 1024            __Lmediumconst 0000  
                postdec1 0FE5                  postinc0 0FEE            __pidataCOMRAM 102E  
    start_initialization 1002             _lat_register 000B              __pbssCOMRAM 0020  
            __smallconst 1000                copy_data0 1016                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000            _port_register 0001  
