INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISCV_project/RV32i_CPU/RV32i_source_code/REG_EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISCV_project/RV32i_CPU/RV32i_source_code/REG_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISCV_project/RV32i_CPU/RV32i_source_code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISCV_project/RV32i_CPU/RV32i_source_code/Mux2to1b32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1b32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISCV_project/RV32i_CPU/RV32i_source_code/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISCV_project/RV32i_CPU/RV32i_source_code/LUI_or_AUIPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUI_or_AUIPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISCV_project/RV32i_CPU/RV32i_source_code/REG_ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISCV_project/RV32i_CPU/RV32i_source_code/Mux4to1b32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1b32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISCV_project/RV32i_CPU/RV32i_source_code/RV32iPCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32iPCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISCV_project/RV32i_CPU/RV32i_source_code/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISCV_project/RV32i_CPU/RV32i_source_code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISCV_project/RV32i_CPU/RV32i_source_code/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISCV_project/RV32i_CPU/RV32i_source_code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISCV_project/RV32i_CPU/RV32i_source_code/get_rw_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_rw_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISCV_project/RV32i_CPU/RV32i_source_code/control_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISCV_project/RV32i_CPU/RV32i_source_code/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISCV_project/RV32i_CPU/RV32i_source_code/data_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISCV_project/RV32i_CPU/RV32i_source_code/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISCV_project/RV32i_CPU/RV32i_source_code/next_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISCV_project/RV32i_CPU/RV32i_source_code/branch_verification.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_verification
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISCV_project/RV32i_CPU/RV32i_source_code/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
