--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml ALU_desigin.twx ALU_desigin.ncd -o ALU_desigin.twr
ALU_desigin.pcf -ucf ALU_desigin.ucf

Design file:              ALU_desigin.ncd
Physical constraint file: ALU_desigin.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<0>       |    2.351(F)|   -0.439(F)|clk_BUFGP         |   0.000|
sw<1>       |    2.814(F)|   -0.765(F)|clk_BUFGP         |   0.000|
sw<2>       |    2.232(F)|   -0.275(F)|clk_BUFGP         |   0.000|
sw<3>       |    3.051(F)|   -1.053(F)|clk_BUFGP         |   0.000|
sw<4>       |    3.075(F)|   -1.020(F)|clk_BUFGP         |   0.000|
sw<5>       |    3.689(F)|   -1.321(F)|clk_BUFGP         |   0.000|
sw<6>       |    3.325(F)|   -1.080(F)|clk_BUFGP         |   0.000|
sw<7>       |    2.671(F)|   -0.509(F)|clk_BUFGP         |   0.000|
sw<8>       |    3.419(F)|   -1.046(F)|clk_BUFGP         |   0.000|
sw<9>       |    2.973(F)|   -0.779(F)|clk_BUFGP         |   0.000|
sw<10>      |    2.317(F)|   -0.626(F)|clk_BUFGP         |   0.000|
sw<11>      |    1.472(F)|    0.049(F)|clk_BUFGP         |   0.000|
sw<12>      |    2.545(F)|   -0.661(F)|clk_BUFGP         |   0.000|
sw<13>      |    1.990(F)|    0.211(F)|clk_BUFGP         |   0.000|
sw<14>      |    1.608(F)|    0.249(F)|clk_BUFGP         |   0.000|
sw<15>      |    1.265(F)|    0.465(F)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |    9.819(F)|clk_BUFGP         |   0.000|
led<1>      |    8.733(F)|clk_BUFGP         |   0.000|
led<2>      |    9.610(F)|clk_BUFGP         |   0.000|
led<3>      |    8.701(F)|clk_BUFGP         |   0.000|
led<4>      |    9.330(F)|clk_BUFGP         |   0.000|
led<5>      |    9.966(F)|clk_BUFGP         |   0.000|
led<6>      |    9.370(F)|clk_BUFGP         |   0.000|
led<7>      |    9.470(F)|clk_BUFGP         |   0.000|
led<8>      |    9.865(F)|clk_BUFGP         |   0.000|
led<9>      |    9.395(F)|clk_BUFGP         |   0.000|
led<10>     |    9.723(F)|clk_BUFGP         |   0.000|
led<11>     |   10.131(F)|clk_BUFGP         |   0.000|
led<12>     |   10.316(F)|clk_BUFGP         |   0.000|
led<13>     |   10.254(F)|clk_BUFGP         |   0.000|
led<14>     |   10.642(F)|clk_BUFGP         |   0.000|
led<15>     |    9.712(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |         |    2.808|
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 19 15:57:13 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



