# Memory_verification_in_System_Verilog
Designed a memory module in System Verilog with proper read/write functionality and developed a comprehensive testbench to validate its operation.
