#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Sep 12 16:25:22 2019
# Process ID: 6820
# Current directory: D:/sola/sola/isa_controller_0828_timeout/isa_controller_0828_timeout.runs/synth_1
# Command line: vivado.exe -log axi_isa.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_isa.tcl
# Log file: D:/sola/sola/isa_controller_0828_timeout/isa_controller_0828_timeout.runs/synth_1/axi_isa.vds
# Journal file: D:/sola/sola/isa_controller_0828_timeout/isa_controller_0828_timeout.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source axi_isa.tcl -notrace
Command: synth_design -top axi_isa -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5304 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.484 ; gain = 97.324
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_isa' [D:/sola/sola/isa_controller_0828_timeout/isa_controller_0828_timeout.srcs/sources_1/imports/src/axi_isa.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_isa_S00_AXI' [D:/sola/sola/isa_controller_0828_timeout/isa_controller_0828_timeout.srcs/sources_1/imports/src/axi_isa_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/sola/sola/isa_controller_0828_timeout/isa_controller_0828_timeout.srcs/sources_1/imports/src/axi_isa_S00_AXI.v:248]
INFO: [Synth 8-226] default block is never used [D:/sola/sola/isa_controller_0828_timeout/isa_controller_0828_timeout.srcs/sources_1/imports/src/axi_isa_S00_AXI.v:421]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [D:/sola/sola/isa_controller_0828_timeout/isa_controller_0828_timeout.srcs/sources_1/imports/src/axi_isa_S00_AXI.v:236]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [D:/sola/sola/isa_controller_0828_timeout/isa_controller_0828_timeout.srcs/sources_1/imports/src/axi_isa_S00_AXI.v:240]
INFO: [Synth 8-6155] done synthesizing module 'axi_isa_S00_AXI' (1#1) [D:/sola/sola/isa_controller_0828_timeout/isa_controller_0828_timeout.srcs/sources_1/imports/src/axi_isa_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'cross_clock_domain_resetn' [D:/sola/sola/isa_controller_0828_timeout/isa_controller_0828_timeout.srcs/sources_1/new/cross_clock_domain_resetn.v:23]
	Parameter IDLE bound to: 1'b0 
	Parameter RST bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'cross_clock_domain_resetn' (2#1) [D:/sola/sola/isa_controller_0828_timeout/isa_controller_0828_timeout.srcs/sources_1/new/cross_clock_domain_resetn.v:23]
INFO: [Synth 8-6157] synthesizing module 'ISA_Controller' [D:/sola/sola/isa_controller_0828_timeout/isa_controller_0828_timeout.srcs/sources_1/imports/src/ISA_Controller.v:23]
	Parameter IDLE bound to: 4'b0000 
	Parameter ISA_WRITE bound to: 4'b0001 
	Parameter ISA_READ bound to: 4'b0010 
INFO: [Synth 8-6155] done synthesizing module 'ISA_Controller' (3#1) [D:/sola/sola/isa_controller_0828_timeout/isa_controller_0828_timeout.srcs/sources_1/imports/src/ISA_Controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'axi_isa' (4#1) [D:/sola/sola/isa_controller_0828_timeout/isa_controller_0828_timeout.srcs/sources_1/imports/src/axi_isa.v:4]
WARNING: [Synth 8-3331] design axi_isa_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_isa_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_isa_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_isa_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_isa_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_isa_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 465.934 ; gain = 152.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 465.934 ; gain = 152.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 465.934 ; gain = 152.773
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ISA_Controller'
INFO: [Synth 8-5546] ROM "isa_timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "oe_isa_sd1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "isa_sd_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "isa_sa" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "isa_wr_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "slave_isa_rd_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                             0000
               ISA_WRITE |                               10 |                             0001
                ISA_READ |                               00 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'ISA_Controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 465.934 ; gain = 152.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   8 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_isa_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   8 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module cross_clock_domain_resetn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module ISA_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 19    
	   6 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design axi_isa has port oe_isa_sa1 driven by constant 0
WARNING: [Synth 8-3917] design axi_isa has port oe_isa_sa2 driven by constant 0
WARNING: [Synth 8-3917] design axi_isa has port oe_isa_in driven by constant 0
WARNING: [Synth 8-3917] design axi_isa has port oe_isa_out driven by constant 0
WARNING: [Synth 8-3917] design axi_isa has port dir_isa_sa1 driven by constant 0
WARNING: [Synth 8-3917] design axi_isa has port dir_isa_sa2 driven by constant 0
WARNING: [Synth 8-3917] design axi_isa has port dir_isa_in driven by constant 1
WARNING: [Synth 8-3917] design axi_isa has port dir_isa_out driven by constant 0
WARNING: [Synth 8-3917] design axi_isa has port isa_aen driven by constant 0
WARNING: [Synth 8-3331] design axi_isa has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design axi_isa has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design axi_isa has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design axi_isa has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design axi_isa has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design axi_isa has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'axi_isa_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'axi_isa_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_isa_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_isa_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'axi_isa_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_isa_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_isa_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module axi_isa.
WARNING: [Synth 8-3332] Sequential element (axi_isa_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module axi_isa.
WARNING: [Synth 8-3332] Sequential element (axi_isa_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module axi_isa.
WARNING: [Synth 8-3332] Sequential element (axi_isa_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module axi_isa.
WARNING: [Synth 8-3332] Sequential element (axi_isa_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module axi_isa.
WARNING: [Synth 8-3332] Sequential element (axi_isa_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module axi_isa.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 615.617 ; gain = 302.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 615.617 ; gain = 302.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 617.703 ; gain = 304.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 617.703 ; gain = 304.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 617.703 ; gain = 304.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 617.703 ; gain = 304.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 617.703 ; gain = 304.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 617.703 ; gain = 304.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 617.703 ; gain = 304.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     3|
|3     |LUT2  |     8|
|4     |LUT3  |     6|
|5     |LUT4  |    26|
|6     |LUT5  |    75|
|7     |LUT6  |    65|
|8     |MUXF7 |    32|
|9     |FDCE  |    35|
|10    |FDPE  |    38|
|11    |FDRE  |   260|
|12    |FDSE  |     1|
|13    |IBUF  |    68|
|14    |OBUF  |    91|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------+--------------------------+------+
|      |Instance                         |Module                    |Cells |
+------+---------------------------------+--------------------------+------+
|1     |top                              |                          |   710|
|2     |  ISA_Controller_inst            |ISA_Controller            |   134|
|3     |  axi_isa_S00_AXI_inst           |axi_isa_S00_AXI           |   396|
|4     |  cross_clock_domain_resetn_inst |cross_clock_domain_resetn |    19|
+------+---------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 617.703 ; gain = 304.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 617.703 ; gain = 304.543
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 617.703 ; gain = 304.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 715.867 ; gain = 415.344
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/sola/sola/isa_controller_0828_timeout/isa_controller_0828_timeout.runs/synth_1/axi_isa.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_isa_utilization_synth.rpt -pb axi_isa_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 715.867 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep 12 16:25:55 2019...
