
ProjetIOT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099d8  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000122c  08009b64  08009b64  0000ab64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad90  0800ad90  0000c00c  2**0
                  CONTENTS
  4 .ARM          00000008  0800ad90  0800ad90  0000bd90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ad98  0800ad98  0000c00c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad98  0800ad98  0000bd98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ad9c  0800ad9c  0000bd9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800ada0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000041c  2000000c  0800adac  0000c00c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000428  0800adac  0000c428  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c00c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018ca3  00000000  00000000  0000c03c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a18  00000000  00000000  00024cdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017f0  00000000  00000000  000286f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001284  00000000  00000000  00029ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023823  00000000  00000000  0002b16c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001af87  00000000  00000000  0004e98f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000da7a1  00000000  00000000  00069916  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001440b7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006560  00000000  00000000  001440fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0014a65c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08009b4c 	.word	0x08009b4c

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	08009b4c 	.word	0x08009b4c

080001cc <__aeabi_ldivmod>:
 80001cc:	b97b      	cbnz	r3, 80001ee <__aeabi_ldivmod+0x22>
 80001ce:	b972      	cbnz	r2, 80001ee <__aeabi_ldivmod+0x22>
 80001d0:	2900      	cmp	r1, #0
 80001d2:	bfbe      	ittt	lt
 80001d4:	2000      	movlt	r0, #0
 80001d6:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80001da:	e006      	blt.n	80001ea <__aeabi_ldivmod+0x1e>
 80001dc:	bf08      	it	eq
 80001de:	2800      	cmpeq	r0, #0
 80001e0:	bf1c      	itt	ne
 80001e2:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80001e6:	f04f 30ff 	movne.w	r0, #4294967295
 80001ea:	f000 b9b5 	b.w	8000558 <__aeabi_idiv0>
 80001ee:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f6:	2900      	cmp	r1, #0
 80001f8:	db09      	blt.n	800020e <__aeabi_ldivmod+0x42>
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	db1a      	blt.n	8000234 <__aeabi_ldivmod+0x68>
 80001fe:	f000 f84d 	bl	800029c <__udivmoddi4>
 8000202:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000206:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020a:	b004      	add	sp, #16
 800020c:	4770      	bx	lr
 800020e:	4240      	negs	r0, r0
 8000210:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000214:	2b00      	cmp	r3, #0
 8000216:	db1b      	blt.n	8000250 <__aeabi_ldivmod+0x84>
 8000218:	f000 f840 	bl	800029c <__udivmoddi4>
 800021c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000220:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000224:	b004      	add	sp, #16
 8000226:	4240      	negs	r0, r0
 8000228:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800022c:	4252      	negs	r2, r2
 800022e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000232:	4770      	bx	lr
 8000234:	4252      	negs	r2, r2
 8000236:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800023a:	f000 f82f 	bl	800029c <__udivmoddi4>
 800023e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000242:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000246:	b004      	add	sp, #16
 8000248:	4240      	negs	r0, r0
 800024a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024e:	4770      	bx	lr
 8000250:	4252      	negs	r2, r2
 8000252:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000256:	f000 f821 	bl	800029c <__udivmoddi4>
 800025a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800025e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000262:	b004      	add	sp, #16
 8000264:	4252      	negs	r2, r2
 8000266:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800026a:	4770      	bx	lr

0800026c <__aeabi_uldivmod>:
 800026c:	b953      	cbnz	r3, 8000284 <__aeabi_uldivmod+0x18>
 800026e:	b94a      	cbnz	r2, 8000284 <__aeabi_uldivmod+0x18>
 8000270:	2900      	cmp	r1, #0
 8000272:	bf08      	it	eq
 8000274:	2800      	cmpeq	r0, #0
 8000276:	bf1c      	itt	ne
 8000278:	f04f 31ff 	movne.w	r1, #4294967295
 800027c:	f04f 30ff 	movne.w	r0, #4294967295
 8000280:	f000 b96a 	b.w	8000558 <__aeabi_idiv0>
 8000284:	f1ad 0c08 	sub.w	ip, sp, #8
 8000288:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800028c:	f000 f806 	bl	800029c <__udivmoddi4>
 8000290:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000294:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000298:	b004      	add	sp, #16
 800029a:	4770      	bx	lr

0800029c <__udivmoddi4>:
 800029c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a0:	9d08      	ldr	r5, [sp, #32]
 80002a2:	460c      	mov	r4, r1
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d14e      	bne.n	8000346 <__udivmoddi4+0xaa>
 80002a8:	4694      	mov	ip, r2
 80002aa:	458c      	cmp	ip, r1
 80002ac:	4686      	mov	lr, r0
 80002ae:	fab2 f282 	clz	r2, r2
 80002b2:	d962      	bls.n	800037a <__udivmoddi4+0xde>
 80002b4:	b14a      	cbz	r2, 80002ca <__udivmoddi4+0x2e>
 80002b6:	f1c2 0320 	rsb	r3, r2, #32
 80002ba:	4091      	lsls	r1, r2
 80002bc:	fa20 f303 	lsr.w	r3, r0, r3
 80002c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c4:	4319      	orrs	r1, r3
 80002c6:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ce:	fa1f f68c 	uxth.w	r6, ip
 80002d2:	fbb1 f4f7 	udiv	r4, r1, r7
 80002d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002da:	fb07 1114 	mls	r1, r7, r4, r1
 80002de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e2:	fb04 f106 	mul.w	r1, r4, r6
 80002e6:	4299      	cmp	r1, r3
 80002e8:	d90a      	bls.n	8000300 <__udivmoddi4+0x64>
 80002ea:	eb1c 0303 	adds.w	r3, ip, r3
 80002ee:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f2:	f080 8112 	bcs.w	800051a <__udivmoddi4+0x27e>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 810f 	bls.w	800051a <__udivmoddi4+0x27e>
 80002fc:	3c02      	subs	r4, #2
 80002fe:	4463      	add	r3, ip
 8000300:	1a59      	subs	r1, r3, r1
 8000302:	fa1f f38e 	uxth.w	r3, lr
 8000306:	fbb1 f0f7 	udiv	r0, r1, r7
 800030a:	fb07 1110 	mls	r1, r7, r0, r1
 800030e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000312:	fb00 f606 	mul.w	r6, r0, r6
 8000316:	429e      	cmp	r6, r3
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x94>
 800031a:	eb1c 0303 	adds.w	r3, ip, r3
 800031e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000322:	f080 80fc 	bcs.w	800051e <__udivmoddi4+0x282>
 8000326:	429e      	cmp	r6, r3
 8000328:	f240 80f9 	bls.w	800051e <__udivmoddi4+0x282>
 800032c:	4463      	add	r3, ip
 800032e:	3802      	subs	r0, #2
 8000330:	1b9b      	subs	r3, r3, r6
 8000332:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa6>
 800033a:	40d3      	lsrs	r3, r2
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xba>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb4>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa6>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x150>
 800035e:	42a3      	cmp	r3, r4
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xcc>
 8000362:	4290      	cmp	r0, r2
 8000364:	f0c0 80f0 	bcc.w	8000548 <__udivmoddi4+0x2ac>
 8000368:	1a86      	subs	r6, r0, r2
 800036a:	eb64 0303 	sbc.w	r3, r4, r3
 800036e:	2001      	movs	r0, #1
 8000370:	2d00      	cmp	r5, #0
 8000372:	d0e6      	beq.n	8000342 <__udivmoddi4+0xa6>
 8000374:	e9c5 6300 	strd	r6, r3, [r5]
 8000378:	e7e3      	b.n	8000342 <__udivmoddi4+0xa6>
 800037a:	2a00      	cmp	r2, #0
 800037c:	f040 8090 	bne.w	80004a0 <__udivmoddi4+0x204>
 8000380:	eba1 040c 	sub.w	r4, r1, ip
 8000384:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000388:	fa1f f78c 	uxth.w	r7, ip
 800038c:	2101      	movs	r1, #1
 800038e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000392:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000396:	fb08 4416 	mls	r4, r8, r6, r4
 800039a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800039e:	fb07 f006 	mul.w	r0, r7, r6
 80003a2:	4298      	cmp	r0, r3
 80003a4:	d908      	bls.n	80003b8 <__udivmoddi4+0x11c>
 80003a6:	eb1c 0303 	adds.w	r3, ip, r3
 80003aa:	f106 34ff 	add.w	r4, r6, #4294967295
 80003ae:	d202      	bcs.n	80003b6 <__udivmoddi4+0x11a>
 80003b0:	4298      	cmp	r0, r3
 80003b2:	f200 80cd 	bhi.w	8000550 <__udivmoddi4+0x2b4>
 80003b6:	4626      	mov	r6, r4
 80003b8:	1a1c      	subs	r4, r3, r0
 80003ba:	fa1f f38e 	uxth.w	r3, lr
 80003be:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c2:	fb08 4410 	mls	r4, r8, r0, r4
 80003c6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ca:	fb00 f707 	mul.w	r7, r0, r7
 80003ce:	429f      	cmp	r7, r3
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x148>
 80003d2:	eb1c 0303 	adds.w	r3, ip, r3
 80003d6:	f100 34ff 	add.w	r4, r0, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x146>
 80003dc:	429f      	cmp	r7, r3
 80003de:	f200 80b0 	bhi.w	8000542 <__udivmoddi4+0x2a6>
 80003e2:	4620      	mov	r0, r4
 80003e4:	1bdb      	subs	r3, r3, r7
 80003e6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x9c>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa20 fc06 	lsr.w	ip, r0, r6
 80003fc:	fa04 f301 	lsl.w	r3, r4, r1
 8000400:	ea43 030c 	orr.w	r3, r3, ip
 8000404:	40f4      	lsrs	r4, r6
 8000406:	fa00 f801 	lsl.w	r8, r0, r1
 800040a:	0c38      	lsrs	r0, r7, #16
 800040c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000410:	fbb4 fef0 	udiv	lr, r4, r0
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fb00 441e 	mls	r4, r0, lr, r4
 800041c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000420:	fb0e f90c 	mul.w	r9, lr, ip
 8000424:	45a1      	cmp	r9, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d90a      	bls.n	8000442 <__udivmoddi4+0x1a6>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000432:	f080 8084 	bcs.w	800053e <__udivmoddi4+0x2a2>
 8000436:	45a1      	cmp	r9, r4
 8000438:	f240 8081 	bls.w	800053e <__udivmoddi4+0x2a2>
 800043c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000440:	443c      	add	r4, r7
 8000442:	eba4 0409 	sub.w	r4, r4, r9
 8000446:	fa1f f983 	uxth.w	r9, r3
 800044a:	fbb4 f3f0 	udiv	r3, r4, r0
 800044e:	fb00 4413 	mls	r4, r0, r3, r4
 8000452:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000456:	fb03 fc0c 	mul.w	ip, r3, ip
 800045a:	45a4      	cmp	ip, r4
 800045c:	d907      	bls.n	800046e <__udivmoddi4+0x1d2>
 800045e:	193c      	adds	r4, r7, r4
 8000460:	f103 30ff 	add.w	r0, r3, #4294967295
 8000464:	d267      	bcs.n	8000536 <__udivmoddi4+0x29a>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d965      	bls.n	8000536 <__udivmoddi4+0x29a>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000472:	fba0 9302 	umull	r9, r3, r0, r2
 8000476:	eba4 040c 	sub.w	r4, r4, ip
 800047a:	429c      	cmp	r4, r3
 800047c:	46ce      	mov	lr, r9
 800047e:	469c      	mov	ip, r3
 8000480:	d351      	bcc.n	8000526 <__udivmoddi4+0x28a>
 8000482:	d04e      	beq.n	8000522 <__udivmoddi4+0x286>
 8000484:	b155      	cbz	r5, 800049c <__udivmoddi4+0x200>
 8000486:	ebb8 030e 	subs.w	r3, r8, lr
 800048a:	eb64 040c 	sbc.w	r4, r4, ip
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	40cb      	lsrs	r3, r1
 8000494:	431e      	orrs	r6, r3
 8000496:	40cc      	lsrs	r4, r1
 8000498:	e9c5 6400 	strd	r6, r4, [r5]
 800049c:	2100      	movs	r1, #0
 800049e:	e750      	b.n	8000342 <__udivmoddi4+0xa6>
 80004a0:	f1c2 0320 	rsb	r3, r2, #32
 80004a4:	fa20 f103 	lsr.w	r1, r0, r3
 80004a8:	fa0c fc02 	lsl.w	ip, ip, r2
 80004ac:	fa24 f303 	lsr.w	r3, r4, r3
 80004b0:	4094      	lsls	r4, r2
 80004b2:	430c      	orrs	r4, r1
 80004b4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004b8:	fa00 fe02 	lsl.w	lr, r0, r2
 80004bc:	fa1f f78c 	uxth.w	r7, ip
 80004c0:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c4:	fb08 3110 	mls	r1, r8, r0, r3
 80004c8:	0c23      	lsrs	r3, r4, #16
 80004ca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004ce:	fb00 f107 	mul.w	r1, r0, r7
 80004d2:	4299      	cmp	r1, r3
 80004d4:	d908      	bls.n	80004e8 <__udivmoddi4+0x24c>
 80004d6:	eb1c 0303 	adds.w	r3, ip, r3
 80004da:	f100 36ff 	add.w	r6, r0, #4294967295
 80004de:	d22c      	bcs.n	800053a <__udivmoddi4+0x29e>
 80004e0:	4299      	cmp	r1, r3
 80004e2:	d92a      	bls.n	800053a <__udivmoddi4+0x29e>
 80004e4:	3802      	subs	r0, #2
 80004e6:	4463      	add	r3, ip
 80004e8:	1a5b      	subs	r3, r3, r1
 80004ea:	b2a4      	uxth	r4, r4
 80004ec:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f0:	fb08 3311 	mls	r3, r8, r1, r3
 80004f4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004f8:	fb01 f307 	mul.w	r3, r1, r7
 80004fc:	42a3      	cmp	r3, r4
 80004fe:	d908      	bls.n	8000512 <__udivmoddi4+0x276>
 8000500:	eb1c 0404 	adds.w	r4, ip, r4
 8000504:	f101 36ff 	add.w	r6, r1, #4294967295
 8000508:	d213      	bcs.n	8000532 <__udivmoddi4+0x296>
 800050a:	42a3      	cmp	r3, r4
 800050c:	d911      	bls.n	8000532 <__udivmoddi4+0x296>
 800050e:	3902      	subs	r1, #2
 8000510:	4464      	add	r4, ip
 8000512:	1ae4      	subs	r4, r4, r3
 8000514:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000518:	e739      	b.n	800038e <__udivmoddi4+0xf2>
 800051a:	4604      	mov	r4, r0
 800051c:	e6f0      	b.n	8000300 <__udivmoddi4+0x64>
 800051e:	4608      	mov	r0, r1
 8000520:	e706      	b.n	8000330 <__udivmoddi4+0x94>
 8000522:	45c8      	cmp	r8, r9
 8000524:	d2ae      	bcs.n	8000484 <__udivmoddi4+0x1e8>
 8000526:	ebb9 0e02 	subs.w	lr, r9, r2
 800052a:	eb63 0c07 	sbc.w	ip, r3, r7
 800052e:	3801      	subs	r0, #1
 8000530:	e7a8      	b.n	8000484 <__udivmoddi4+0x1e8>
 8000532:	4631      	mov	r1, r6
 8000534:	e7ed      	b.n	8000512 <__udivmoddi4+0x276>
 8000536:	4603      	mov	r3, r0
 8000538:	e799      	b.n	800046e <__udivmoddi4+0x1d2>
 800053a:	4630      	mov	r0, r6
 800053c:	e7d4      	b.n	80004e8 <__udivmoddi4+0x24c>
 800053e:	46d6      	mov	lr, sl
 8000540:	e77f      	b.n	8000442 <__udivmoddi4+0x1a6>
 8000542:	4463      	add	r3, ip
 8000544:	3802      	subs	r0, #2
 8000546:	e74d      	b.n	80003e4 <__udivmoddi4+0x148>
 8000548:	4606      	mov	r6, r0
 800054a:	4623      	mov	r3, r4
 800054c:	4608      	mov	r0, r1
 800054e:	e70f      	b.n	8000370 <__udivmoddi4+0xd4>
 8000550:	3e02      	subs	r6, #2
 8000552:	4463      	add	r3, ip
 8000554:	e730      	b.n	80003b8 <__udivmoddi4+0x11c>
 8000556:	bf00      	nop

08000558 <__aeabi_idiv0>:
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop

0800055c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b086      	sub	sp, #24
 8000560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000562:	463b      	mov	r3, r7
 8000564:	2200      	movs	r2, #0
 8000566:	601a      	str	r2, [r3, #0]
 8000568:	605a      	str	r2, [r3, #4]
 800056a:	609a      	str	r2, [r3, #8]
 800056c:	60da      	str	r2, [r3, #12]
 800056e:	611a      	str	r2, [r3, #16]
 8000570:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000572:	4b29      	ldr	r3, [pc, #164]	@ (8000618 <MX_ADC1_Init+0xbc>)
 8000574:	4a29      	ldr	r2, [pc, #164]	@ (800061c <MX_ADC1_Init+0xc0>)
 8000576:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000578:	4b27      	ldr	r3, [pc, #156]	@ (8000618 <MX_ADC1_Init+0xbc>)
 800057a:	2200      	movs	r2, #0
 800057c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800057e:	4b26      	ldr	r3, [pc, #152]	@ (8000618 <MX_ADC1_Init+0xbc>)
 8000580:	2200      	movs	r2, #0
 8000582:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000584:	4b24      	ldr	r3, [pc, #144]	@ (8000618 <MX_ADC1_Init+0xbc>)
 8000586:	2200      	movs	r2, #0
 8000588:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800058a:	4b23      	ldr	r3, [pc, #140]	@ (8000618 <MX_ADC1_Init+0xbc>)
 800058c:	2200      	movs	r2, #0
 800058e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000590:	4b21      	ldr	r3, [pc, #132]	@ (8000618 <MX_ADC1_Init+0xbc>)
 8000592:	2204      	movs	r2, #4
 8000594:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000596:	4b20      	ldr	r3, [pc, #128]	@ (8000618 <MX_ADC1_Init+0xbc>)
 8000598:	2200      	movs	r2, #0
 800059a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800059c:	4b1e      	ldr	r3, [pc, #120]	@ (8000618 <MX_ADC1_Init+0xbc>)
 800059e:	2200      	movs	r2, #0
 80005a0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80005a2:	4b1d      	ldr	r3, [pc, #116]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005a4:	2201      	movs	r2, #1
 80005a6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005b0:	4b19      	ldr	r3, [pc, #100]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005b6:	4b18      	ldr	r3, [pc, #96]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005bc:	4b16      	ldr	r3, [pc, #88]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005be:	2200      	movs	r2, #0
 80005c0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80005c4:	4b14      	ldr	r3, [pc, #80]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80005ca:	4b13      	ldr	r3, [pc, #76]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005d2:	4811      	ldr	r0, [pc, #68]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005d4:	f005 fcec 	bl	8005fb0 <HAL_ADC_Init>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d001      	beq.n	80005e2 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80005de:	f004 fa0b 	bl	80049f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80005e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000620 <MX_ADC1_Init+0xc4>)
 80005e4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005e6:	2306      	movs	r3, #6
 80005e8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80005ea:	2307      	movs	r3, #7
 80005ec:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80005ee:	237f      	movs	r3, #127	@ 0x7f
 80005f0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80005f2:	2304      	movs	r3, #4
 80005f4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005fa:	463b      	mov	r3, r7
 80005fc:	4619      	mov	r1, r3
 80005fe:	4806      	ldr	r0, [pc, #24]	@ (8000618 <MX_ADC1_Init+0xbc>)
 8000600:	f006 f8a2 	bl	8006748 <HAL_ADC_ConfigChannel>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800060a:	f004 f9f5 	bl	80049f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800060e:	bf00      	nop
 8000610:	3718      	adds	r7, #24
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	20000028 	.word	0x20000028
 800061c:	50040000 	.word	0x50040000
 8000620:	3ef08000 	.word	0x3ef08000

08000624 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b09e      	sub	sp, #120	@ 0x78
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	605a      	str	r2, [r3, #4]
 8000636:	609a      	str	r2, [r3, #8]
 8000638:	60da      	str	r2, [r3, #12]
 800063a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800063c:	f107 0310 	add.w	r3, r7, #16
 8000640:	2254      	movs	r2, #84	@ 0x54
 8000642:	2100      	movs	r1, #0
 8000644:	4618      	mov	r0, r3
 8000646:	f009 fa47 	bl	8009ad8 <memset>
  if(adcHandle->Instance==ADC1)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4a29      	ldr	r2, [pc, #164]	@ (80006f4 <HAL_ADC_MspInit+0xd0>)
 8000650:	4293      	cmp	r3, r2
 8000652:	d14a      	bne.n	80006ea <HAL_ADC_MspInit+0xc6>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000654:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000658:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800065a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800065e:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000660:	2302      	movs	r3, #2
 8000662:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000664:	2301      	movs	r3, #1
 8000666:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000668:	2308      	movs	r3, #8
 800066a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800066c:	2307      	movs	r3, #7
 800066e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000670:	2302      	movs	r3, #2
 8000672:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000674:	2302      	movs	r3, #2
 8000676:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000678:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800067c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800067e:	f107 0310 	add.w	r3, r7, #16
 8000682:	4618      	mov	r0, r3
 8000684:	f007 ff36 	bl	80084f4 <HAL_RCCEx_PeriphCLKConfig>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 800068e:	f004 f9b3 	bl	80049f8 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000692:	4b19      	ldr	r3, [pc, #100]	@ (80006f8 <HAL_ADC_MspInit+0xd4>)
 8000694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000696:	4a18      	ldr	r2, [pc, #96]	@ (80006f8 <HAL_ADC_MspInit+0xd4>)
 8000698:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800069c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800069e:	4b16      	ldr	r3, [pc, #88]	@ (80006f8 <HAL_ADC_MspInit+0xd4>)
 80006a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006aa:	4b13      	ldr	r3, [pc, #76]	@ (80006f8 <HAL_ADC_MspInit+0xd4>)
 80006ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ae:	4a12      	ldr	r2, [pc, #72]	@ (80006f8 <HAL_ADC_MspInit+0xd4>)
 80006b0:	f043 0302 	orr.w	r3, r3, #2
 80006b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006b6:	4b10      	ldr	r3, [pc, #64]	@ (80006f8 <HAL_ADC_MspInit+0xd4>)
 80006b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ba:	f003 0302 	and.w	r3, r3, #2
 80006be:	60bb      	str	r3, [r7, #8]
 80006c0:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006c2:	2301      	movs	r3, #1
 80006c4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80006c6:	230b      	movs	r3, #11
 80006c8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ca:	2300      	movs	r3, #0
 80006cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006ce:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80006d2:	4619      	mov	r1, r3
 80006d4:	4809      	ldr	r0, [pc, #36]	@ (80006fc <HAL_ADC_MspInit+0xd8>)
 80006d6:	f006 ff0f 	bl	80074f8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80006da:	2200      	movs	r2, #0
 80006dc:	2100      	movs	r1, #0
 80006de:	2012      	movs	r0, #18
 80006e0:	f006 fe93 	bl	800740a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80006e4:	2012      	movs	r0, #18
 80006e6:	f006 feac 	bl	8007442 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006ea:	bf00      	nop
 80006ec:	3778      	adds	r7, #120	@ 0x78
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	50040000 	.word	0x50040000
 80006f8:	40021000 	.word	0x40021000
 80006fc:	48000400 	.word	0x48000400

08000700 <aesroundkeys>:
u4_t AESAUX[16/sizeof(u4_t)];
u4_t AESKEY[11*16/sizeof(u4_t)];

// generate 1+10 roundkeys for encryption with 128-bit key
// read 128-bit key from AESKEY in MSBF, generate roundkey words in place
static void aesroundkeys () {
 8000700:	b480      	push	{r7}
 8000702:	b083      	sub	sp, #12
 8000704:	af00      	add	r7, sp, #0
    int i;
    u4_t b;

    for( i=0; i<4; i++) {
 8000706:	2300      	movs	r3, #0
 8000708:	607b      	str	r3, [r7, #4]
 800070a:	e021      	b.n	8000750 <aesroundkeys+0x50>
        AESKEY[i] = swapmsbf(AESKEY[i]);
 800070c:	4a37      	ldr	r2, [pc, #220]	@ (80007ec <aesroundkeys+0xec>)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000714:	061a      	lsls	r2, r3, #24
 8000716:	4935      	ldr	r1, [pc, #212]	@ (80007ec <aesroundkeys+0xec>)
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800071e:	021b      	lsls	r3, r3, #8
 8000720:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8000724:	431a      	orrs	r2, r3
 8000726:	4931      	ldr	r1, [pc, #196]	@ (80007ec <aesroundkeys+0xec>)
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800072e:	0a1b      	lsrs	r3, r3, #8
 8000730:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8000734:	431a      	orrs	r2, r3
 8000736:	492d      	ldr	r1, [pc, #180]	@ (80007ec <aesroundkeys+0xec>)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800073e:	0e1b      	lsrs	r3, r3, #24
 8000740:	431a      	orrs	r2, r3
 8000742:	492a      	ldr	r1, [pc, #168]	@ (80007ec <aesroundkeys+0xec>)
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for( i=0; i<4; i++) {
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	3301      	adds	r3, #1
 800074e:	607b      	str	r3, [r7, #4]
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	2b03      	cmp	r3, #3
 8000754:	ddda      	ble.n	800070c <aesroundkeys+0xc>
    }
    
    b = AESKEY[3];
 8000756:	4b25      	ldr	r3, [pc, #148]	@ (80007ec <aesroundkeys+0xec>)
 8000758:	68db      	ldr	r3, [r3, #12]
 800075a:	603b      	str	r3, [r7, #0]
    for( ; i<44; i++ ) {
 800075c:	e03c      	b.n	80007d8 <aesroundkeys+0xd8>
        if( i%4==0 ) {
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	f003 0303 	and.w	r3, r3, #3
 8000764:	2b00      	cmp	r3, #0
 8000766:	d127      	bne.n	80007b8 <aesroundkeys+0xb8>
            // b = SubWord(RotWord(b)) xor Rcon[i/4]
            b = (AES_S[u1(b >> 16)] << 24) ^
 8000768:	683b      	ldr	r3, [r7, #0]
 800076a:	0c1b      	lsrs	r3, r3, #16
 800076c:	b2db      	uxtb	r3, r3
 800076e:	461a      	mov	r2, r3
 8000770:	4b1f      	ldr	r3, [pc, #124]	@ (80007f0 <aesroundkeys+0xf0>)
 8000772:	5c9b      	ldrb	r3, [r3, r2]
 8000774:	061a      	lsls	r2, r3, #24
                (AES_S[u1(b >>  8)] << 16) ^
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	0a1b      	lsrs	r3, r3, #8
 800077a:	b2db      	uxtb	r3, r3
 800077c:	4619      	mov	r1, r3
 800077e:	4b1c      	ldr	r3, [pc, #112]	@ (80007f0 <aesroundkeys+0xf0>)
 8000780:	5c5b      	ldrb	r3, [r3, r1]
 8000782:	041b      	lsls	r3, r3, #16
            b = (AES_S[u1(b >> 16)] << 24) ^
 8000784:	405a      	eors	r2, r3
                (AES_S[u1(b)      ] <<  8) ^
 8000786:	683b      	ldr	r3, [r7, #0]
 8000788:	b2db      	uxtb	r3, r3
 800078a:	4619      	mov	r1, r3
 800078c:	4b18      	ldr	r3, [pc, #96]	@ (80007f0 <aesroundkeys+0xf0>)
 800078e:	5c5b      	ldrb	r3, [r3, r1]
 8000790:	021b      	lsls	r3, r3, #8
                (AES_S[u1(b >>  8)] << 16) ^
 8000792:	4053      	eors	r3, r2
                (AES_S[   b >> 24 ]      ) ^
 8000794:	683a      	ldr	r2, [r7, #0]
 8000796:	0e12      	lsrs	r2, r2, #24
 8000798:	4915      	ldr	r1, [pc, #84]	@ (80007f0 <aesroundkeys+0xf0>)
 800079a:	5c8a      	ldrb	r2, [r1, r2]
                (AES_S[u1(b)      ] <<  8) ^
 800079c:	4053      	eors	r3, r2
 800079e:	461a      	mov	r2, r3
                 AES_RCON[(i-4)/4];
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	3b04      	subs	r3, #4
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	da00      	bge.n	80007aa <aesroundkeys+0xaa>
 80007a8:	3303      	adds	r3, #3
 80007aa:	109b      	asrs	r3, r3, #2
 80007ac:	4619      	mov	r1, r3
 80007ae:	4b11      	ldr	r3, [pc, #68]	@ (80007f4 <aesroundkeys+0xf4>)
 80007b0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
            b = (AES_S[u1(b >> 16)] << 24) ^
 80007b4:	4053      	eors	r3, r2
 80007b6:	603b      	str	r3, [r7, #0]
        }
        AESKEY[i] = b ^= AESKEY[i-4];
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	3b04      	subs	r3, #4
 80007bc:	4a0b      	ldr	r2, [pc, #44]	@ (80007ec <aesroundkeys+0xec>)
 80007be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007c2:	683a      	ldr	r2, [r7, #0]
 80007c4:	4053      	eors	r3, r2
 80007c6:	603b      	str	r3, [r7, #0]
 80007c8:	4908      	ldr	r1, [pc, #32]	@ (80007ec <aesroundkeys+0xec>)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	683a      	ldr	r2, [r7, #0]
 80007ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for( ; i<44; i++ ) {
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	3301      	adds	r3, #1
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2b2b      	cmp	r3, #43	@ 0x2b
 80007dc:	ddbf      	ble.n	800075e <aesroundkeys+0x5e>
    }
}
 80007de:	bf00      	nop
 80007e0:	bf00      	nop
 80007e2:	370c      	adds	r7, #12
 80007e4:	46bd      	mov	sp, r7
 80007e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ea:	4770      	bx	lr
 80007ec:	2000009c 	.word	0x2000009c
 80007f0:	08009b8c 	.word	0x08009b8c
 80007f4:	08009b64 	.word	0x08009b64

080007f8 <os_aes>:

u4_t os_aes (u1_t mode, xref2u1_t buf, u2_t len) {
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b08c      	sub	sp, #48	@ 0x30
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	4603      	mov	r3, r0
 8000800:	6039      	str	r1, [r7, #0]
 8000802:	71fb      	strb	r3, [r7, #7]
 8000804:	4613      	mov	r3, r2
 8000806:	80bb      	strh	r3, [r7, #4]
        
        aesroundkeys();
 8000808:	f7ff ff7a 	bl	8000700 <aesroundkeys>

        if( mode & AES_MICNOAUX ) {
 800080c:	79fb      	ldrb	r3, [r7, #7]
 800080e:	f003 0308 	and.w	r3, r3, #8
 8000812:	2b00      	cmp	r3, #0
 8000814:	d010      	beq.n	8000838 <os_aes+0x40>
            AESAUX[0] = AESAUX[1] = AESAUX[2] = AESAUX[3] = 0;
 8000816:	4b5a      	ldr	r3, [pc, #360]	@ (8000980 <os_aes+0x188>)
 8000818:	2200      	movs	r2, #0
 800081a:	60da      	str	r2, [r3, #12]
 800081c:	4b58      	ldr	r3, [pc, #352]	@ (8000980 <os_aes+0x188>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	4a57      	ldr	r2, [pc, #348]	@ (8000980 <os_aes+0x188>)
 8000822:	6093      	str	r3, [r2, #8]
 8000824:	4b56      	ldr	r3, [pc, #344]	@ (8000980 <os_aes+0x188>)
 8000826:	689b      	ldr	r3, [r3, #8]
 8000828:	4a55      	ldr	r2, [pc, #340]	@ (8000980 <os_aes+0x188>)
 800082a:	6053      	str	r3, [r2, #4]
 800082c:	4b54      	ldr	r3, [pc, #336]	@ (8000980 <os_aes+0x188>)
 800082e:	685b      	ldr	r3, [r3, #4]
 8000830:	4a53      	ldr	r2, [pc, #332]	@ (8000980 <os_aes+0x188>)
 8000832:	6013      	str	r3, [r2, #0]
 8000834:	f000 bc97 	b.w	8001166 <os_aes+0x96e>
        } else {
            AESAUX[0] = swapmsbf(AESAUX[0]);
 8000838:	4b51      	ldr	r3, [pc, #324]	@ (8000980 <os_aes+0x188>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	061a      	lsls	r2, r3, #24
 800083e:	4b50      	ldr	r3, [pc, #320]	@ (8000980 <os_aes+0x188>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	021b      	lsls	r3, r3, #8
 8000844:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8000848:	431a      	orrs	r2, r3
 800084a:	4b4d      	ldr	r3, [pc, #308]	@ (8000980 <os_aes+0x188>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	0a1b      	lsrs	r3, r3, #8
 8000850:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8000854:	431a      	orrs	r2, r3
 8000856:	4b4a      	ldr	r3, [pc, #296]	@ (8000980 <os_aes+0x188>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	0e1b      	lsrs	r3, r3, #24
 800085c:	4313      	orrs	r3, r2
 800085e:	4a48      	ldr	r2, [pc, #288]	@ (8000980 <os_aes+0x188>)
 8000860:	6013      	str	r3, [r2, #0]
            AESAUX[1] = swapmsbf(AESAUX[1]);
 8000862:	4b47      	ldr	r3, [pc, #284]	@ (8000980 <os_aes+0x188>)
 8000864:	685b      	ldr	r3, [r3, #4]
 8000866:	061a      	lsls	r2, r3, #24
 8000868:	4b45      	ldr	r3, [pc, #276]	@ (8000980 <os_aes+0x188>)
 800086a:	685b      	ldr	r3, [r3, #4]
 800086c:	021b      	lsls	r3, r3, #8
 800086e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8000872:	431a      	orrs	r2, r3
 8000874:	4b42      	ldr	r3, [pc, #264]	@ (8000980 <os_aes+0x188>)
 8000876:	685b      	ldr	r3, [r3, #4]
 8000878:	0a1b      	lsrs	r3, r3, #8
 800087a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800087e:	431a      	orrs	r2, r3
 8000880:	4b3f      	ldr	r3, [pc, #252]	@ (8000980 <os_aes+0x188>)
 8000882:	685b      	ldr	r3, [r3, #4]
 8000884:	0e1b      	lsrs	r3, r3, #24
 8000886:	4313      	orrs	r3, r2
 8000888:	4a3d      	ldr	r2, [pc, #244]	@ (8000980 <os_aes+0x188>)
 800088a:	6053      	str	r3, [r2, #4]
            AESAUX[2] = swapmsbf(AESAUX[2]);
 800088c:	4b3c      	ldr	r3, [pc, #240]	@ (8000980 <os_aes+0x188>)
 800088e:	689b      	ldr	r3, [r3, #8]
 8000890:	061a      	lsls	r2, r3, #24
 8000892:	4b3b      	ldr	r3, [pc, #236]	@ (8000980 <os_aes+0x188>)
 8000894:	689b      	ldr	r3, [r3, #8]
 8000896:	021b      	lsls	r3, r3, #8
 8000898:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800089c:	431a      	orrs	r2, r3
 800089e:	4b38      	ldr	r3, [pc, #224]	@ (8000980 <os_aes+0x188>)
 80008a0:	689b      	ldr	r3, [r3, #8]
 80008a2:	0a1b      	lsrs	r3, r3, #8
 80008a4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80008a8:	431a      	orrs	r2, r3
 80008aa:	4b35      	ldr	r3, [pc, #212]	@ (8000980 <os_aes+0x188>)
 80008ac:	689b      	ldr	r3, [r3, #8]
 80008ae:	0e1b      	lsrs	r3, r3, #24
 80008b0:	4313      	orrs	r3, r2
 80008b2:	4a33      	ldr	r2, [pc, #204]	@ (8000980 <os_aes+0x188>)
 80008b4:	6093      	str	r3, [r2, #8]
            AESAUX[3] = swapmsbf(AESAUX[3]);
 80008b6:	4b32      	ldr	r3, [pc, #200]	@ (8000980 <os_aes+0x188>)
 80008b8:	68db      	ldr	r3, [r3, #12]
 80008ba:	061a      	lsls	r2, r3, #24
 80008bc:	4b30      	ldr	r3, [pc, #192]	@ (8000980 <os_aes+0x188>)
 80008be:	68db      	ldr	r3, [r3, #12]
 80008c0:	021b      	lsls	r3, r3, #8
 80008c2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80008c6:	431a      	orrs	r2, r3
 80008c8:	4b2d      	ldr	r3, [pc, #180]	@ (8000980 <os_aes+0x188>)
 80008ca:	68db      	ldr	r3, [r3, #12]
 80008cc:	0a1b      	lsrs	r3, r3, #8
 80008ce:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80008d2:	431a      	orrs	r2, r3
 80008d4:	4b2a      	ldr	r3, [pc, #168]	@ (8000980 <os_aes+0x188>)
 80008d6:	68db      	ldr	r3, [r3, #12]
 80008d8:	0e1b      	lsrs	r3, r3, #24
 80008da:	4313      	orrs	r3, r2
 80008dc:	4a28      	ldr	r2, [pc, #160]	@ (8000980 <os_aes+0x188>)
 80008de:	60d3      	str	r3, [r2, #12]
        }

        while( (signed char)len > 0 ) {
 80008e0:	f000 bc41 	b.w	8001166 <os_aes+0x96e>
            u4_t a0, a1, a2, a3;
            u4_t t0, t1, t2, t3;
            u4_t *ki, *ke;

            // load input block
            if( (mode & AES_CTR) || ((mode & AES_MIC) && (mode & AES_MICNOAUX)==0) ) { // load CTR block or first MIC block
 80008e4:	79fb      	ldrb	r3, [r7, #7]
 80008e6:	f003 0304 	and.w	r3, r3, #4
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d109      	bne.n	8000902 <os_aes+0x10a>
 80008ee:	79fb      	ldrb	r3, [r7, #7]
 80008f0:	f003 0302 	and.w	r3, r3, #2
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d011      	beq.n	800091c <os_aes+0x124>
 80008f8:	79fb      	ldrb	r3, [r7, #7]
 80008fa:	f003 0308 	and.w	r3, r3, #8
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d10c      	bne.n	800091c <os_aes+0x124>
                a0 = AESAUX[0];
 8000902:	4b1f      	ldr	r3, [pc, #124]	@ (8000980 <os_aes+0x188>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	62fb      	str	r3, [r7, #44]	@ 0x2c
                a1 = AESAUX[1];
 8000908:	4b1d      	ldr	r3, [pc, #116]	@ (8000980 <os_aes+0x188>)
 800090a:	685b      	ldr	r3, [r3, #4]
 800090c:	62bb      	str	r3, [r7, #40]	@ 0x28
                a2 = AESAUX[2];
 800090e:	4b1c      	ldr	r3, [pc, #112]	@ (8000980 <os_aes+0x188>)
 8000910:	689b      	ldr	r3, [r3, #8]
 8000912:	627b      	str	r3, [r7, #36]	@ 0x24
                a3 = AESAUX[3];
 8000914:	4b1a      	ldr	r3, [pc, #104]	@ (8000980 <os_aes+0x188>)
 8000916:	68db      	ldr	r3, [r3, #12]
 8000918:	623b      	str	r3, [r7, #32]
 800091a:	e062      	b.n	80009e2 <os_aes+0x1ea>
            }
            else if( (mode & AES_MIC) && len <= 16 ) { // last MIC block
 800091c:	79fb      	ldrb	r3, [r7, #7]
 800091e:	f003 0302 	and.w	r3, r3, #2
 8000922:	2b00      	cmp	r3, #0
 8000924:	d016      	beq.n	8000954 <os_aes+0x15c>
 8000926:	88bb      	ldrh	r3, [r7, #4]
 8000928:	2b10      	cmp	r3, #16
 800092a:	d813      	bhi.n	8000954 <os_aes+0x15c>
                a0 = a1 = a2 = a3 = 0; // load null block
 800092c:	2300      	movs	r3, #0
 800092e:	623b      	str	r3, [r7, #32]
 8000930:	6a3b      	ldr	r3, [r7, #32]
 8000932:	627b      	str	r3, [r7, #36]	@ 0x24
 8000934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000936:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800093a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                mode |= ((len == 16) ? 1 : 2) << 4; // set MICSUB: CMAC subkey K1 or K2
 800093c:	88bb      	ldrh	r3, [r7, #4]
 800093e:	2b10      	cmp	r3, #16
 8000940:	d101      	bne.n	8000946 <os_aes+0x14e>
 8000942:	2210      	movs	r2, #16
 8000944:	e000      	b.n	8000948 <os_aes+0x150>
 8000946:	2220      	movs	r2, #32
 8000948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800094c:	4313      	orrs	r3, r2
 800094e:	b25b      	sxtb	r3, r3
 8000950:	71fb      	strb	r3, [r7, #7]
 8000952:	e046      	b.n	80009e2 <os_aes+0x1ea>
            } else
        LOADDATA: { // load data block (partially)
 8000954:	bf00      	nop
                for(t0=0; t0<16; t0++) {
 8000956:	2300      	movs	r3, #0
 8000958:	61fb      	str	r3, [r7, #28]
 800095a:	e026      	b.n	80009aa <os_aes+0x1b2>
                    t1 = (t1<<8) | ((t0<len) ? buf[t0] : (t0==len) ? 0x80 : 0x00);
 800095c:	69bb      	ldr	r3, [r7, #24]
 800095e:	021a      	lsls	r2, r3, #8
 8000960:	88bb      	ldrh	r3, [r7, #4]
 8000962:	69f9      	ldr	r1, [r7, #28]
 8000964:	4299      	cmp	r1, r3
 8000966:	d204      	bcs.n	8000972 <os_aes+0x17a>
 8000968:	6839      	ldr	r1, [r7, #0]
 800096a:	69fb      	ldr	r3, [r7, #28]
 800096c:	440b      	add	r3, r1
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	e009      	b.n	8000986 <os_aes+0x18e>
 8000972:	88bb      	ldrh	r3, [r7, #4]
 8000974:	69f9      	ldr	r1, [r7, #28]
 8000976:	4299      	cmp	r1, r3
 8000978:	d104      	bne.n	8000984 <os_aes+0x18c>
 800097a:	2380      	movs	r3, #128	@ 0x80
 800097c:	e003      	b.n	8000986 <os_aes+0x18e>
 800097e:	bf00      	nop
 8000980:	2000008c 	.word	0x2000008c
 8000984:	2300      	movs	r3, #0
 8000986:	4313      	orrs	r3, r2
 8000988:	61bb      	str	r3, [r7, #24]
                    if((t0&3)==3) {
 800098a:	69fb      	ldr	r3, [r7, #28]
 800098c:	f003 0303 	and.w	r3, r3, #3
 8000990:	2b03      	cmp	r3, #3
 8000992:	d107      	bne.n	80009a4 <os_aes+0x1ac>
                        a0 = a1;
 8000994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000996:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        a1 = a2;
 8000998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800099a:	62bb      	str	r3, [r7, #40]	@ 0x28
                        a2 = a3;
 800099c:	6a3b      	ldr	r3, [r7, #32]
 800099e:	627b      	str	r3, [r7, #36]	@ 0x24
                        a3 = t1;
 80009a0:	69bb      	ldr	r3, [r7, #24]
 80009a2:	623b      	str	r3, [r7, #32]
                for(t0=0; t0<16; t0++) {
 80009a4:	69fb      	ldr	r3, [r7, #28]
 80009a6:	3301      	adds	r3, #1
 80009a8:	61fb      	str	r3, [r7, #28]
 80009aa:	69fb      	ldr	r3, [r7, #28]
 80009ac:	2b0f      	cmp	r3, #15
 80009ae:	d9d5      	bls.n	800095c <os_aes+0x164>
                    }
                } 
                if( mode & AES_MIC ) {
 80009b0:	79fb      	ldrb	r3, [r7, #7]
 80009b2:	f003 0302 	and.w	r3, r3, #2
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d013      	beq.n	80009e2 <os_aes+0x1ea>
                    a0 ^= AESAUX[0];
 80009ba:	4ba0      	ldr	r3, [pc, #640]	@ (8000c3c <os_aes+0x444>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80009c0:	4053      	eors	r3, r2
 80009c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    a1 ^= AESAUX[1];
 80009c4:	4b9d      	ldr	r3, [pc, #628]	@ (8000c3c <os_aes+0x444>)
 80009c6:	685b      	ldr	r3, [r3, #4]
 80009c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80009ca:	4053      	eors	r3, r2
 80009cc:	62bb      	str	r3, [r7, #40]	@ 0x28
                    a2 ^= AESAUX[2];
 80009ce:	4b9b      	ldr	r3, [pc, #620]	@ (8000c3c <os_aes+0x444>)
 80009d0:	689b      	ldr	r3, [r3, #8]
 80009d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80009d4:	4053      	eors	r3, r2
 80009d6:	627b      	str	r3, [r7, #36]	@ 0x24
                    a3 ^= AESAUX[3];
 80009d8:	4b98      	ldr	r3, [pc, #608]	@ (8000c3c <os_aes+0x444>)
 80009da:	68db      	ldr	r3, [r3, #12]
 80009dc:	6a3a      	ldr	r2, [r7, #32]
 80009de:	4053      	eors	r3, r2
 80009e0:	623b      	str	r3, [r7, #32]
                }
            }

            // perform AES encryption on block in a0-a3
            ki = AESKEY;
 80009e2:	4b97      	ldr	r3, [pc, #604]	@ (8000c40 <os_aes+0x448>)
 80009e4:	617b      	str	r3, [r7, #20]
            ke = ki + 8*4;
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	3380      	adds	r3, #128	@ 0x80
 80009ea:	613b      	str	r3, [r7, #16]
            a0 ^= ki[0];
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80009f2:	4053      	eors	r3, r2
 80009f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            a1 ^= ki[1];
 80009f6:	697b      	ldr	r3, [r7, #20]
 80009f8:	3304      	adds	r3, #4
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80009fe:	4053      	eors	r3, r2
 8000a00:	62bb      	str	r3, [r7, #40]	@ 0x28
            a2 ^= ki[2];
 8000a02:	697b      	ldr	r3, [r7, #20]
 8000a04:	3308      	adds	r3, #8
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a0a:	4053      	eors	r3, r2
 8000a0c:	627b      	str	r3, [r7, #36]	@ 0x24
            a3 ^= ki[3];
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	330c      	adds	r3, #12
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	6a3a      	ldr	r2, [r7, #32]
 8000a16:	4053      	eors	r3, r2
 8000a18:	623b      	str	r3, [r7, #32]
            do {
                AES_key4 (t1,t2,t3,t0,4);
 8000a1a:	697b      	ldr	r3, [r7, #20]
 8000a1c:	695b      	ldr	r3, [r3, #20]
 8000a1e:	61bb      	str	r3, [r7, #24]
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	699b      	ldr	r3, [r3, #24]
 8000a24:	60fb      	str	r3, [r7, #12]
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	69db      	ldr	r3, [r3, #28]
 8000a2a:	60bb      	str	r3, [r7, #8]
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	691b      	ldr	r3, [r3, #16]
 8000a30:	61fb      	str	r3, [r7, #28]
                AES_expr4(t1,t2,t3,t0,a0);
 8000a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a34:	b2db      	uxtb	r3, r3
 8000a36:	461a      	mov	r2, r3
 8000a38:	4b82      	ldr	r3, [pc, #520]	@ (8000c44 <os_aes+0x44c>)
 8000a3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a3e:	69ba      	ldr	r2, [r7, #24]
 8000a40:	4053      	eors	r3, r2
 8000a42:	61bb      	str	r3, [r7, #24]
 8000a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a46:	0a1b      	lsrs	r3, r3, #8
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	461a      	mov	r2, r3
 8000a4c:	4b7e      	ldr	r3, [pc, #504]	@ (8000c48 <os_aes+0x450>)
 8000a4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a52:	68fa      	ldr	r2, [r7, #12]
 8000a54:	4053      	eors	r3, r2
 8000a56:	60fb      	str	r3, [r7, #12]
 8000a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a5a:	0c1b      	lsrs	r3, r3, #16
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	461a      	mov	r2, r3
 8000a60:	4b7a      	ldr	r3, [pc, #488]	@ (8000c4c <os_aes+0x454>)
 8000a62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a66:	68ba      	ldr	r2, [r7, #8]
 8000a68:	4053      	eors	r3, r2
 8000a6a:	60bb      	str	r3, [r7, #8]
 8000a6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a6e:	0e1b      	lsrs	r3, r3, #24
 8000a70:	4a77      	ldr	r2, [pc, #476]	@ (8000c50 <os_aes+0x458>)
 8000a72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a76:	69fa      	ldr	r2, [r7, #28]
 8000a78:	4053      	eors	r3, r2
 8000a7a:	61fb      	str	r3, [r7, #28]
                AES_expr4(t2,t3,t0,t1,a1);
 8000a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a7e:	b2db      	uxtb	r3, r3
 8000a80:	461a      	mov	r2, r3
 8000a82:	4b70      	ldr	r3, [pc, #448]	@ (8000c44 <os_aes+0x44c>)
 8000a84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a88:	68fa      	ldr	r2, [r7, #12]
 8000a8a:	4053      	eors	r3, r2
 8000a8c:	60fb      	str	r3, [r7, #12]
 8000a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a90:	0a1b      	lsrs	r3, r3, #8
 8000a92:	b2db      	uxtb	r3, r3
 8000a94:	461a      	mov	r2, r3
 8000a96:	4b6c      	ldr	r3, [pc, #432]	@ (8000c48 <os_aes+0x450>)
 8000a98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a9c:	68ba      	ldr	r2, [r7, #8]
 8000a9e:	4053      	eors	r3, r2
 8000aa0:	60bb      	str	r3, [r7, #8]
 8000aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000aa4:	0c1b      	lsrs	r3, r3, #16
 8000aa6:	b2db      	uxtb	r3, r3
 8000aa8:	461a      	mov	r2, r3
 8000aaa:	4b68      	ldr	r3, [pc, #416]	@ (8000c4c <os_aes+0x454>)
 8000aac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ab0:	69fa      	ldr	r2, [r7, #28]
 8000ab2:	4053      	eors	r3, r2
 8000ab4:	61fb      	str	r3, [r7, #28]
 8000ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ab8:	0e1b      	lsrs	r3, r3, #24
 8000aba:	4a65      	ldr	r2, [pc, #404]	@ (8000c50 <os_aes+0x458>)
 8000abc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ac0:	69ba      	ldr	r2, [r7, #24]
 8000ac2:	4053      	eors	r3, r2
 8000ac4:	61bb      	str	r3, [r7, #24]
                AES_expr4(t3,t0,t1,t2,a2);
 8000ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	461a      	mov	r2, r3
 8000acc:	4b5d      	ldr	r3, [pc, #372]	@ (8000c44 <os_aes+0x44c>)
 8000ace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ad2:	68ba      	ldr	r2, [r7, #8]
 8000ad4:	4053      	eors	r3, r2
 8000ad6:	60bb      	str	r3, [r7, #8]
 8000ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ada:	0a1b      	lsrs	r3, r3, #8
 8000adc:	b2db      	uxtb	r3, r3
 8000ade:	461a      	mov	r2, r3
 8000ae0:	4b59      	ldr	r3, [pc, #356]	@ (8000c48 <os_aes+0x450>)
 8000ae2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ae6:	69fa      	ldr	r2, [r7, #28]
 8000ae8:	4053      	eors	r3, r2
 8000aea:	61fb      	str	r3, [r7, #28]
 8000aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aee:	0c1b      	lsrs	r3, r3, #16
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	461a      	mov	r2, r3
 8000af4:	4b55      	ldr	r3, [pc, #340]	@ (8000c4c <os_aes+0x454>)
 8000af6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000afa:	69ba      	ldr	r2, [r7, #24]
 8000afc:	4053      	eors	r3, r2
 8000afe:	61bb      	str	r3, [r7, #24]
 8000b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b02:	0e1b      	lsrs	r3, r3, #24
 8000b04:	4a52      	ldr	r2, [pc, #328]	@ (8000c50 <os_aes+0x458>)
 8000b06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b0a:	68fa      	ldr	r2, [r7, #12]
 8000b0c:	4053      	eors	r3, r2
 8000b0e:	60fb      	str	r3, [r7, #12]
                AES_expr4(t0,t1,t2,t3,a3);
 8000b10:	6a3b      	ldr	r3, [r7, #32]
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	461a      	mov	r2, r3
 8000b16:	4b4b      	ldr	r3, [pc, #300]	@ (8000c44 <os_aes+0x44c>)
 8000b18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b1c:	69fa      	ldr	r2, [r7, #28]
 8000b1e:	4053      	eors	r3, r2
 8000b20:	61fb      	str	r3, [r7, #28]
 8000b22:	6a3b      	ldr	r3, [r7, #32]
 8000b24:	0a1b      	lsrs	r3, r3, #8
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	461a      	mov	r2, r3
 8000b2a:	4b47      	ldr	r3, [pc, #284]	@ (8000c48 <os_aes+0x450>)
 8000b2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b30:	69ba      	ldr	r2, [r7, #24]
 8000b32:	4053      	eors	r3, r2
 8000b34:	61bb      	str	r3, [r7, #24]
 8000b36:	6a3b      	ldr	r3, [r7, #32]
 8000b38:	0c1b      	lsrs	r3, r3, #16
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	461a      	mov	r2, r3
 8000b3e:	4b43      	ldr	r3, [pc, #268]	@ (8000c4c <os_aes+0x454>)
 8000b40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b44:	68fa      	ldr	r2, [r7, #12]
 8000b46:	4053      	eors	r3, r2
 8000b48:	60fb      	str	r3, [r7, #12]
 8000b4a:	6a3b      	ldr	r3, [r7, #32]
 8000b4c:	0e1b      	lsrs	r3, r3, #24
 8000b4e:	4a40      	ldr	r2, [pc, #256]	@ (8000c50 <os_aes+0x458>)
 8000b50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b54:	68ba      	ldr	r2, [r7, #8]
 8000b56:	4053      	eors	r3, r2
 8000b58:	60bb      	str	r3, [r7, #8]

                AES_key4 (a1,a2,a3,a0,8);
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b64:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b66:	697b      	ldr	r3, [r7, #20]
 8000b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b6a:	623b      	str	r3, [r7, #32]
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	6a1b      	ldr	r3, [r3, #32]
 8000b70:	62fb      	str	r3, [r7, #44]	@ 0x2c
                AES_expr4(a1,a2,a3,a0,t0);
 8000b72:	69fb      	ldr	r3, [r7, #28]
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	461a      	mov	r2, r3
 8000b78:	4b32      	ldr	r3, [pc, #200]	@ (8000c44 <os_aes+0x44c>)
 8000b7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000b80:	4053      	eors	r3, r2
 8000b82:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000b84:	69fb      	ldr	r3, [r7, #28]
 8000b86:	0a1b      	lsrs	r3, r3, #8
 8000b88:	b2db      	uxtb	r3, r3
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	4b2e      	ldr	r3, [pc, #184]	@ (8000c48 <os_aes+0x450>)
 8000b8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b94:	4053      	eors	r3, r2
 8000b96:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b98:	69fb      	ldr	r3, [r7, #28]
 8000b9a:	0c1b      	lsrs	r3, r3, #16
 8000b9c:	b2db      	uxtb	r3, r3
 8000b9e:	461a      	mov	r2, r3
 8000ba0:	4b2a      	ldr	r3, [pc, #168]	@ (8000c4c <os_aes+0x454>)
 8000ba2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ba6:	6a3a      	ldr	r2, [r7, #32]
 8000ba8:	4053      	eors	r3, r2
 8000baa:	623b      	str	r3, [r7, #32]
 8000bac:	69fb      	ldr	r3, [r7, #28]
 8000bae:	0e1b      	lsrs	r3, r3, #24
 8000bb0:	4a27      	ldr	r2, [pc, #156]	@ (8000c50 <os_aes+0x458>)
 8000bb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bb6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000bb8:	4053      	eors	r3, r2
 8000bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
                AES_expr4(a2,a3,a0,a1,t1);
 8000bbc:	69bb      	ldr	r3, [r7, #24]
 8000bbe:	b2db      	uxtb	r3, r3
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	4b20      	ldr	r3, [pc, #128]	@ (8000c44 <os_aes+0x44c>)
 8000bc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000bca:	4053      	eors	r3, r2
 8000bcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8000bce:	69bb      	ldr	r3, [r7, #24]
 8000bd0:	0a1b      	lsrs	r3, r3, #8
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	4b1c      	ldr	r3, [pc, #112]	@ (8000c48 <os_aes+0x450>)
 8000bd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bdc:	6a3a      	ldr	r2, [r7, #32]
 8000bde:	4053      	eors	r3, r2
 8000be0:	623b      	str	r3, [r7, #32]
 8000be2:	69bb      	ldr	r3, [r7, #24]
 8000be4:	0c1b      	lsrs	r3, r3, #16
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	461a      	mov	r2, r3
 8000bea:	4b18      	ldr	r3, [pc, #96]	@ (8000c4c <os_aes+0x454>)
 8000bec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bf0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000bf2:	4053      	eors	r3, r2
 8000bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000bf6:	69bb      	ldr	r3, [r7, #24]
 8000bf8:	0e1b      	lsrs	r3, r3, #24
 8000bfa:	4a15      	ldr	r2, [pc, #84]	@ (8000c50 <os_aes+0x458>)
 8000bfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c02:	4053      	eors	r3, r2
 8000c04:	62bb      	str	r3, [r7, #40]	@ 0x28
                AES_expr4(a3,a0,a1,a2,t2);
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	b2db      	uxtb	r3, r3
 8000c0a:	461a      	mov	r2, r3
 8000c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8000c44 <os_aes+0x44c>)
 8000c0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c12:	6a3a      	ldr	r2, [r7, #32]
 8000c14:	4053      	eors	r3, r2
 8000c16:	623b      	str	r3, [r7, #32]
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	0a1b      	lsrs	r3, r3, #8
 8000c1c:	b2db      	uxtb	r3, r3
 8000c1e:	461a      	mov	r2, r3
 8000c20:	4b09      	ldr	r3, [pc, #36]	@ (8000c48 <os_aes+0x450>)
 8000c22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000c28:	4053      	eors	r3, r2
 8000c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	0c1b      	lsrs	r3, r3, #16
 8000c30:	b2db      	uxtb	r3, r3
 8000c32:	461a      	mov	r2, r3
 8000c34:	4b05      	ldr	r3, [pc, #20]	@ (8000c4c <os_aes+0x454>)
 8000c36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c3a:	e00b      	b.n	8000c54 <os_aes+0x45c>
 8000c3c:	2000008c 	.word	0x2000008c
 8000c40:	2000009c 	.word	0x2000009c
 8000c44:	0800a88c 	.word	0x0800a88c
 8000c48:	0800a48c 	.word	0x0800a48c
 8000c4c:	0800a08c 	.word	0x0800a08c
 8000c50:	08009c8c 	.word	0x08009c8c
 8000c54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c56:	4053      	eors	r3, r2
 8000c58:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	0e1b      	lsrs	r3, r3, #24
 8000c5e:	4aa1      	ldr	r2, [pc, #644]	@ (8000ee4 <os_aes+0x6ec>)
 8000c60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c66:	4053      	eors	r3, r2
 8000c68:	627b      	str	r3, [r7, #36]	@ 0x24
                AES_expr4(a0,a1,a2,a3,t3);
 8000c6a:	68bb      	ldr	r3, [r7, #8]
 8000c6c:	b2db      	uxtb	r3, r3
 8000c6e:	461a      	mov	r2, r3
 8000c70:	4b9d      	ldr	r3, [pc, #628]	@ (8000ee8 <os_aes+0x6f0>)
 8000c72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000c78:	4053      	eors	r3, r2
 8000c7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c7c:	68bb      	ldr	r3, [r7, #8]
 8000c7e:	0a1b      	lsrs	r3, r3, #8
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	461a      	mov	r2, r3
 8000c84:	4b99      	ldr	r3, [pc, #612]	@ (8000eec <os_aes+0x6f4>)
 8000c86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c8a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c8c:	4053      	eors	r3, r2
 8000c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	0c1b      	lsrs	r3, r3, #16
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	461a      	mov	r2, r3
 8000c98:	4b95      	ldr	r3, [pc, #596]	@ (8000ef0 <os_aes+0x6f8>)
 8000c9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ca0:	4053      	eors	r3, r2
 8000ca2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	0e1b      	lsrs	r3, r3, #24
 8000ca8:	4a8e      	ldr	r2, [pc, #568]	@ (8000ee4 <os_aes+0x6ec>)
 8000caa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cae:	6a3a      	ldr	r2, [r7, #32]
 8000cb0:	4053      	eors	r3, r2
 8000cb2:	623b      	str	r3, [r7, #32]
            } while( (ki+=8) < ke );
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	3320      	adds	r3, #32
 8000cb8:	617b      	str	r3, [r7, #20]
 8000cba:	697a      	ldr	r2, [r7, #20]
 8000cbc:	693b      	ldr	r3, [r7, #16]
 8000cbe:	429a      	cmp	r2, r3
 8000cc0:	f4ff aeab 	bcc.w	8000a1a <os_aes+0x222>

            AES_key4 (t1,t2,t3,t0,4);
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	695b      	ldr	r3, [r3, #20]
 8000cc8:	61bb      	str	r3, [r7, #24]
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	699b      	ldr	r3, [r3, #24]
 8000cce:	60fb      	str	r3, [r7, #12]
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	69db      	ldr	r3, [r3, #28]
 8000cd4:	60bb      	str	r3, [r7, #8]
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	691b      	ldr	r3, [r3, #16]
 8000cda:	61fb      	str	r3, [r7, #28]
            AES_expr4(t1,t2,t3,t0,a0);
 8000cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	461a      	mov	r2, r3
 8000ce2:	4b81      	ldr	r3, [pc, #516]	@ (8000ee8 <os_aes+0x6f0>)
 8000ce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ce8:	69ba      	ldr	r2, [r7, #24]
 8000cea:	4053      	eors	r3, r2
 8000cec:	61bb      	str	r3, [r7, #24]
 8000cee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cf0:	0a1b      	lsrs	r3, r3, #8
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	4b7d      	ldr	r3, [pc, #500]	@ (8000eec <os_aes+0x6f4>)
 8000cf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cfc:	68fa      	ldr	r2, [r7, #12]
 8000cfe:	4053      	eors	r3, r2
 8000d00:	60fb      	str	r3, [r7, #12]
 8000d02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d04:	0c1b      	lsrs	r3, r3, #16
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	461a      	mov	r2, r3
 8000d0a:	4b79      	ldr	r3, [pc, #484]	@ (8000ef0 <os_aes+0x6f8>)
 8000d0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d10:	68ba      	ldr	r2, [r7, #8]
 8000d12:	4053      	eors	r3, r2
 8000d14:	60bb      	str	r3, [r7, #8]
 8000d16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d18:	0e1b      	lsrs	r3, r3, #24
 8000d1a:	4a72      	ldr	r2, [pc, #456]	@ (8000ee4 <os_aes+0x6ec>)
 8000d1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d20:	69fa      	ldr	r2, [r7, #28]
 8000d22:	4053      	eors	r3, r2
 8000d24:	61fb      	str	r3, [r7, #28]
            AES_expr4(t2,t3,t0,t1,a1);
 8000d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d28:	b2db      	uxtb	r3, r3
 8000d2a:	461a      	mov	r2, r3
 8000d2c:	4b6e      	ldr	r3, [pc, #440]	@ (8000ee8 <os_aes+0x6f0>)
 8000d2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d32:	68fa      	ldr	r2, [r7, #12]
 8000d34:	4053      	eors	r3, r2
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d3a:	0a1b      	lsrs	r3, r3, #8
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	461a      	mov	r2, r3
 8000d40:	4b6a      	ldr	r3, [pc, #424]	@ (8000eec <os_aes+0x6f4>)
 8000d42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d46:	68ba      	ldr	r2, [r7, #8]
 8000d48:	4053      	eors	r3, r2
 8000d4a:	60bb      	str	r3, [r7, #8]
 8000d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d4e:	0c1b      	lsrs	r3, r3, #16
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	461a      	mov	r2, r3
 8000d54:	4b66      	ldr	r3, [pc, #408]	@ (8000ef0 <os_aes+0x6f8>)
 8000d56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d5a:	69fa      	ldr	r2, [r7, #28]
 8000d5c:	4053      	eors	r3, r2
 8000d5e:	61fb      	str	r3, [r7, #28]
 8000d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d62:	0e1b      	lsrs	r3, r3, #24
 8000d64:	4a5f      	ldr	r2, [pc, #380]	@ (8000ee4 <os_aes+0x6ec>)
 8000d66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d6a:	69ba      	ldr	r2, [r7, #24]
 8000d6c:	4053      	eors	r3, r2
 8000d6e:	61bb      	str	r3, [r7, #24]
            AES_expr4(t3,t0,t1,t2,a2);
 8000d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	461a      	mov	r2, r3
 8000d76:	4b5c      	ldr	r3, [pc, #368]	@ (8000ee8 <os_aes+0x6f0>)
 8000d78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d7c:	68ba      	ldr	r2, [r7, #8]
 8000d7e:	4053      	eors	r3, r2
 8000d80:	60bb      	str	r3, [r7, #8]
 8000d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d84:	0a1b      	lsrs	r3, r3, #8
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	461a      	mov	r2, r3
 8000d8a:	4b58      	ldr	r3, [pc, #352]	@ (8000eec <os_aes+0x6f4>)
 8000d8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d90:	69fa      	ldr	r2, [r7, #28]
 8000d92:	4053      	eors	r3, r2
 8000d94:	61fb      	str	r3, [r7, #28]
 8000d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d98:	0c1b      	lsrs	r3, r3, #16
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	461a      	mov	r2, r3
 8000d9e:	4b54      	ldr	r3, [pc, #336]	@ (8000ef0 <os_aes+0x6f8>)
 8000da0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000da4:	69ba      	ldr	r2, [r7, #24]
 8000da6:	4053      	eors	r3, r2
 8000da8:	61bb      	str	r3, [r7, #24]
 8000daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dac:	0e1b      	lsrs	r3, r3, #24
 8000dae:	4a4d      	ldr	r2, [pc, #308]	@ (8000ee4 <os_aes+0x6ec>)
 8000db0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000db4:	68fa      	ldr	r2, [r7, #12]
 8000db6:	4053      	eors	r3, r2
 8000db8:	60fb      	str	r3, [r7, #12]
            AES_expr4(t0,t1,t2,t3,a3);
 8000dba:	6a3b      	ldr	r3, [r7, #32]
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	461a      	mov	r2, r3
 8000dc0:	4b49      	ldr	r3, [pc, #292]	@ (8000ee8 <os_aes+0x6f0>)
 8000dc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dc6:	69fa      	ldr	r2, [r7, #28]
 8000dc8:	4053      	eors	r3, r2
 8000dca:	61fb      	str	r3, [r7, #28]
 8000dcc:	6a3b      	ldr	r3, [r7, #32]
 8000dce:	0a1b      	lsrs	r3, r3, #8
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	461a      	mov	r2, r3
 8000dd4:	4b45      	ldr	r3, [pc, #276]	@ (8000eec <os_aes+0x6f4>)
 8000dd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dda:	69ba      	ldr	r2, [r7, #24]
 8000ddc:	4053      	eors	r3, r2
 8000dde:	61bb      	str	r3, [r7, #24]
 8000de0:	6a3b      	ldr	r3, [r7, #32]
 8000de2:	0c1b      	lsrs	r3, r3, #16
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	461a      	mov	r2, r3
 8000de8:	4b41      	ldr	r3, [pc, #260]	@ (8000ef0 <os_aes+0x6f8>)
 8000dea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dee:	68fa      	ldr	r2, [r7, #12]
 8000df0:	4053      	eors	r3, r2
 8000df2:	60fb      	str	r3, [r7, #12]
 8000df4:	6a3b      	ldr	r3, [r7, #32]
 8000df6:	0e1b      	lsrs	r3, r3, #24
 8000df8:	4a3a      	ldr	r2, [pc, #232]	@ (8000ee4 <os_aes+0x6ec>)
 8000dfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dfe:	68ba      	ldr	r2, [r7, #8]
 8000e00:	4053      	eors	r3, r2
 8000e02:	60bb      	str	r3, [r7, #8]

            AES_expr(a0,t0,t1,t2,t3,8);
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	6a1b      	ldr	r3, [r3, #32]
 8000e08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	0e1b      	lsrs	r3, r3, #24
 8000e0e:	4a39      	ldr	r2, [pc, #228]	@ (8000ef4 <os_aes+0x6fc>)
 8000e10:	5cd3      	ldrb	r3, [r2, r3]
 8000e12:	061b      	lsls	r3, r3, #24
 8000e14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e16:	4053      	eors	r3, r2
 8000e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e1a:	69bb      	ldr	r3, [r7, #24]
 8000e1c:	0c1b      	lsrs	r3, r3, #16
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	461a      	mov	r2, r3
 8000e22:	4b34      	ldr	r3, [pc, #208]	@ (8000ef4 <os_aes+0x6fc>)
 8000e24:	5c9b      	ldrb	r3, [r3, r2]
 8000e26:	041b      	lsls	r3, r3, #16
 8000e28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e2a:	4053      	eors	r3, r2
 8000e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	0a1b      	lsrs	r3, r3, #8
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	461a      	mov	r2, r3
 8000e36:	4b2f      	ldr	r3, [pc, #188]	@ (8000ef4 <os_aes+0x6fc>)
 8000e38:	5c9b      	ldrb	r3, [r3, r2]
 8000e3a:	021b      	lsls	r3, r3, #8
 8000e3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e3e:	4053      	eors	r3, r2
 8000e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e42:	68bb      	ldr	r3, [r7, #8]
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	461a      	mov	r2, r3
 8000e48:	4b2a      	ldr	r3, [pc, #168]	@ (8000ef4 <os_aes+0x6fc>)
 8000e4a:	5c9b      	ldrb	r3, [r3, r2]
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e50:	4053      	eors	r3, r2
 8000e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
            AES_expr(a1,t1,t2,t3,t0,9);
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e58:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e5a:	69bb      	ldr	r3, [r7, #24]
 8000e5c:	0e1b      	lsrs	r3, r3, #24
 8000e5e:	4a25      	ldr	r2, [pc, #148]	@ (8000ef4 <os_aes+0x6fc>)
 8000e60:	5cd3      	ldrb	r3, [r2, r3]
 8000e62:	061b      	lsls	r3, r3, #24
 8000e64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e66:	4053      	eors	r3, r2
 8000e68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	0c1b      	lsrs	r3, r3, #16
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	461a      	mov	r2, r3
 8000e72:	4b20      	ldr	r3, [pc, #128]	@ (8000ef4 <os_aes+0x6fc>)
 8000e74:	5c9b      	ldrb	r3, [r3, r2]
 8000e76:	041b      	lsls	r3, r3, #16
 8000e78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e7a:	4053      	eors	r3, r2
 8000e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e7e:	68bb      	ldr	r3, [r7, #8]
 8000e80:	0a1b      	lsrs	r3, r3, #8
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	461a      	mov	r2, r3
 8000e86:	4b1b      	ldr	r3, [pc, #108]	@ (8000ef4 <os_aes+0x6fc>)
 8000e88:	5c9b      	ldrb	r3, [r3, r2]
 8000e8a:	021b      	lsls	r3, r3, #8
 8000e8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e8e:	4053      	eors	r3, r2
 8000e90:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e92:	69fb      	ldr	r3, [r7, #28]
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	461a      	mov	r2, r3
 8000e98:	4b16      	ldr	r3, [pc, #88]	@ (8000ef4 <os_aes+0x6fc>)
 8000e9a:	5c9b      	ldrb	r3, [r3, r2]
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ea0:	4053      	eors	r3, r2
 8000ea2:	62bb      	str	r3, [r7, #40]	@ 0x28
            AES_expr(a2,t2,t3,t0,t1,10);
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ea8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	0e1b      	lsrs	r3, r3, #24
 8000eae:	4a11      	ldr	r2, [pc, #68]	@ (8000ef4 <os_aes+0x6fc>)
 8000eb0:	5cd3      	ldrb	r3, [r2, r3]
 8000eb2:	061b      	lsls	r3, r3, #24
 8000eb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000eb6:	4053      	eors	r3, r2
 8000eb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	0c1b      	lsrs	r3, r3, #16
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef4 <os_aes+0x6fc>)
 8000ec4:	5c9b      	ldrb	r3, [r3, r2]
 8000ec6:	041b      	lsls	r3, r3, #16
 8000ec8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000eca:	4053      	eors	r3, r2
 8000ecc:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	0a1b      	lsrs	r3, r3, #8
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	461a      	mov	r2, r3
 8000ed6:	4b07      	ldr	r3, [pc, #28]	@ (8000ef4 <os_aes+0x6fc>)
 8000ed8:	5c9b      	ldrb	r3, [r3, r2]
 8000eda:	021b      	lsls	r3, r3, #8
 8000edc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ede:	4053      	eors	r3, r2
 8000ee0:	e00a      	b.n	8000ef8 <os_aes+0x700>
 8000ee2:	bf00      	nop
 8000ee4:	08009c8c 	.word	0x08009c8c
 8000ee8:	0800a88c 	.word	0x0800a88c
 8000eec:	0800a48c 	.word	0x0800a48c
 8000ef0:	0800a08c 	.word	0x0800a08c
 8000ef4:	08009b8c 	.word	0x08009b8c
 8000ef8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000efa:	69bb      	ldr	r3, [r7, #24]
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	461a      	mov	r2, r3
 8000f00:	4b5f      	ldr	r3, [pc, #380]	@ (8001080 <os_aes+0x888>)
 8000f02:	5c9b      	ldrb	r3, [r3, r2]
 8000f04:	461a      	mov	r2, r3
 8000f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f08:	4053      	eors	r3, r2
 8000f0a:	627b      	str	r3, [r7, #36]	@ 0x24
            AES_expr(a3,t3,t0,t1,t2,11);
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f10:	623b      	str	r3, [r7, #32]
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	0e1b      	lsrs	r3, r3, #24
 8000f16:	4a5a      	ldr	r2, [pc, #360]	@ (8001080 <os_aes+0x888>)
 8000f18:	5cd3      	ldrb	r3, [r2, r3]
 8000f1a:	061b      	lsls	r3, r3, #24
 8000f1c:	6a3a      	ldr	r2, [r7, #32]
 8000f1e:	4053      	eors	r3, r2
 8000f20:	623b      	str	r3, [r7, #32]
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	0c1b      	lsrs	r3, r3, #16
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	461a      	mov	r2, r3
 8000f2a:	4b55      	ldr	r3, [pc, #340]	@ (8001080 <os_aes+0x888>)
 8000f2c:	5c9b      	ldrb	r3, [r3, r2]
 8000f2e:	041b      	lsls	r3, r3, #16
 8000f30:	6a3a      	ldr	r2, [r7, #32]
 8000f32:	4053      	eors	r3, r2
 8000f34:	623b      	str	r3, [r7, #32]
 8000f36:	69bb      	ldr	r3, [r7, #24]
 8000f38:	0a1b      	lsrs	r3, r3, #8
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	4b50      	ldr	r3, [pc, #320]	@ (8001080 <os_aes+0x888>)
 8000f40:	5c9b      	ldrb	r3, [r3, r2]
 8000f42:	021b      	lsls	r3, r3, #8
 8000f44:	6a3a      	ldr	r2, [r7, #32]
 8000f46:	4053      	eors	r3, r2
 8000f48:	623b      	str	r3, [r7, #32]
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	461a      	mov	r2, r3
 8000f50:	4b4b      	ldr	r3, [pc, #300]	@ (8001080 <os_aes+0x888>)
 8000f52:	5c9b      	ldrb	r3, [r3, r2]
 8000f54:	461a      	mov	r2, r3
 8000f56:	6a3b      	ldr	r3, [r7, #32]
 8000f58:	4053      	eors	r3, r2
 8000f5a:	623b      	str	r3, [r7, #32]
            // result of AES encryption in a0-a3

            if( mode & AES_MIC ) {
 8000f5c:	79fb      	ldrb	r3, [r7, #7]
 8000f5e:	f003 0302 	and.w	r3, r3, #2
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d056      	beq.n	8001014 <os_aes+0x81c>
                if( (t1 = (mode & AES_MICSUB) >> 4) != 0 ) { // last block
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	111b      	asrs	r3, r3, #4
 8000f6a:	f003 0303 	and.w	r3, r3, #3
 8000f6e:	61bb      	str	r3, [r7, #24]
 8000f70:	69bb      	ldr	r3, [r7, #24]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d041      	beq.n	8000ffa <os_aes+0x802>
                    do {
                        // compute CMAC subkey K1 and K2
                        t0 = a0 >> 31; // save MSB
 8000f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f78:	0fdb      	lsrs	r3, r3, #31
 8000f7a:	61fb      	str	r3, [r7, #28]
                        a0 = (a0 << 1) | (a1 >> 31);
 8000f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f7e:	005a      	lsls	r2, r3, #1
 8000f80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f82:	0fdb      	lsrs	r3, r3, #31
 8000f84:	4313      	orrs	r3, r2
 8000f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        a1 = (a1 << 1) | (a2 >> 31);
 8000f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f8a:	005a      	lsls	r2, r3, #1
 8000f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f8e:	0fdb      	lsrs	r3, r3, #31
 8000f90:	4313      	orrs	r3, r2
 8000f92:	62bb      	str	r3, [r7, #40]	@ 0x28
                        a2 = (a2 << 1) | (a3 >> 31);
 8000f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f96:	005a      	lsls	r2, r3, #1
 8000f98:	6a3b      	ldr	r3, [r7, #32]
 8000f9a:	0fdb      	lsrs	r3, r3, #31
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	627b      	str	r3, [r7, #36]	@ 0x24
                        a3 = (a3 << 1);
 8000fa0:	6a3b      	ldr	r3, [r7, #32]
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	623b      	str	r3, [r7, #32]
                        if( t0 ) a3 ^= 0x87;
 8000fa6:	69fb      	ldr	r3, [r7, #28]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d003      	beq.n	8000fb4 <os_aes+0x7bc>
 8000fac:	6a3b      	ldr	r3, [r7, #32]
 8000fae:	f083 0387 	eor.w	r3, r3, #135	@ 0x87
 8000fb2:	623b      	str	r3, [r7, #32]
                    } while( --t1 );
 8000fb4:	69bb      	ldr	r3, [r7, #24]
 8000fb6:	3b01      	subs	r3, #1
 8000fb8:	61bb      	str	r3, [r7, #24]
 8000fba:	69bb      	ldr	r3, [r7, #24]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d1da      	bne.n	8000f76 <os_aes+0x77e>

                    AESAUX[0] ^= a0;
 8000fc0:	4b30      	ldr	r3, [pc, #192]	@ (8001084 <os_aes+0x88c>)
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fc6:	4053      	eors	r3, r2
 8000fc8:	4a2e      	ldr	r2, [pc, #184]	@ (8001084 <os_aes+0x88c>)
 8000fca:	6013      	str	r3, [r2, #0]
                    AESAUX[1] ^= a1;
 8000fcc:	4b2d      	ldr	r3, [pc, #180]	@ (8001084 <os_aes+0x88c>)
 8000fce:	685a      	ldr	r2, [r3, #4]
 8000fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fd2:	4053      	eors	r3, r2
 8000fd4:	4a2b      	ldr	r2, [pc, #172]	@ (8001084 <os_aes+0x88c>)
 8000fd6:	6053      	str	r3, [r2, #4]
                    AESAUX[2] ^= a2;
 8000fd8:	4b2a      	ldr	r3, [pc, #168]	@ (8001084 <os_aes+0x88c>)
 8000fda:	689a      	ldr	r2, [r3, #8]
 8000fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fde:	4053      	eors	r3, r2
 8000fe0:	4a28      	ldr	r2, [pc, #160]	@ (8001084 <os_aes+0x88c>)
 8000fe2:	6093      	str	r3, [r2, #8]
                    AESAUX[3] ^= a3;
 8000fe4:	4b27      	ldr	r3, [pc, #156]	@ (8001084 <os_aes+0x88c>)
 8000fe6:	68da      	ldr	r2, [r3, #12]
 8000fe8:	6a3b      	ldr	r3, [r7, #32]
 8000fea:	4053      	eors	r3, r2
 8000fec:	4a25      	ldr	r2, [pc, #148]	@ (8001084 <os_aes+0x88c>)
 8000fee:	60d3      	str	r3, [r2, #12]
                    mode &= ~AES_MICSUB;
 8000ff0:	79fb      	ldrb	r3, [r7, #7]
 8000ff2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000ff6:	71fb      	strb	r3, [r7, #7]
                    goto LOADDATA;
 8000ff8:	e4ad      	b.n	8000956 <os_aes+0x15e>
                } else {
                    // save cipher block as new iv
                    AESAUX[0] = a0;
 8000ffa:	4a22      	ldr	r2, [pc, #136]	@ (8001084 <os_aes+0x88c>)
 8000ffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ffe:	6013      	str	r3, [r2, #0]
                    AESAUX[1] = a1;
 8001000:	4a20      	ldr	r2, [pc, #128]	@ (8001084 <os_aes+0x88c>)
 8001002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001004:	6053      	str	r3, [r2, #4]
                    AESAUX[2] = a2;
 8001006:	4a1f      	ldr	r2, [pc, #124]	@ (8001084 <os_aes+0x88c>)
 8001008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800100a:	6093      	str	r3, [r2, #8]
                    AESAUX[3] = a3;
 800100c:	4a1d      	ldr	r2, [pc, #116]	@ (8001084 <os_aes+0x88c>)
 800100e:	6a3b      	ldr	r3, [r7, #32]
 8001010:	60d3      	str	r3, [r2, #12]
 8001012:	e094      	b.n	800113e <os_aes+0x946>
                }
            } else { // CIPHER
                if( mode & AES_CTR ) { // xor block (partially)
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	f003 0304 	and.w	r3, r3, #4
 800101a:	2b00      	cmp	r3, #0
 800101c:	d034      	beq.n	8001088 <os_aes+0x890>
                    t0 = (len > 16) ? 16: len;
 800101e:	88bb      	ldrh	r3, [r7, #4]
 8001020:	2b10      	cmp	r3, #16
 8001022:	bf28      	it	cs
 8001024:	2310      	movcs	r3, #16
 8001026:	b29b      	uxth	r3, r3
 8001028:	61fb      	str	r3, [r7, #28]
                    for(t1=0; t1<t0; t1++) {
 800102a:	2300      	movs	r3, #0
 800102c:	61bb      	str	r3, [r7, #24]
 800102e:	e01d      	b.n	800106c <os_aes+0x874>
                        buf[t1] ^= (a0>>24);
 8001030:	683a      	ldr	r2, [r7, #0]
 8001032:	69bb      	ldr	r3, [r7, #24]
 8001034:	4413      	add	r3, r2
 8001036:	7819      	ldrb	r1, [r3, #0]
 8001038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800103a:	0e1b      	lsrs	r3, r3, #24
 800103c:	b2da      	uxtb	r2, r3
 800103e:	6838      	ldr	r0, [r7, #0]
 8001040:	69bb      	ldr	r3, [r7, #24]
 8001042:	4403      	add	r3, r0
 8001044:	404a      	eors	r2, r1
 8001046:	b2d2      	uxtb	r2, r2
 8001048:	701a      	strb	r2, [r3, #0]
                        a0 <<= 8;
 800104a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800104c:	021b      	lsls	r3, r3, #8
 800104e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        if((t1&3)==3) {
 8001050:	69bb      	ldr	r3, [r7, #24]
 8001052:	f003 0303 	and.w	r3, r3, #3
 8001056:	2b03      	cmp	r3, #3
 8001058:	d105      	bne.n	8001066 <os_aes+0x86e>
                            a0 = a1;
 800105a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800105c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                            a1 = a2;
 800105e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001060:	62bb      	str	r3, [r7, #40]	@ 0x28
                            a2 = a3;
 8001062:	6a3b      	ldr	r3, [r7, #32]
 8001064:	627b      	str	r3, [r7, #36]	@ 0x24
                    for(t1=0; t1<t0; t1++) {
 8001066:	69bb      	ldr	r3, [r7, #24]
 8001068:	3301      	adds	r3, #1
 800106a:	61bb      	str	r3, [r7, #24]
 800106c:	69ba      	ldr	r2, [r7, #24]
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	429a      	cmp	r2, r3
 8001072:	d3dd      	bcc.n	8001030 <os_aes+0x838>
                        }
                    }
                    // update counter
                    AESAUX[3]++;
 8001074:	4b03      	ldr	r3, [pc, #12]	@ (8001084 <os_aes+0x88c>)
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	3301      	adds	r3, #1
 800107a:	4a02      	ldr	r2, [pc, #8]	@ (8001084 <os_aes+0x88c>)
 800107c:	60d3      	str	r3, [r2, #12]
 800107e:	e05e      	b.n	800113e <os_aes+0x946>
 8001080:	08009b8c 	.word	0x08009b8c
 8001084:	2000008c 	.word	0x2000008c
                } else { // ECB
                    // store block
                    msbf4_write(buf+0,  a0);
 8001088:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800108a:	0e1b      	lsrs	r3, r3, #24
 800108c:	b2da      	uxtb	r2, r3
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	701a      	strb	r2, [r3, #0]
 8001092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001094:	0c1a      	lsrs	r2, r3, #16
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	3301      	adds	r3, #1
 800109a:	b2d2      	uxtb	r2, r2
 800109c:	701a      	strb	r2, [r3, #0]
 800109e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010a0:	0a1a      	lsrs	r2, r3, #8
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	3302      	adds	r3, #2
 80010a6:	b2d2      	uxtb	r2, r2
 80010a8:	701a      	strb	r2, [r3, #0]
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	3303      	adds	r3, #3
 80010ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80010b0:	b2d2      	uxtb	r2, r2
 80010b2:	701a      	strb	r2, [r3, #0]
                    msbf4_write(buf+4,  a1);
 80010b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010b6:	0e1a      	lsrs	r2, r3, #24
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	3304      	adds	r3, #4
 80010bc:	b2d2      	uxtb	r2, r2
 80010be:	701a      	strb	r2, [r3, #0]
 80010c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010c2:	0c1a      	lsrs	r2, r3, #16
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	3305      	adds	r3, #5
 80010c8:	b2d2      	uxtb	r2, r2
 80010ca:	701a      	strb	r2, [r3, #0]
 80010cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010ce:	0a1a      	lsrs	r2, r3, #8
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	3306      	adds	r3, #6
 80010d4:	b2d2      	uxtb	r2, r2
 80010d6:	701a      	strb	r2, [r3, #0]
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	3307      	adds	r3, #7
 80010dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80010de:	b2d2      	uxtb	r2, r2
 80010e0:	701a      	strb	r2, [r3, #0]
                    msbf4_write(buf+8,  a2);
 80010e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010e4:	0e1a      	lsrs	r2, r3, #24
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	3308      	adds	r3, #8
 80010ea:	b2d2      	uxtb	r2, r2
 80010ec:	701a      	strb	r2, [r3, #0]
 80010ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f0:	0c1a      	lsrs	r2, r3, #16
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	3309      	adds	r3, #9
 80010f6:	b2d2      	uxtb	r2, r2
 80010f8:	701a      	strb	r2, [r3, #0]
 80010fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010fc:	0a1a      	lsrs	r2, r3, #8
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	330a      	adds	r3, #10
 8001102:	b2d2      	uxtb	r2, r2
 8001104:	701a      	strb	r2, [r3, #0]
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	330b      	adds	r3, #11
 800110a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800110c:	b2d2      	uxtb	r2, r2
 800110e:	701a      	strb	r2, [r3, #0]
                    msbf4_write(buf+12, a3);
 8001110:	6a3b      	ldr	r3, [r7, #32]
 8001112:	0e1a      	lsrs	r2, r3, #24
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	330c      	adds	r3, #12
 8001118:	b2d2      	uxtb	r2, r2
 800111a:	701a      	strb	r2, [r3, #0]
 800111c:	6a3b      	ldr	r3, [r7, #32]
 800111e:	0c1a      	lsrs	r2, r3, #16
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	330d      	adds	r3, #13
 8001124:	b2d2      	uxtb	r2, r2
 8001126:	701a      	strb	r2, [r3, #0]
 8001128:	6a3b      	ldr	r3, [r7, #32]
 800112a:	0a1a      	lsrs	r2, r3, #8
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	330e      	adds	r3, #14
 8001130:	b2d2      	uxtb	r2, r2
 8001132:	701a      	strb	r2, [r3, #0]
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	330f      	adds	r3, #15
 8001138:	6a3a      	ldr	r2, [r7, #32]
 800113a:	b2d2      	uxtb	r2, r2
 800113c:	701a      	strb	r2, [r3, #0]
                }
            }

            // update block state
            if( (mode & AES_MIC)==0 || (mode & AES_MICNOAUX) ) {
 800113e:	79fb      	ldrb	r3, [r7, #7]
 8001140:	f003 0302 	and.w	r3, r3, #2
 8001144:	2b00      	cmp	r3, #0
 8001146:	d004      	beq.n	8001152 <os_aes+0x95a>
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	f003 0308 	and.w	r3, r3, #8
 800114e:	2b00      	cmp	r3, #0
 8001150:	d005      	beq.n	800115e <os_aes+0x966>
                buf += 16;
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	3310      	adds	r3, #16
 8001156:	603b      	str	r3, [r7, #0]
                len -= 16;
 8001158:	88bb      	ldrh	r3, [r7, #4]
 800115a:	3b10      	subs	r3, #16
 800115c:	80bb      	strh	r3, [r7, #4]
            }
            mode |= AES_MICNOAUX;
 800115e:	79fb      	ldrb	r3, [r7, #7]
 8001160:	f043 0308 	orr.w	r3, r3, #8
 8001164:	71fb      	strb	r3, [r7, #7]
        while( (signed char)len > 0 ) {
 8001166:	88bb      	ldrh	r3, [r7, #4]
 8001168:	b25b      	sxtb	r3, r3
 800116a:	2b00      	cmp	r3, #0
 800116c:	f73f abba 	bgt.w	80008e4 <os_aes+0xec>
        }
        return AESAUX[0];
 8001170:	4b02      	ldr	r3, [pc, #8]	@ (800117c <os_aes+0x984>)
 8001172:	681b      	ldr	r3, [r3, #0]
}
 8001174:	4618      	mov	r0, r3
 8001176:	3730      	adds	r7, #48	@ 0x30
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	2000008c 	.word	0x2000008c

08001180 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b088      	sub	sp, #32
 8001184:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001186:	f107 030c 	add.w	r3, r7, #12
 800118a:	2200      	movs	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	605a      	str	r2, [r3, #4]
 8001190:	609a      	str	r2, [r3, #8]
 8001192:	60da      	str	r2, [r3, #12]
 8001194:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001196:	4b33      	ldr	r3, [pc, #204]	@ (8001264 <MX_GPIO_Init+0xe4>)
 8001198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119a:	4a32      	ldr	r2, [pc, #200]	@ (8001264 <MX_GPIO_Init+0xe4>)
 800119c:	f043 0304 	orr.w	r3, r3, #4
 80011a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011a2:	4b30      	ldr	r3, [pc, #192]	@ (8001264 <MX_GPIO_Init+0xe4>)
 80011a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a6:	f003 0304 	and.w	r3, r3, #4
 80011aa:	60bb      	str	r3, [r7, #8]
 80011ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ae:	4b2d      	ldr	r3, [pc, #180]	@ (8001264 <MX_GPIO_Init+0xe4>)
 80011b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b2:	4a2c      	ldr	r2, [pc, #176]	@ (8001264 <MX_GPIO_Init+0xe4>)
 80011b4:	f043 0301 	orr.w	r3, r3, #1
 80011b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001264 <MX_GPIO_Init+0xe4>)
 80011bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011be:	f003 0301 	and.w	r3, r3, #1
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c6:	4b27      	ldr	r3, [pc, #156]	@ (8001264 <MX_GPIO_Init+0xe4>)
 80011c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ca:	4a26      	ldr	r2, [pc, #152]	@ (8001264 <MX_GPIO_Init+0xe4>)
 80011cc:	f043 0302 	orr.w	r3, r3, #2
 80011d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011d2:	4b24      	ldr	r3, [pc, #144]	@ (8001264 <MX_GPIO_Init+0xe4>)
 80011d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d6:	f003 0302 	and.w	r3, r3, #2
 80011da:	603b      	str	r3, [r7, #0]
 80011dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Alim_temp_Pin|RST_Pin|NSS_Pin, GPIO_PIN_RESET);
 80011de:	2200      	movs	r2, #0
 80011e0:	f648 0180 	movw	r1, #34944	@ 0x8880
 80011e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011e8:	f006 faf0 	bl	80077cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80011ec:	2200      	movs	r2, #0
 80011ee:	2102      	movs	r1, #2
 80011f0:	481d      	ldr	r0, [pc, #116]	@ (8001268 <MX_GPIO_Init+0xe8>)
 80011f2:	f006 faeb 	bl	80077cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = Alim_temp_Pin|RST_Pin|NSS_Pin;
 80011f6:	f648 0380 	movw	r3, #34944	@ 0x8880
 80011fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011fc:	2301      	movs	r3, #1
 80011fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001200:	2300      	movs	r3, #0
 8001202:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001204:	2300      	movs	r3, #0
 8001206:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001208:	f107 030c 	add.w	r3, r7, #12
 800120c:	4619      	mov	r1, r3
 800120e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001212:	f006 f971 	bl	80074f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001216:	2302      	movs	r3, #2
 8001218:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800121a:	2301      	movs	r3, #1
 800121c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121e:	2300      	movs	r3, #0
 8001220:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001222:	2300      	movs	r3, #0
 8001224:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001226:	f107 030c 	add.w	r3, r7, #12
 800122a:	4619      	mov	r1, r3
 800122c:	480e      	ldr	r0, [pc, #56]	@ (8001268 <MX_GPIO_Init+0xe8>)
 800122e:	f006 f963 	bl	80074f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = DIO0_Pin|DIO1_Pin;
 8001232:	23c0      	movs	r3, #192	@ 0xc0
 8001234:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001236:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800123a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123c:	2300      	movs	r3, #0
 800123e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001240:	f107 030c 	add.w	r3, r7, #12
 8001244:	4619      	mov	r1, r3
 8001246:	4808      	ldr	r0, [pc, #32]	@ (8001268 <MX_GPIO_Init+0xe8>)
 8001248:	f006 f956 	bl	80074f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800124c:	2200      	movs	r2, #0
 800124e:	2100      	movs	r1, #0
 8001250:	2017      	movs	r0, #23
 8001252:	f006 f8da 	bl	800740a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001256:	2017      	movs	r0, #23
 8001258:	f006 f8f3 	bl	8007442 <HAL_NVIC_EnableIRQ>

}
 800125c:	bf00      	nop
 800125e:	3720      	adds	r7, #32
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	40021000 	.word	0x40021000
 8001268:	48000400 	.word	0x48000400

0800126c <hal_io_init>:


// -----------------------------------------------------------------------------
// I/O

static void hal_io_init () {
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
	//already done by cubemx
}
 8001270:	bf00      	nop
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr

0800127a <hal_pin_rxtx>:

// val ==1  => tx 1, rx 0 ; val == 0 => tx 0, rx 1
void hal_pin_rxtx (u1_t val) {
 800127a:	b480      	push	{r7}
 800127c:	b083      	sub	sp, #12
 800127e:	af00      	add	r7, sp, #0
 8001280:	4603      	mov	r3, r0
 8001282:	71fb      	strb	r3, [r7, #7]
  #ifdef TX_GPIO_Port
    HAL_GPIO_WritePin(RX_GPIO_Port,RX_Pin,~val);
    HAL_GPIO_WritePin(TX_GPIO_Port,TX_Pin,val);
  #endif
#endif
}
 8001284:	bf00      	nop
 8001286:	370c      	adds	r7, #12
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr

08001290 <hal_pin_nss>:

// set radio NSS pin to given value
void hal_pin_nss (u1_t val) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	4603      	mov	r3, r0
 8001298:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(NSS_GPIO_Port,NSS_Pin,val);
 800129a:	79fb      	ldrb	r3, [r7, #7]
 800129c:	461a      	mov	r2, r3
 800129e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012a6:	f006 fa91 	bl	80077cc <HAL_GPIO_WritePin>
}
 80012aa:	bf00      	nop
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <hal_pin_rst>:

// set radio RST pin to given value (or keep floating!)
void hal_pin_rst (u1_t val) {
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b08c      	sub	sp, #48	@ 0x30
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	4603      	mov	r3, r0
 80012ba:	71fb      	strb	r3, [r7, #7]
    if(val == 0 || val == 1) { // drive pin
 80012bc:	79fb      	ldrb	r3, [r7, #7]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d002      	beq.n	80012c8 <hal_pin_rst+0x16>
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	2b01      	cmp	r3, #1
 80012c6:	d116      	bne.n	80012f6 <hal_pin_rst+0x44>
    	GPIO_InitTypeDef GPIO_InitStruct;
    	GPIO_InitStruct.Pin = RST_Pin;
 80012c8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80012cc:	61fb      	str	r3, [r7, #28]
    	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ce:	2301      	movs	r3, #1
 80012d0:	623b      	str	r3, [r7, #32]
    	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d2:	2300      	movs	r3, #0
 80012d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    	HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 80012d6:	f107 031c 	add.w	r3, r7, #28
 80012da:	4619      	mov	r1, r3
 80012dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012e0:	f006 f90a 	bl	80074f8 <HAL_GPIO_Init>

    	HAL_GPIO_WritePin(RST_GPIO_Port,RST_Pin,val);
 80012e4:	79fb      	ldrb	r3, [r7, #7]
 80012e6:	461a      	mov	r2, r3
 80012e8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80012ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012f0:	f006 fa6c 	bl	80077cc <HAL_GPIO_WritePin>
    if(val == 0 || val == 1) { // drive pin
 80012f4:	e00e      	b.n	8001314 <hal_pin_rst+0x62>

    } else { // keep pin floating
        GPIO_InitTypeDef GPIO_InitStruct;
    	GPIO_InitStruct.Pin = RST_Pin;
 80012f6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80012fa:	60bb      	str	r3, [r7, #8]
    	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012fc:	2300      	movs	r3, #0
 80012fe:	60fb      	str	r3, [r7, #12]
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001300:	2300      	movs	r3, #0
 8001302:	613b      	str	r3, [r7, #16]
    	HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8001304:	f107 0308 	add.w	r3, r7, #8
 8001308:	4619      	mov	r1, r3
 800130a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800130e:	f006 f8f3 	bl	80074f8 <HAL_GPIO_Init>
    }
}
 8001312:	bf00      	nop
 8001314:	bf00      	nop
 8001316:	3730      	adds	r7, #48	@ 0x30
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}

0800131c <HAL_GPIO_EXTI_Callback>:

extern void radio_irq_handler(u1_t dio);

// generic EXTI IRQ handler for all channels
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin_int){
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	80fb      	strh	r3, [r7, #6]
	// DIO 0
	if(GPIO_Pin_int == DIO0_Pin) {
 8001326:	88fb      	ldrh	r3, [r7, #6]
 8001328:	2b40      	cmp	r3, #64	@ 0x40
 800132a:	d102      	bne.n	8001332 <HAL_GPIO_EXTI_Callback+0x16>
		// invoke radio handler (on IRQ!)
		radio_irq_handler(0);
 800132c:	2000      	movs	r0, #0
 800132e:	f004 f8cb 	bl	80054c8 <radio_irq_handler>
	}
	// DIO 1
	if(GPIO_Pin_int == DIO1_Pin) {
 8001332:	88fb      	ldrh	r3, [r7, #6]
 8001334:	2b80      	cmp	r3, #128	@ 0x80
 8001336:	d102      	bne.n	800133e <HAL_GPIO_EXTI_Callback+0x22>
	    // invoke radio handler (on IRQ!)
		radio_irq_handler(1);
 8001338:	2001      	movs	r0, #1
 800133a:	f004 f8c5 	bl	80054c8 <radio_irq_handler>
	// DIO 2
//	if(GPIO_Pin_int == DIO2_Pin) {
	//    // invoke radio handler (on IRQ!)
//	    radio_irq_handler(2);
//	}
}
 800133e:	bf00      	nop
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}

08001346 <hal_spi_init>:

// -----------------------------------------------------------------------------
// SPI
void hal_spi_init () {
 8001346:	b480      	push	{r7}
 8001348:	af00      	add	r7, sp, #0
	// already done by cube mx
}
 800134a:	bf00      	nop
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr

08001354 <hal_spi>:

// perform SPI transaction with radio
u1_t hal_spi (u1_t out) {
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af02      	add	r7, sp, #8
 800135a:	4603      	mov	r3, r0
 800135c:	71fb      	strb	r3, [r7, #7]
	char outbuffer[] ="";
 800135e:	2300      	movs	r3, #0
 8001360:	733b      	strb	r3, [r7, #12]
	char inbuffer[] ="";
 8001362:	2300      	movs	r3, #0
 8001364:	723b      	strb	r3, [r7, #8]
	outbuffer[0] = out;
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	733b      	strb	r3, [r7, #12]
	HAL_SPI_TransmitReceive(&mySPI,outbuffer,inbuffer,sizeof(outbuffer),HAL_MAX_DELAY);
 800136a:	f107 0208 	add.w	r2, r7, #8
 800136e:	f107 010c 	add.w	r1, r7, #12
 8001372:	f04f 33ff 	mov.w	r3, #4294967295
 8001376:	9300      	str	r3, [sp, #0]
 8001378:	2301      	movs	r3, #1
 800137a:	4804      	ldr	r0, [pc, #16]	@ (800138c <hal_spi+0x38>)
 800137c:	f007 fc45 	bl	8008c0a <HAL_SPI_TransmitReceive>
	return inbuffer[0];
 8001380:	7a3b      	ldrb	r3, [r7, #8]
}
 8001382:	4618      	mov	r0, r3
 8001384:	3710      	adds	r7, #16
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	20000328 	.word	0x20000328

08001390 <hal_time_init>:


// -----------------------------------------------------------------------------
// TIME
static void hal_time_init () {
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
	// already done by cubemx
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
	...

080013a0 <hal_ticks>:

u4_t hal_ticks () {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
    hal_disableIRQs();
 80013a6:	f000 f8b9 	bl	800151c <hal_disableIRQs>
    u4_t t = HAL.ticks;
 80013aa:	4b13      	ldr	r3, [pc, #76]	@ (80013f8 <hal_ticks+0x58>)
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	607b      	str	r3, [r7, #4]
    u2_t cnt = __HAL_TIM_GET_COUNTER(&myTIMER);
 80013b0:	4b12      	ldr	r3, [pc, #72]	@ (80013fc <hal_ticks+0x5c>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013b6:	807b      	strh	r3, [r7, #2]
    if(__HAL_TIM_GET_FLAG(&myTIMER, TIM_FLAG_CC1) != RESET){
 80013b8:	4b10      	ldr	r3, [pc, #64]	@ (80013fc <hal_ticks+0x5c>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	691b      	ldr	r3, [r3, #16]
 80013be:	f003 0302 	and.w	r3, r3, #2
 80013c2:	2b02      	cmp	r3, #2
 80013c4:	d10d      	bne.n	80013e2 <hal_ticks+0x42>
    	if(__HAL_TIM_GET_IT_SOURCE(&myTIMER, TIM_IT_CC1) !=RESET){
 80013c6:	4b0d      	ldr	r3, [pc, #52]	@ (80013fc <hal_ticks+0x5c>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	68db      	ldr	r3, [r3, #12]
 80013cc:	f003 0302 	and.w	r3, r3, #2
 80013d0:	2b02      	cmp	r3, #2
 80013d2:	d106      	bne.n	80013e2 <hal_ticks+0x42>
    		cnt = __HAL_TIM_GET_COUNTER(&myTIMER);
 80013d4:	4b09      	ldr	r3, [pc, #36]	@ (80013fc <hal_ticks+0x5c>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013da:	807b      	strh	r3, [r7, #2]
    		t++;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	3301      	adds	r3, #1
 80013e0:	607b      	str	r3, [r7, #4]
        }
     }
    hal_enableIRQs();
 80013e2:	f000 f8ab 	bl	800153c <hal_enableIRQs>
    return (t<<16)|cnt;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	041a      	lsls	r2, r3, #16
 80013ea:	887b      	ldrh	r3, [r7, #2]
 80013ec:	4313      	orrs	r3, r2
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	2000014c 	.word	0x2000014c
 80013fc:	200003d8 	.word	0x200003d8

08001400 <deltaticks>:

// return modified delta ticks from now to specified ticktime (0 for past, FFFF for far future)
static u2_t deltaticks (u4_t time) {
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
    u4_t t = hal_ticks();
 8001408:	f7ff ffca 	bl	80013a0 <hal_ticks>
 800140c:	60f8      	str	r0, [r7, #12]
    s4_t d = time - t;
 800140e:	687a      	ldr	r2, [r7, #4]
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	60bb      	str	r3, [r7, #8]
    if( d<=0 ) return 0;    // in the past
 8001416:	68bb      	ldr	r3, [r7, #8]
 8001418:	2b00      	cmp	r3, #0
 800141a:	dc01      	bgt.n	8001420 <deltaticks+0x20>
 800141c:	2300      	movs	r3, #0
 800141e:	e008      	b.n	8001432 <deltaticks+0x32>
    if( (d>>16)!=0 ) return 0xFFFF; // far ahead
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	141b      	asrs	r3, r3, #16
 8001424:	2b00      	cmp	r3, #0
 8001426:	d002      	beq.n	800142e <deltaticks+0x2e>
 8001428:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800142c:	e001      	b.n	8001432 <deltaticks+0x32>
    return (u2_t)d;
 800142e:	68bb      	ldr	r3, [r7, #8]
 8001430:	b29b      	uxth	r3, r3
}
 8001432:	4618      	mov	r0, r3
 8001434:	3710      	adds	r7, #16
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}

0800143a <hal_waitUntil>:

void hal_waitUntil (u4_t time) {
 800143a:	b580      	push	{r7, lr}
 800143c:	b082      	sub	sp, #8
 800143e:	af00      	add	r7, sp, #0
 8001440:	6078      	str	r0, [r7, #4]
    while( deltaticks(time) != 0 ); // busy wait until timestamp is reached
 8001442:	bf00      	nop
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f7ff ffdb 	bl	8001400 <deltaticks>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d1f9      	bne.n	8001444 <hal_waitUntil+0xa>
}
 8001450:	bf00      	nop
 8001452:	bf00      	nop
 8001454:	3708      	adds	r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
	...

0800145c <hal_checkTimer>:

// check and rewind for target time
u1_t hal_checkTimer (u4_t time) {
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
    u2_t dt;
    myTIMER.Instance->SR &= ~TIM_SR_CC1IF; // clear any pending interrupts
 8001464:	4b1b      	ldr	r3, [pc, #108]	@ (80014d4 <hal_checkTimer+0x78>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	691a      	ldr	r2, [r3, #16]
 800146a:	4b1a      	ldr	r3, [pc, #104]	@ (80014d4 <hal_checkTimer+0x78>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f022 0202 	bic.w	r2, r2, #2
 8001472:	611a      	str	r2, [r3, #16]
    if((dt = deltaticks(time)) < 5) { // event is now (a few ticks ahead)
 8001474:	6878      	ldr	r0, [r7, #4]
 8001476:	f7ff ffc3 	bl	8001400 <deltaticks>
 800147a:	4603      	mov	r3, r0
 800147c:	81fb      	strh	r3, [r7, #14]
 800147e:	89fb      	ldrh	r3, [r7, #14]
 8001480:	2b04      	cmp	r3, #4
 8001482:	d809      	bhi.n	8001498 <hal_checkTimer+0x3c>
    	myTIMER.Instance->DIER &= ~TIM_DIER_CC1IE; // disable IE
 8001484:	4b13      	ldr	r3, [pc, #76]	@ (80014d4 <hal_checkTimer+0x78>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	68da      	ldr	r2, [r3, #12]
 800148a:	4b12      	ldr	r3, [pc, #72]	@ (80014d4 <hal_checkTimer+0x78>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f022 0202 	bic.w	r2, r2, #2
 8001492:	60da      	str	r2, [r3, #12]
        return 1;
 8001494:	2301      	movs	r3, #1
 8001496:	e018      	b.n	80014ca <hal_checkTimer+0x6e>
    } else { // rewind timer (fully or to exact time))
    	myTIMER.Instance->CCR1 = myTIMER.Instance->CNT + dt;   // set comparator
 8001498:	4b0e      	ldr	r3, [pc, #56]	@ (80014d4 <hal_checkTimer+0x78>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800149e:	89fa      	ldrh	r2, [r7, #14]
 80014a0:	4b0c      	ldr	r3, [pc, #48]	@ (80014d4 <hal_checkTimer+0x78>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	440a      	add	r2, r1
 80014a6:	635a      	str	r2, [r3, #52]	@ 0x34
    	myTIMER.Instance->DIER |= TIM_DIER_CC1IE;  // enable IE
 80014a8:	4b0a      	ldr	r3, [pc, #40]	@ (80014d4 <hal_checkTimer+0x78>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	68da      	ldr	r2, [r3, #12]
 80014ae:	4b09      	ldr	r3, [pc, #36]	@ (80014d4 <hal_checkTimer+0x78>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f042 0202 	orr.w	r2, r2, #2
 80014b6:	60da      	str	r2, [r3, #12]
    	myTIMER.Instance->CCER |= TIM_CCER_CC1E;   // enable capture/compare uint 2
 80014b8:	4b06      	ldr	r3, [pc, #24]	@ (80014d4 <hal_checkTimer+0x78>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	6a1a      	ldr	r2, [r3, #32]
 80014be:	4b05      	ldr	r3, [pc, #20]	@ (80014d4 <hal_checkTimer+0x78>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f042 0201 	orr.w	r2, r2, #1
 80014c6:	621a      	str	r2, [r3, #32]
        return 0;
 80014c8:	2300      	movs	r3, #0
    }
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3710      	adds	r7, #16
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	200003d8 	.word	0x200003d8

080014d8 <HAL_TIM_PeriodElapsedCallback>:

//Callback deja renseigne dans le main.c
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
	if(htim->Instance == myTIMER.Instance){
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	4b09      	ldr	r3, [pc, #36]	@ (800150c <HAL_TIM_PeriodElapsedCallback+0x34>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d104      	bne.n	80014f6 <HAL_TIM_PeriodElapsedCallback+0x1e>
		HAL.ticks++;
 80014ec:	4b08      	ldr	r3, [pc, #32]	@ (8001510 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	3301      	adds	r3, #1
 80014f2:	4a07      	ldr	r2, [pc, #28]	@ (8001510 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80014f4:	6053      	str	r3, [r2, #4]
    }

	if(htim == &htim6) HAL_ADC_Start_IT(&hadc1);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4a06      	ldr	r2, [pc, #24]	@ (8001514 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d102      	bne.n	8001504 <HAL_TIM_PeriodElapsedCallback+0x2c>
 80014fe:	4806      	ldr	r0, [pc, #24]	@ (8001518 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001500:	f004 fe98 	bl	8006234 <HAL_ADC_Start_IT>

}
 8001504:	bf00      	nop
 8001506:	3708      	adds	r7, #8
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	200003d8 	.word	0x200003d8
 8001510:	2000014c 	.word	0x2000014c
 8001514:	2000038c 	.word	0x2000038c
 8001518:	20000028 	.word	0x20000028

0800151c <hal_disableIRQs>:

// -----------------------------------------------------------------------------
// IRQ
void hal_disableIRQs () {
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001520:	b672      	cpsid	i
}
 8001522:	bf00      	nop
	__disable_irq();
	//__set_BASEPRI(1 << 4);
    HAL.irqlevel++;
 8001524:	4b04      	ldr	r3, [pc, #16]	@ (8001538 <hal_disableIRQs+0x1c>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	3301      	adds	r3, #1
 800152a:	4a03      	ldr	r2, [pc, #12]	@ (8001538 <hal_disableIRQs+0x1c>)
 800152c:	6013      	str	r3, [r2, #0]
}
 800152e:	bf00      	nop
 8001530:	46bd      	mov	sp, r7
 8001532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001536:	4770      	bx	lr
 8001538:	2000014c 	.word	0x2000014c

0800153c <hal_enableIRQs>:

void hal_enableIRQs () {
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
    if(--HAL.irqlevel == 0) {
 8001540:	4b07      	ldr	r3, [pc, #28]	@ (8001560 <hal_enableIRQs+0x24>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	3b01      	subs	r3, #1
 8001546:	4a06      	ldr	r2, [pc, #24]	@ (8001560 <hal_enableIRQs+0x24>)
 8001548:	6013      	str	r3, [r2, #0]
 800154a:	4b05      	ldr	r3, [pc, #20]	@ (8001560 <hal_enableIRQs+0x24>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d101      	bne.n	8001556 <hal_enableIRQs+0x1a>
  __ASM volatile ("cpsie i" : : : "memory");
 8001552:	b662      	cpsie	i
}
 8001554:	bf00      	nop
		__enable_irq();
    	//__set_BASEPRI(0);
    }
}
 8001556:	bf00      	nop
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr
 8001560:	2000014c 	.word	0x2000014c

08001564 <hal_sleep>:

void hal_sleep () {
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
	// low power sleep mode
#ifndef CFG_no_low_power_sleep_mode
	// PWR->CR |= PWR_CR_LPSDSR;
#endif
    // suspend execution until IRQ, regardless of the CPSR I-bit
    __WFI();
 8001568:	bf30      	wfi
}
 800156a:	bf00      	nop
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <hal_init>:

// -----------------------------------------------------------------------------

void hal_init () {
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
    memset(&HAL, 0x00, sizeof(HAL));
 8001578:	2208      	movs	r2, #8
 800157a:	2100      	movs	r1, #0
 800157c:	4807      	ldr	r0, [pc, #28]	@ (800159c <hal_init+0x28>)
 800157e:	f008 faab 	bl	8009ad8 <memset>
    hal_disableIRQs();
 8001582:	f7ff ffcb 	bl	800151c <hal_disableIRQs>
    // configure radio I/O and interrupt handler
    hal_io_init();
 8001586:	f7ff fe71 	bl	800126c <hal_io_init>
    // configure radio SPI
    hal_spi_init();
 800158a:	f7ff fedc 	bl	8001346 <hal_spi_init>
    // configure timer and interrupt handler
    hal_time_init();
 800158e:	f7ff feff 	bl	8001390 <hal_time_init>
    hal_enableIRQs();
 8001592:	f7ff ffd3 	bl	800153c <hal_enableIRQs>
}
 8001596:	bf00      	nop
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	2000014c 	.word	0x2000014c

080015a0 <hal_failed>:

void hal_failed () {
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
    // HALT...
    hal_disableIRQs();
 80015a4:	f7ff ffba 	bl	800151c <hal_disableIRQs>
    hal_sleep();
 80015a8:	f7ff ffdc 	bl	8001564 <hal_sleep>
    while(1);
 80015ac:	bf00      	nop
 80015ae:	e7fd      	b.n	80015ac <hal_failed+0xc>

080015b0 <getSf>:
typedef u4_t devaddr_t;

// RX quality (device)
enum { RSSI_OFF=64, SNR_SCALEUP=4 };

inline sf_t  getSf   (rps_t params)            { return   (sf_t)(params &  0x7); }
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	80fb      	strh	r3, [r7, #6]
 80015ba:	88fb      	ldrh	r3, [r7, #6]
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	f003 0307 	and.w	r3, r3, #7
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	4618      	mov	r0, r3
 80015c6:	370c      	adds	r7, #12
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr

080015d0 <getBw>:
inline rps_t setSf   (rps_t params, sf_t sf)   { return (rps_t)((params & ~0x7) | sf); }
inline bw_t  getBw   (rps_t params)            { return  (bw_t)((params >> 3) & 0x3); }
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	80fb      	strh	r3, [r7, #6]
 80015da:	88fb      	ldrh	r3, [r7, #6]
 80015dc:	08db      	lsrs	r3, r3, #3
 80015de:	b29b      	uxth	r3, r3
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	f003 0303 	and.w	r3, r3, #3
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	4618      	mov	r0, r3
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr

080015f4 <getCr>:
inline rps_t setBw   (rps_t params, bw_t cr)   { return (rps_t)((params & ~0x18) | (cr<<3)); }
inline cr_t  getCr   (rps_t params)            { return  (cr_t)((params >> 5) & 0x3); }
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	4603      	mov	r3, r0
 80015fc:	80fb      	strh	r3, [r7, #6]
 80015fe:	88fb      	ldrh	r3, [r7, #6]
 8001600:	095b      	lsrs	r3, r3, #5
 8001602:	b29b      	uxth	r3, r3
 8001604:	b2db      	uxtb	r3, r3
 8001606:	f003 0303 	and.w	r3, r3, #3
 800160a:	b2db      	uxtb	r3, r3
 800160c:	4618      	mov	r0, r3
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr

08001618 <setCr>:
inline rps_t setCr   (rps_t params, cr_t cr)   { return (rps_t)((params & ~0x60) | (cr<<5)); }
 8001618:	b480      	push	{r7}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	4603      	mov	r3, r0
 8001620:	460a      	mov	r2, r1
 8001622:	80fb      	strh	r3, [r7, #6]
 8001624:	4613      	mov	r3, r2
 8001626:	717b      	strb	r3, [r7, #5]
 8001628:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800162c:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8001630:	b21a      	sxth	r2, r3
 8001632:	797b      	ldrb	r3, [r7, #5]
 8001634:	015b      	lsls	r3, r3, #5
 8001636:	b21b      	sxth	r3, r3
 8001638:	4313      	orrs	r3, r2
 800163a:	b21b      	sxth	r3, r3
 800163c:	b29b      	uxth	r3, r3
 800163e:	4618      	mov	r0, r3
 8001640:	370c      	adds	r7, #12
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr

0800164a <getNocrc>:
inline int   getNocrc(rps_t params)            { return        ((params >> 7) & 0x1); }
 800164a:	b480      	push	{r7}
 800164c:	b083      	sub	sp, #12
 800164e:	af00      	add	r7, sp, #0
 8001650:	4603      	mov	r3, r0
 8001652:	80fb      	strh	r3, [r7, #6]
 8001654:	88fb      	ldrh	r3, [r7, #6]
 8001656:	09db      	lsrs	r3, r3, #7
 8001658:	b29b      	uxth	r3, r3
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	4618      	mov	r0, r3
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr

0800166a <setNocrc>:
inline rps_t setNocrc(rps_t params, int nocrc) { return (rps_t)((params & ~0x80) | (nocrc<<7)); }
 800166a:	b480      	push	{r7}
 800166c:	b083      	sub	sp, #12
 800166e:	af00      	add	r7, sp, #0
 8001670:	4603      	mov	r3, r0
 8001672:	6039      	str	r1, [r7, #0]
 8001674:	80fb      	strh	r3, [r7, #6]
 8001676:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800167a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800167e:	b21a      	sxth	r2, r3
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	01db      	lsls	r3, r3, #7
 8001684:	b21b      	sxth	r3, r3
 8001686:	4313      	orrs	r3, r2
 8001688:	b21b      	sxth	r3, r3
 800168a:	b29b      	uxth	r3, r3
 800168c:	4618      	mov	r0, r3
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <getIh>:
inline int   getIh   (rps_t params)            { return        ((params >> 8) & 0xFF); }
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	4603      	mov	r3, r0
 80016a0:	80fb      	strh	r3, [r7, #6]
 80016a2:	88fb      	ldrh	r3, [r7, #6]
 80016a4:	0a1b      	lsrs	r3, r3, #8
 80016a6:	b29b      	uxth	r3, r3
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	4618      	mov	r0, r3
 80016ac:	370c      	adds	r7, #12
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr

080016b6 <setIh>:
inline rps_t setIh   (rps_t params, int ih)    { return (rps_t)((params & ~0xFF00) | (ih<<8)); }
 80016b6:	b480      	push	{r7}
 80016b8:	b083      	sub	sp, #12
 80016ba:	af00      	add	r7, sp, #0
 80016bc:	4603      	mov	r3, r0
 80016be:	6039      	str	r1, [r7, #0]
 80016c0:	80fb      	strh	r3, [r7, #6]
 80016c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016c6:	b2db      	uxtb	r3, r3
 80016c8:	b21a      	sxth	r2, r3
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	021b      	lsls	r3, r3, #8
 80016ce:	b21b      	sxth	r3, r3
 80016d0:	4313      	orrs	r3, r2
 80016d2:	b21b      	sxth	r3, r3
 80016d4:	b29b      	uxth	r3, r3
 80016d6:	4618      	mov	r0, r3
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
	...

080016e4 <updr2rps>:
#define MAKERPS(sf,bw,cr,ih,nocrc) ((rps_t)((sf) | ((bw)<<3) | ((cr)<<5) | ((nocrc)?(1<<7):0) | ((ih&0xFF)<<8)))
// Two frames with params r1/r2 would interfere on air: same SFx + BWx 
inline int sameSfBw(rps_t r1, rps_t r2) { return ((r1^r2)&0x1F) == 0; }

extern const u1_t _DR2RPS_CRC[];
inline rps_t updr2rps (dr_t dr) { return (rps_t)_DR2RPS_CRC[dr+1]; }
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	4603      	mov	r3, r0
 80016ec:	71fb      	strb	r3, [r7, #7]
 80016ee:	79fb      	ldrb	r3, [r7, #7]
 80016f0:	3301      	adds	r3, #1
 80016f2:	4a04      	ldr	r2, [pc, #16]	@ (8001704 <updr2rps+0x20>)
 80016f4:	5cd3      	ldrb	r3, [r2, r3]
 80016f6:	4618      	mov	r0, r3
 80016f8:	370c      	adds	r7, #12
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	0800ac8c 	.word	0x0800ac8c

08001708 <dndr2rps>:
inline rps_t dndr2rps (dr_t dr) { return setNocrc(updr2rps(dr),1); }
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	4603      	mov	r3, r0
 8001710:	71fb      	strb	r3, [r7, #7]
 8001712:	79fb      	ldrb	r3, [r7, #7]
 8001714:	4618      	mov	r0, r3
 8001716:	f7ff ffe5 	bl	80016e4 <updr2rps>
 800171a:	4603      	mov	r3, r0
 800171c:	2101      	movs	r1, #1
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff ffa3 	bl	800166a <setNocrc>
 8001724:	4603      	mov	r3, r0
 8001726:	4618      	mov	r0, r3
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
	...

08001730 <decDR>:
inline int isFasterDR (dr_t dr1, dr_t dr2) { return dr1 > dr2; }
inline int isSlowerDR (dr_t dr1, dr_t dr2) { return dr1 < dr2; }
inline dr_t  incDR    (dr_t dr) { return _DR2RPS_CRC[dr+2]==ILLEGAL_RPS ? dr : (dr_t)(dr+1); } // increase data rate
inline dr_t  decDR    (dr_t dr) { return _DR2RPS_CRC[dr  ]==ILLEGAL_RPS ? dr : (dr_t)(dr-1); } // decrease data rate
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	4603      	mov	r3, r0
 8001738:	71fb      	strb	r3, [r7, #7]
 800173a:	79fb      	ldrb	r3, [r7, #7]
 800173c:	4a07      	ldr	r2, [pc, #28]	@ (800175c <decDR+0x2c>)
 800173e:	5cd3      	ldrb	r3, [r2, r3]
 8001740:	2bff      	cmp	r3, #255	@ 0xff
 8001742:	d003      	beq.n	800174c <decDR+0x1c>
 8001744:	79fb      	ldrb	r3, [r7, #7]
 8001746:	3b01      	subs	r3, #1
 8001748:	b2db      	uxtb	r3, r3
 800174a:	e000      	b.n	800174e <decDR+0x1e>
 800174c:	79fb      	ldrb	r3, [r7, #7]
 800174e:	4618      	mov	r0, r3
 8001750:	370c      	adds	r7, #12
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	0800ac8c 	.word	0x0800ac8c

08001760 <validDR>:
inline dr_t  assertDR (dr_t dr) { return _DR2RPS_CRC[dr+1]==ILLEGAL_RPS ? DR_DFLTMIN : dr; }   // force into a valid DR
inline bit_t validDR  (dr_t dr) { return _DR2RPS_CRC[dr+1]!=ILLEGAL_RPS; } // in range
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	4603      	mov	r3, r0
 8001768:	71fb      	strb	r3, [r7, #7]
 800176a:	79fb      	ldrb	r3, [r7, #7]
 800176c:	3301      	adds	r3, #1
 800176e:	4a06      	ldr	r2, [pc, #24]	@ (8001788 <validDR+0x28>)
 8001770:	5cd3      	ldrb	r3, [r2, r3]
 8001772:	2bff      	cmp	r3, #255	@ 0xff
 8001774:	bf14      	ite	ne
 8001776:	2301      	movne	r3, #1
 8001778:	2300      	moveq	r3, #0
 800177a:	b2db      	uxtb	r3, r3
 800177c:	4618      	mov	r0, r3
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr
 8001788:	0800ac8c 	.word	0x0800ac8c

0800178c <lowerDR>:
inline dr_t  lowerDR  (dr_t dr, u1_t n) { while(n--){dr=decDR(dr);} return dr; } // decrease data rate by n steps
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	4603      	mov	r3, r0
 8001794:	460a      	mov	r2, r1
 8001796:	71fb      	strb	r3, [r7, #7]
 8001798:	4613      	mov	r3, r2
 800179a:	71bb      	strb	r3, [r7, #6]
 800179c:	e005      	b.n	80017aa <lowerDR+0x1e>
 800179e:	79fb      	ldrb	r3, [r7, #7]
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff ffc5 	bl	8001730 <decDR>
 80017a6:	4603      	mov	r3, r0
 80017a8:	71fb      	strb	r3, [r7, #7]
 80017aa:	79bb      	ldrb	r3, [r7, #6]
 80017ac:	1e5a      	subs	r2, r3, #1
 80017ae:	71ba      	strb	r2, [r7, #6]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d1f4      	bne.n	800179e <lowerDR+0x12>
 80017b4:	79fb      	ldrb	r3, [r7, #7]
 80017b6:	4618      	mov	r0, r3
 80017b8:	3708      	adds	r7, #8
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}

080017be <os_rlsbf2>:
// BEG OS - default implementations for certain OS suport functions

#if !defined(HAS_os_calls)

#if !defined(os_rlsbf2)
u2_t os_rlsbf2 (xref2cu1_t buf) {
 80017be:	b480      	push	{r7}
 80017c0:	b083      	sub	sp, #12
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	6078      	str	r0, [r7, #4]
    return (u2_t)(buf[0] | (buf[1]<<8));
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	b21a      	sxth	r2, r3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	3301      	adds	r3, #1
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	021b      	lsls	r3, r3, #8
 80017d4:	b21b      	sxth	r3, r3
 80017d6:	4313      	orrs	r3, r2
 80017d8:	b21b      	sxth	r3, r3
 80017da:	b29b      	uxth	r3, r3
}
 80017dc:	4618      	mov	r0, r3
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <os_rlsbf4>:
#endif

#if !defined(os_rlsbf4)
u4_t os_rlsbf4 (xref2cu1_t buf) {
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
    return (u4_t)(buf[0] | (buf[1]<<8) | ((u4_t)buf[2]<<16) | ((u4_t)buf[3]<<24));
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	461a      	mov	r2, r3
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	3301      	adds	r3, #1
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	021b      	lsls	r3, r3, #8
 80017fe:	4313      	orrs	r3, r2
 8001800:	461a      	mov	r2, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	3302      	adds	r3, #2
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	041b      	lsls	r3, r3, #16
 800180a:	431a      	orrs	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	3303      	adds	r3, #3
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	061b      	lsls	r3, r3, #24
 8001814:	4313      	orrs	r3, r2
}
 8001816:	4618      	mov	r0, r3
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr

08001822 <os_rmsbf4>:
#endif


#if !defined(os_rmsbf4)
u4_t os_rmsbf4 (xref2cu1_t buf) {
 8001822:	b480      	push	{r7}
 8001824:	b083      	sub	sp, #12
 8001826:	af00      	add	r7, sp, #0
 8001828:	6078      	str	r0, [r7, #4]
    return (u4_t)(buf[3] | (buf[2]<<8) | ((u4_t)buf[1]<<16) | ((u4_t)buf[0]<<24));
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	3303      	adds	r3, #3
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	461a      	mov	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	3302      	adds	r3, #2
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	021b      	lsls	r3, r3, #8
 800183a:	4313      	orrs	r3, r2
 800183c:	461a      	mov	r2, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	3301      	adds	r3, #1
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	041b      	lsls	r3, r3, #16
 8001846:	431a      	orrs	r2, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	061b      	lsls	r3, r3, #24
 800184e:	4313      	orrs	r3, r2
}
 8001850:	4618      	mov	r0, r3
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr

0800185c <os_wlsbf2>:
#endif


#if !defined(os_wlsbf2)
void os_wlsbf2 (xref2u1_t buf, u2_t v) {
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	460b      	mov	r3, r1
 8001866:	807b      	strh	r3, [r7, #2]
    buf[0] = v;
 8001868:	887b      	ldrh	r3, [r7, #2]
 800186a:	b2da      	uxtb	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	701a      	strb	r2, [r3, #0]
    buf[1] = v>>8;
 8001870:	887b      	ldrh	r3, [r7, #2]
 8001872:	0a1b      	lsrs	r3, r3, #8
 8001874:	b29a      	uxth	r2, r3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	3301      	adds	r3, #1
 800187a:	b2d2      	uxtb	r2, r2
 800187c:	701a      	strb	r2, [r3, #0]
}
 800187e:	bf00      	nop
 8001880:	370c      	adds	r7, #12
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr

0800188a <os_wlsbf4>:
#endif

#if !defined(os_wlsbf4)
void os_wlsbf4 (xref2u1_t buf, u4_t v) {
 800188a:	b480      	push	{r7}
 800188c:	b083      	sub	sp, #12
 800188e:	af00      	add	r7, sp, #0
 8001890:	6078      	str	r0, [r7, #4]
 8001892:	6039      	str	r1, [r7, #0]
    buf[0] = v;
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	b2da      	uxtb	r2, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	701a      	strb	r2, [r3, #0]
    buf[1] = v>>8;
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	0a1a      	lsrs	r2, r3, #8
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3301      	adds	r3, #1
 80018a4:	b2d2      	uxtb	r2, r2
 80018a6:	701a      	strb	r2, [r3, #0]
    buf[2] = v>>16;
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	0c1a      	lsrs	r2, r3, #16
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	3302      	adds	r3, #2
 80018b0:	b2d2      	uxtb	r2, r2
 80018b2:	701a      	strb	r2, [r3, #0]
    buf[3] = v>>24;
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	0e1a      	lsrs	r2, r3, #24
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	3303      	adds	r3, #3
 80018bc:	b2d2      	uxtb	r2, r2
 80018be:	701a      	strb	r2, [r3, #0]
}
 80018c0:	bf00      	nop
 80018c2:	370c      	adds	r7, #12
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr

080018cc <os_wmsbf4>:
#endif

#if !defined(os_wmsbf4)
void os_wmsbf4 (xref2u1_t buf, u4_t v) {
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
 80018d4:	6039      	str	r1, [r7, #0]
    buf[3] = v;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	3303      	adds	r3, #3
 80018da:	683a      	ldr	r2, [r7, #0]
 80018dc:	b2d2      	uxtb	r2, r2
 80018de:	701a      	strb	r2, [r3, #0]
    buf[2] = v>>8;
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	0a1a      	lsrs	r2, r3, #8
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	3302      	adds	r3, #2
 80018e8:	b2d2      	uxtb	r2, r2
 80018ea:	701a      	strb	r2, [r3, #0]
    buf[1] = v>>16;
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	0c1a      	lsrs	r2, r3, #16
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	3301      	adds	r3, #1
 80018f4:	b2d2      	uxtb	r2, r2
 80018f6:	701a      	strb	r2, [r3, #0]
    buf[0] = v>>24;
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	0e1b      	lsrs	r3, r3, #24
 80018fc:	b2da      	uxtb	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	701a      	strb	r2, [r3, #0]
}
 8001902:	bf00      	nop
 8001904:	370c      	adds	r7, #12
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr

0800190e <os_getBattLevel>:
#endif

#if !defined(os_getBattLevel)
u1_t os_getBattLevel (void) {
 800190e:	b480      	push	{r7}
 8001910:	af00      	add	r7, sp, #0
    return MCMD_DEVS_BATT_NOINFO;
 8001912:	23ff      	movs	r3, #255	@ 0xff
}
 8001914:	4618      	mov	r0, r3
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr

0800191e <os_crc16>:
#endif

#if !defined(os_crc16)
// New CRC-16 CCITT(XMODEM) checksum for beacons:
u2_t os_crc16 (xref2u1_t data, uint len) {
 800191e:	b480      	push	{r7}
 8001920:	b087      	sub	sp, #28
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
 8001926:	6039      	str	r1, [r7, #0]
    u2_t remainder = 0;
 8001928:	2300      	movs	r3, #0
 800192a:	82fb      	strh	r3, [r7, #22]
    u2_t polynomial = 0x1021;
 800192c:	f241 0321 	movw	r3, #4129	@ 0x1021
 8001930:	81bb      	strh	r3, [r7, #12]
    for( uint i = 0; i < len; i++ ) {
 8001932:	2300      	movs	r3, #0
 8001934:	613b      	str	r3, [r7, #16]
 8001936:	e026      	b.n	8001986 <os_crc16+0x68>
        remainder ^= data[i] << 8;
 8001938:	687a      	ldr	r2, [r7, #4]
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	4413      	add	r3, r2
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	021b      	lsls	r3, r3, #8
 8001942:	b21a      	sxth	r2, r3
 8001944:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001948:	4053      	eors	r3, r2
 800194a:	b21b      	sxth	r3, r3
 800194c:	82fb      	strh	r3, [r7, #22]
        for( u1_t bit = 8; bit > 0; bit--) {
 800194e:	2308      	movs	r3, #8
 8001950:	73fb      	strb	r3, [r7, #15]
 8001952:	e012      	b.n	800197a <os_crc16+0x5c>
            if( (remainder & 0x8000) )
 8001954:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001958:	2b00      	cmp	r3, #0
 800195a:	da08      	bge.n	800196e <os_crc16+0x50>
                remainder = (remainder << 1) ^ polynomial;
 800195c:	8afb      	ldrh	r3, [r7, #22]
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	b21a      	sxth	r2, r3
 8001962:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001966:	4053      	eors	r3, r2
 8001968:	b21b      	sxth	r3, r3
 800196a:	82fb      	strh	r3, [r7, #22]
 800196c:	e002      	b.n	8001974 <os_crc16+0x56>
            else 
                remainder <<= 1;
 800196e:	8afb      	ldrh	r3, [r7, #22]
 8001970:	005b      	lsls	r3, r3, #1
 8001972:	82fb      	strh	r3, [r7, #22]
        for( u1_t bit = 8; bit > 0; bit--) {
 8001974:	7bfb      	ldrb	r3, [r7, #15]
 8001976:	3b01      	subs	r3, #1
 8001978:	73fb      	strb	r3, [r7, #15]
 800197a:	7bfb      	ldrb	r3, [r7, #15]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d1e9      	bne.n	8001954 <os_crc16+0x36>
    for( uint i = 0; i < len; i++ ) {
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	3301      	adds	r3, #1
 8001984:	613b      	str	r3, [r7, #16]
 8001986:	693a      	ldr	r2, [r7, #16]
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	429a      	cmp	r2, r3
 800198c:	d3d4      	bcc.n	8001938 <os_crc16+0x1a>
        }
    }
    return remainder;
 800198e:	8afb      	ldrh	r3, [r7, #22]
}
 8001990:	4618      	mov	r0, r3
 8001992:	371c      	adds	r7, #28
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr

0800199c <micB0>:
// ================================================================================

// ================================================================================
// BEG AES

static void micB0 (u4_t devaddr, u4_t seqno, int dndir, int len) {
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	60f8      	str	r0, [r7, #12]
 80019a4:	60b9      	str	r1, [r7, #8]
 80019a6:	607a      	str	r2, [r7, #4]
 80019a8:	603b      	str	r3, [r7, #0]
    os_clearMem(AESaux,16);
 80019aa:	2210      	movs	r2, #16
 80019ac:	2100      	movs	r1, #0
 80019ae:	4810      	ldr	r0, [pc, #64]	@ (80019f0 <micB0+0x54>)
 80019b0:	f008 f892 	bl	8009ad8 <memset>
    AESaux[0]  = 0x49;
 80019b4:	4b0e      	ldr	r3, [pc, #56]	@ (80019f0 <micB0+0x54>)
 80019b6:	2249      	movs	r2, #73	@ 0x49
 80019b8:	701a      	strb	r2, [r3, #0]
    AESaux[5]  = dndir?1:0;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	bf14      	ite	ne
 80019c0:	2301      	movne	r3, #1
 80019c2:	2300      	moveq	r3, #0
 80019c4:	b2da      	uxtb	r2, r3
 80019c6:	4b0b      	ldr	r3, [pc, #44]	@ (80019f4 <micB0+0x58>)
 80019c8:	701a      	strb	r2, [r3, #0]
    AESaux[15] = len;
 80019ca:	4b0b      	ldr	r3, [pc, #44]	@ (80019f8 <micB0+0x5c>)
 80019cc:	683a      	ldr	r2, [r7, #0]
 80019ce:	b2d2      	uxtb	r2, r2
 80019d0:	701a      	strb	r2, [r3, #0]
    os_wlsbf4(AESaux+ 6,devaddr);
 80019d2:	4b0a      	ldr	r3, [pc, #40]	@ (80019fc <micB0+0x60>)
 80019d4:	68f9      	ldr	r1, [r7, #12]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff ff57 	bl	800188a <os_wlsbf4>
    os_wlsbf4(AESaux+10,seqno);
 80019dc:	4b08      	ldr	r3, [pc, #32]	@ (8001a00 <micB0+0x64>)
 80019de:	68b9      	ldr	r1, [r7, #8]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7ff ff52 	bl	800188a <os_wlsbf4>
}
 80019e6:	bf00      	nop
 80019e8:	3710      	adds	r7, #16
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	2000008c 	.word	0x2000008c
 80019f4:	20000091 	.word	0x20000091
 80019f8:	2000009b 	.word	0x2000009b
 80019fc:	20000092 	.word	0x20000092
 8001a00:	20000096 	.word	0x20000096

08001a04 <aes_verifyMic>:


static int aes_verifyMic (xref2cu1_t key, u4_t devaddr, u4_t seqno, int dndir, xref2u1_t pdu, int len) {
 8001a04:	b590      	push	{r4, r7, lr}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	60f8      	str	r0, [r7, #12]
 8001a0c:	60b9      	str	r1, [r7, #8]
 8001a0e:	607a      	str	r2, [r7, #4]
 8001a10:	603b      	str	r3, [r7, #0]
    micB0(devaddr, seqno, dndir, len);
 8001a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a14:	683a      	ldr	r2, [r7, #0]
 8001a16:	6879      	ldr	r1, [r7, #4]
 8001a18:	68b8      	ldr	r0, [r7, #8]
 8001a1a:	f7ff ffbf 	bl	800199c <micB0>
    os_copyMem(AESkey,key,16);
 8001a1e:	2210      	movs	r2, #16
 8001a20:	68f9      	ldr	r1, [r7, #12]
 8001a22:	480d      	ldr	r0, [pc, #52]	@ (8001a58 <aes_verifyMic+0x54>)
 8001a24:	f008 f884 	bl	8009b30 <memcpy>
    return os_aes(AES_MIC, pdu, len) == os_rmsbf4(pdu+len);
 8001a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a2a:	b29b      	uxth	r3, r3
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	6a39      	ldr	r1, [r7, #32]
 8001a30:	2002      	movs	r0, #2
 8001a32:	f7fe fee1 	bl	80007f8 <os_aes>
 8001a36:	4604      	mov	r4, r0
 8001a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a3a:	6a3a      	ldr	r2, [r7, #32]
 8001a3c:	4413      	add	r3, r2
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f7ff feef 	bl	8001822 <os_rmsbf4>
 8001a44:	4603      	mov	r3, r0
 8001a46:	429c      	cmp	r4, r3
 8001a48:	bf0c      	ite	eq
 8001a4a:	2301      	moveq	r3, #1
 8001a4c:	2300      	movne	r3, #0
 8001a4e:	b2db      	uxtb	r3, r3
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3714      	adds	r7, #20
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd90      	pop	{r4, r7, pc}
 8001a58:	2000009c 	.word	0x2000009c

08001a5c <aes_appendMic>:


static void aes_appendMic (xref2cu1_t key, u4_t devaddr, u4_t seqno, int dndir, xref2u1_t pdu, int len) {
 8001a5c:	b590      	push	{r4, r7, lr}
 8001a5e:	b085      	sub	sp, #20
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	60f8      	str	r0, [r7, #12]
 8001a64:	60b9      	str	r1, [r7, #8]
 8001a66:	607a      	str	r2, [r7, #4]
 8001a68:	603b      	str	r3, [r7, #0]
    micB0(devaddr, seqno, dndir, len);
 8001a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a6c:	683a      	ldr	r2, [r7, #0]
 8001a6e:	6879      	ldr	r1, [r7, #4]
 8001a70:	68b8      	ldr	r0, [r7, #8]
 8001a72:	f7ff ff93 	bl	800199c <micB0>
    os_copyMem(AESkey,key,16);
 8001a76:	2210      	movs	r2, #16
 8001a78:	68f9      	ldr	r1, [r7, #12]
 8001a7a:	480b      	ldr	r0, [pc, #44]	@ (8001aa8 <aes_appendMic+0x4c>)
 8001a7c:	f008 f858 	bl	8009b30 <memcpy>
    // MSB because of internal structure of AES
    os_wmsbf4(pdu+len, os_aes(AES_MIC, pdu, len));
 8001a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a82:	6a3a      	ldr	r2, [r7, #32]
 8001a84:	18d4      	adds	r4, r2, r3
 8001a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a88:	b29b      	uxth	r3, r3
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	6a39      	ldr	r1, [r7, #32]
 8001a8e:	2002      	movs	r0, #2
 8001a90:	f7fe feb2 	bl	80007f8 <os_aes>
 8001a94:	4603      	mov	r3, r0
 8001a96:	4619      	mov	r1, r3
 8001a98:	4620      	mov	r0, r4
 8001a9a:	f7ff ff17 	bl	80018cc <os_wmsbf4>
}
 8001a9e:	bf00      	nop
 8001aa0:	3714      	adds	r7, #20
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd90      	pop	{r4, r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	2000009c 	.word	0x2000009c

08001aac <aes_appendMic0>:


static void aes_appendMic0 (xref2u1_t pdu, int len) {
 8001aac:	b590      	push	{r4, r7, lr}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	6039      	str	r1, [r7, #0]
    os_getDevKey(AESkey);
 8001ab6:	480b      	ldr	r0, [pc, #44]	@ (8001ae4 <aes_appendMic0+0x38>)
 8001ab8:	f002 fe38 	bl	800472c <os_getDevKey>
    os_wmsbf4(pdu+len, os_aes(AES_MIC|AES_MICNOAUX, pdu, len));  // MSB because of internal structure of AES
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	18d4      	adds	r4, r2, r3
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	b29b      	uxth	r3, r3
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	6879      	ldr	r1, [r7, #4]
 8001aca:	200a      	movs	r0, #10
 8001acc:	f7fe fe94 	bl	80007f8 <os_aes>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4620      	mov	r0, r4
 8001ad6:	f7ff fef9 	bl	80018cc <os_wmsbf4>
}
 8001ada:	bf00      	nop
 8001adc:	370c      	adds	r7, #12
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd90      	pop	{r4, r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	2000009c 	.word	0x2000009c

08001ae8 <aes_verifyMic0>:


static int aes_verifyMic0 (xref2u1_t pdu, int len) {
 8001ae8:	b590      	push	{r4, r7, lr}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	6039      	str	r1, [r7, #0]
    os_getDevKey(AESkey);
 8001af2:	480d      	ldr	r0, [pc, #52]	@ (8001b28 <aes_verifyMic0+0x40>)
 8001af4:	f002 fe1a 	bl	800472c <os_getDevKey>
    return os_aes(AES_MIC|AES_MICNOAUX, pdu, len) == os_rmsbf4(pdu+len);
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	b29b      	uxth	r3, r3
 8001afc:	461a      	mov	r2, r3
 8001afe:	6879      	ldr	r1, [r7, #4]
 8001b00:	200a      	movs	r0, #10
 8001b02:	f7fe fe79 	bl	80007f8 <os_aes>
 8001b06:	4604      	mov	r4, r0
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	687a      	ldr	r2, [r7, #4]
 8001b0c:	4413      	add	r3, r2
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff fe87 	bl	8001822 <os_rmsbf4>
 8001b14:	4603      	mov	r3, r0
 8001b16:	429c      	cmp	r4, r3
 8001b18:	bf0c      	ite	eq
 8001b1a:	2301      	moveq	r3, #1
 8001b1c:	2300      	movne	r3, #0
 8001b1e:	b2db      	uxtb	r3, r3
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	370c      	adds	r7, #12
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd90      	pop	{r4, r7, pc}
 8001b28:	2000009c 	.word	0x2000009c

08001b2c <aes_encrypt>:


static void aes_encrypt (xref2u1_t pdu, int len) {
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	6039      	str	r1, [r7, #0]
    os_getDevKey(AESkey);
 8001b36:	4807      	ldr	r0, [pc, #28]	@ (8001b54 <aes_encrypt+0x28>)
 8001b38:	f002 fdf8 	bl	800472c <os_getDevKey>
    os_aes(AES_ENC, pdu, len);
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	b29b      	uxth	r3, r3
 8001b40:	461a      	mov	r2, r3
 8001b42:	6879      	ldr	r1, [r7, #4]
 8001b44:	2000      	movs	r0, #0
 8001b46:	f7fe fe57 	bl	80007f8 <os_aes>
}
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	2000009c 	.word	0x2000009c

08001b58 <aes_cipher>:


static void aes_cipher (xref2cu1_t key, u4_t devaddr, u4_t seqno, int dndir, xref2u1_t payload, int len) {
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
 8001b64:	603b      	str	r3, [r7, #0]
    if( len <= 0 )
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	dd29      	ble.n	8001bc0 <aes_cipher+0x68>
        return;
    os_clearMem(AESaux, 16);
 8001b6c:	2210      	movs	r2, #16
 8001b6e:	2100      	movs	r1, #0
 8001b70:	4815      	ldr	r0, [pc, #84]	@ (8001bc8 <aes_cipher+0x70>)
 8001b72:	f007 ffb1 	bl	8009ad8 <memset>
    AESaux[0] = AESaux[15] = 1; // mode=cipher / dir=down / block counter=1
 8001b76:	4b15      	ldr	r3, [pc, #84]	@ (8001bcc <aes_cipher+0x74>)
 8001b78:	2201      	movs	r2, #1
 8001b7a:	701a      	strb	r2, [r3, #0]
 8001b7c:	4a12      	ldr	r2, [pc, #72]	@ (8001bc8 <aes_cipher+0x70>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	7013      	strb	r3, [r2, #0]
    AESaux[5] = dndir?1:0;
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	bf14      	ite	ne
 8001b88:	2301      	movne	r3, #1
 8001b8a:	2300      	moveq	r3, #0
 8001b8c:	b2da      	uxtb	r2, r3
 8001b8e:	4b10      	ldr	r3, [pc, #64]	@ (8001bd0 <aes_cipher+0x78>)
 8001b90:	701a      	strb	r2, [r3, #0]
    os_wlsbf4(AESaux+ 6,devaddr);
 8001b92:	4b10      	ldr	r3, [pc, #64]	@ (8001bd4 <aes_cipher+0x7c>)
 8001b94:	68b9      	ldr	r1, [r7, #8]
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7ff fe77 	bl	800188a <os_wlsbf4>
    os_wlsbf4(AESaux+10,seqno);
 8001b9c:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd8 <aes_cipher+0x80>)
 8001b9e:	6879      	ldr	r1, [r7, #4]
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff fe72 	bl	800188a <os_wlsbf4>
    os_copyMem(AESkey,key,16);
 8001ba6:	2210      	movs	r2, #16
 8001ba8:	68f9      	ldr	r1, [r7, #12]
 8001baa:	480c      	ldr	r0, [pc, #48]	@ (8001bdc <aes_cipher+0x84>)
 8001bac:	f007 ffc0 	bl	8009b30 <memcpy>
    os_aes(AES_CTR, payload, len);
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	b29b      	uxth	r3, r3
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	69b9      	ldr	r1, [r7, #24]
 8001bb8:	2004      	movs	r0, #4
 8001bba:	f7fe fe1d 	bl	80007f8 <os_aes>
 8001bbe:	e000      	b.n	8001bc2 <aes_cipher+0x6a>
        return;
 8001bc0:	bf00      	nop
}
 8001bc2:	3710      	adds	r7, #16
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	2000008c 	.word	0x2000008c
 8001bcc:	2000009b 	.word	0x2000009b
 8001bd0:	20000091 	.word	0x20000091
 8001bd4:	20000092 	.word	0x20000092
 8001bd8:	20000096 	.word	0x20000096
 8001bdc:	2000009c 	.word	0x2000009c

08001be0 <aes_sessKeys>:


static void aes_sessKeys (u2_t devnonce, xref2cu1_t artnonce, xref2u1_t nwkkey, xref2u1_t artkey) {
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60b9      	str	r1, [r7, #8]
 8001be8:	607a      	str	r2, [r7, #4]
 8001bea:	603b      	str	r3, [r7, #0]
 8001bec:	4603      	mov	r3, r0
 8001bee:	81fb      	strh	r3, [r7, #14]
    os_clearMem(nwkkey, 16);
 8001bf0:	2210      	movs	r2, #16
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f007 ff6f 	bl	8009ad8 <memset>
    nwkkey[0] = 0x01;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	701a      	strb	r2, [r3, #0]
    os_copyMem(nwkkey+1, artnonce, LEN_ARTNONCE+LEN_NETID);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	3301      	adds	r3, #1
 8001c04:	2206      	movs	r2, #6
 8001c06:	68b9      	ldr	r1, [r7, #8]
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f007 ff91 	bl	8009b30 <memcpy>
    os_wlsbf2(nwkkey+1+LEN_ARTNONCE+LEN_NETID, devnonce);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	3307      	adds	r3, #7
 8001c12:	89fa      	ldrh	r2, [r7, #14]
 8001c14:	4611      	mov	r1, r2
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7ff fe20 	bl	800185c <os_wlsbf2>
    os_copyMem(artkey, nwkkey, 16);
 8001c1c:	2210      	movs	r2, #16
 8001c1e:	6879      	ldr	r1, [r7, #4]
 8001c20:	6838      	ldr	r0, [r7, #0]
 8001c22:	f007 ff85 	bl	8009b30 <memcpy>
    artkey[0] = 0x02;
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	2202      	movs	r2, #2
 8001c2a:	701a      	strb	r2, [r3, #0]

    os_getDevKey(AESkey);
 8001c2c:	4809      	ldr	r0, [pc, #36]	@ (8001c54 <aes_sessKeys+0x74>)
 8001c2e:	f002 fd7d 	bl	800472c <os_getDevKey>
    os_aes(AES_ENC, nwkkey, 16);
 8001c32:	2210      	movs	r2, #16
 8001c34:	6879      	ldr	r1, [r7, #4]
 8001c36:	2000      	movs	r0, #0
 8001c38:	f7fe fdde 	bl	80007f8 <os_aes>
    os_getDevKey(AESkey);
 8001c3c:	4805      	ldr	r0, [pc, #20]	@ (8001c54 <aes_sessKeys+0x74>)
 8001c3e:	f002 fd75 	bl	800472c <os_getDevKey>
    os_aes(AES_ENC, artkey, 16);
 8001c42:	2210      	movs	r2, #16
 8001c44:	6839      	ldr	r1, [r7, #0]
 8001c46:	2000      	movs	r0, #0
 8001c48:	f7fe fdd6 	bl	80007f8 <os_aes>
}
 8001c4c:	bf00      	nop
 8001c4e:	3710      	adds	r7, #16
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	2000009c 	.word	0x2000009c

08001c58 <getSensitivity>:
    { 141-135,  141-132, 141-129 },  // SF10
    { 141-138,  141-135, 141-132 },  // SF11
    { 141-141,  141-138, 141-135 }   // SF12
};

int getSensitivity (rps_t rps) {
 8001c58:	b590      	push	{r4, r7, lr}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4603      	mov	r3, r0
 8001c60:	80fb      	strh	r3, [r7, #6]
    return -141 + SENSITIVITY[getSf(rps)][getBw(rps)];
 8001c62:	88fb      	ldrh	r3, [r7, #6]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7ff fca3 	bl	80015b0 <getSf>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	461c      	mov	r4, r3
 8001c6e:	88fb      	ldrh	r3, [r7, #6]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7ff fcad 	bl	80015d0 <getBw>
 8001c76:	4603      	mov	r3, r0
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4a06      	ldr	r2, [pc, #24]	@ (8001c94 <getSensitivity+0x3c>)
 8001c7c:	4623      	mov	r3, r4
 8001c7e:	005b      	lsls	r3, r3, #1
 8001c80:	4423      	add	r3, r4
 8001c82:	4413      	add	r3, r2
 8001c84:	440b      	add	r3, r1
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	3b8d      	subs	r3, #141	@ 0x8d
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd90      	pop	{r4, r7, pc}
 8001c92:	bf00      	nop
 8001c94:	0800aca8 	.word	0x0800aca8

08001c98 <calcAirTime>:

ostime_t calcAirTime (rps_t rps, u1_t plen) {
 8001c98:	b590      	push	{r4, r7, lr}
 8001c9a:	b087      	sub	sp, #28
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	460a      	mov	r2, r1
 8001ca2:	80fb      	strh	r3, [r7, #6]
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	717b      	strb	r3, [r7, #5]
    u1_t bw = getBw(rps);  // 0,1,2 = 125,250,500kHz
 8001ca8:	88fb      	ldrh	r3, [r7, #6]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7ff fc90 	bl	80015d0 <getBw>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	72fb      	strb	r3, [r7, #11]
    u1_t sf = getSf(rps);  // 0=FSK, 1..6 = SF7..12
 8001cb4:	88fb      	ldrh	r3, [r7, #6]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7ff fc7a 	bl	80015b0 <getSf>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	72bb      	strb	r3, [r7, #10]
    if( sf == FSK ) {
 8001cc0:	7abb      	ldrb	r3, [r7, #10]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d10c      	bne.n	8001ce0 <calcAirTime+0x48>
        return (plen+/*preamble*/5+/*syncword*/3+/*len*/1+/*crc*/2) * /*bits/byte*/8
 8001cc6:	797b      	ldrb	r3, [r7, #5]
 8001cc8:	330b      	adds	r3, #11
            * (s4_t)OSTICKS_PER_SEC / /*kbit/s*/50000;
 8001cca:	f44f 327a 	mov.w	r2, #256000	@ 0x3e800
 8001cce:	fb02 f303 	mul.w	r3, r2, r3
 8001cd2:	4a3c      	ldr	r2, [pc, #240]	@ (8001dc4 <calcAirTime+0x12c>)
 8001cd4:	fb82 1203 	smull	r1, r2, r2, r3
 8001cd8:	1312      	asrs	r2, r2, #12
 8001cda:	17db      	asrs	r3, r3, #31
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	e06d      	b.n	8001dbc <calcAirTime+0x124>
    }
    u1_t sfx = 4*(sf+(7-SF7));
 8001ce0:	7abb      	ldrb	r3, [r7, #10]
 8001ce2:	3306      	adds	r3, #6
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	75fb      	strb	r3, [r7, #23]
    u1_t q = sfx - (sf >= SF11 ? 8 : 0);
 8001cea:	7abb      	ldrb	r3, [r7, #10]
 8001cec:	2b04      	cmp	r3, #4
 8001cee:	d901      	bls.n	8001cf4 <calcAirTime+0x5c>
 8001cf0:	2308      	movs	r3, #8
 8001cf2:	e000      	b.n	8001cf6 <calcAirTime+0x5e>
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	7dfa      	ldrb	r2, [r7, #23]
 8001cf8:	1ad3      	subs	r3, r2, r3
 8001cfa:	727b      	strb	r3, [r7, #9]
    int tmp = 8*plen - sfx + 28 + (getNocrc(rps)?0:16) - (getIh(rps)?20:0);
 8001cfc:	797b      	ldrb	r3, [r7, #5]
 8001cfe:	00da      	lsls	r2, r3, #3
 8001d00:	7dfb      	ldrb	r3, [r7, #23]
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	f103 041c 	add.w	r4, r3, #28
 8001d08:	88fb      	ldrh	r3, [r7, #6]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff fc9d 	bl	800164a <getNocrc>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <calcAirTime+0x82>
 8001d16:	2300      	movs	r3, #0
 8001d18:	e000      	b.n	8001d1c <calcAirTime+0x84>
 8001d1a:	2310      	movs	r3, #16
 8001d1c:	441c      	add	r4, r3
 8001d1e:	88fb      	ldrh	r3, [r7, #6]
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7ff fcb9 	bl	8001698 <getIh>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <calcAirTime+0x98>
 8001d2c:	2314      	movs	r3, #20
 8001d2e:	e000      	b.n	8001d32 <calcAirTime+0x9a>
 8001d30:	2300      	movs	r3, #0
 8001d32:	1ae3      	subs	r3, r4, r3
 8001d34:	613b      	str	r3, [r7, #16]
    if( tmp > 0 ) {
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	dd15      	ble.n	8001d68 <calcAirTime+0xd0>
        tmp = (tmp + q - 1) / q;
 8001d3c:	7a7a      	ldrb	r2, [r7, #9]
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	4413      	add	r3, r2
 8001d42:	1e5a      	subs	r2, r3, #1
 8001d44:	7a7b      	ldrb	r3, [r7, #9]
 8001d46:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d4a:	613b      	str	r3, [r7, #16]
        tmp *= getCr(rps)+5;
 8001d4c:	88fb      	ldrh	r3, [r7, #6]
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7ff fc50 	bl	80015f4 <getCr>
 8001d54:	4603      	mov	r3, r0
 8001d56:	1d5a      	adds	r2, r3, #5
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	fb02 f303 	mul.w	r3, r2, r3
 8001d5e:	613b      	str	r3, [r7, #16]
        tmp += 8;
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	3308      	adds	r3, #8
 8001d64:	613b      	str	r3, [r7, #16]
 8001d66:	e001      	b.n	8001d6c <calcAirTime+0xd4>
    } else {
        tmp = 8;
 8001d68:	2308      	movs	r3, #8
 8001d6a:	613b      	str	r3, [r7, #16]
    }
    tmp = (tmp<<2) + /*preamble*/49 /* 4 * (8 + 4.25) */;
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	3331      	adds	r3, #49	@ 0x31
 8001d72:	613b      	str	r3, [r7, #16]
    //
    // osticks =  tmp * OSTICKS_PER_SEC * 1<<sf / bw
    //
    // 3 => counter reduced divisor 125000/8 => 15625
    // 2 => counter 2 shift on tmp
    sfx = sf+(7-SF7) - (3+2) - bw;
 8001d74:	7aba      	ldrb	r2, [r7, #10]
 8001d76:	7afb      	ldrb	r3, [r7, #11]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	75fb      	strb	r3, [r7, #23]
    int div = 15625;
 8001d80:	f643 5309 	movw	r3, #15625	@ 0x3d09
 8001d84:	60fb      	str	r3, [r7, #12]
    if( sfx > 4 ) {
 8001d86:	7dfb      	ldrb	r3, [r7, #23]
 8001d88:	2b04      	cmp	r3, #4
 8001d8a:	d907      	bls.n	8001d9c <calcAirTime+0x104>
        // prevent 32bit signed int overflow in last step
        div >>= sfx-4;
 8001d8c:	7dfb      	ldrb	r3, [r7, #23]
 8001d8e:	3b04      	subs	r3, #4
 8001d90:	68fa      	ldr	r2, [r7, #12]
 8001d92:	fa42 f303 	asr.w	r3, r2, r3
 8001d96:	60fb      	str	r3, [r7, #12]
        sfx = 4;
 8001d98:	2304      	movs	r3, #4
 8001d9a:	75fb      	strb	r3, [r7, #23]
    }
    // Need 32bit arithmetic for this last step
    return (((ostime_t)tmp << sfx) * OSTICKS_PER_SEC + div/2) / div;
 8001d9c:	7dfb      	ldrb	r3, [r7, #23]
 8001d9e:	693a      	ldr	r2, [r7, #16]
 8001da0:	fa02 f303 	lsl.w	r3, r2, r3
 8001da4:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001da8:	fb03 f202 	mul.w	r2, r3, r2
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	0fd9      	lsrs	r1, r3, #31
 8001db0:	440b      	add	r3, r1
 8001db2:	105b      	asrs	r3, r3, #1
 8001db4:	441a      	add	r2, r3
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	fb92 f3f3 	sdiv	r3, r2, r3
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	371c      	adds	r7, #28
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd90      	pop	{r4, r7, pc}
 8001dc4:	14f8b589 	.word	0x14f8b589

08001dc8 <calcRxWindow>:
    us2osticksRound(128<<0)   // ------    DR_SF7CR
#endif
};


static ostime_t calcRxWindow (u1_t secs, dr_t dr) {
 8001dc8:	b480      	push	{r7}
 8001dca:	b087      	sub	sp, #28
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	4603      	mov	r3, r0
 8001dd0:	460a      	mov	r2, r1
 8001dd2:	71fb      	strb	r3, [r7, #7]
 8001dd4:	4613      	mov	r3, r2
 8001dd6:	71bb      	strb	r3, [r7, #6]
    ostime_t rxoff, err;
    if( secs==0 ) {
 8001dd8:	79fb      	ldrb	r3, [r7, #7]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d108      	bne.n	8001df0 <calcRxWindow+0x28>
        // aka 128 secs (next becaon)
        rxoff = LMIC.drift;
 8001dde:	4b22      	ldr	r3, [pc, #136]	@ (8001e68 <calcRxWindow+0xa0>)
 8001de0:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 8001de4:	617b      	str	r3, [r7, #20]
        err = LMIC.lastDriftDiff;
 8001de6:	4b20      	ldr	r3, [pc, #128]	@ (8001e68 <calcRxWindow+0xa0>)
 8001de8:	f9b3 30b6 	ldrsh.w	r3, [r3, #182]	@ 0xb6
 8001dec:	613b      	str	r3, [r7, #16]
 8001dee:	e011      	b.n	8001e14 <calcRxWindow+0x4c>
    } else {
        // scheduled RX window within secs into current beacon period
        rxoff = (LMIC.drift * (ostime_t)secs) >> BCN_INTV_exp;
 8001df0:	4b1d      	ldr	r3, [pc, #116]	@ (8001e68 <calcRxWindow+0xa0>)
 8001df2:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 8001df6:	461a      	mov	r2, r3
 8001df8:	79fb      	ldrb	r3, [r7, #7]
 8001dfa:	fb02 f303 	mul.w	r3, r2, r3
 8001dfe:	11db      	asrs	r3, r3, #7
 8001e00:	617b      	str	r3, [r7, #20]
        err = (LMIC.lastDriftDiff * (ostime_t)secs) >> BCN_INTV_exp;
 8001e02:	4b19      	ldr	r3, [pc, #100]	@ (8001e68 <calcRxWindow+0xa0>)
 8001e04:	f9b3 30b6 	ldrsh.w	r3, [r3, #182]	@ 0xb6
 8001e08:	461a      	mov	r2, r3
 8001e0a:	79fb      	ldrb	r3, [r7, #7]
 8001e0c:	fb02 f303 	mul.w	r3, r2, r3
 8001e10:	11db      	asrs	r3, r3, #7
 8001e12:	613b      	str	r3, [r7, #16]
    }
    u1_t rxsyms = MINRX_SYMS;
 8001e14:	2305      	movs	r3, #5
 8001e16:	73fb      	strb	r3, [r7, #15]
    err += (ostime_t)LMIC.maxDriftDiff * LMIC.missedBcns;
 8001e18:	4b13      	ldr	r3, [pc, #76]	@ (8001e68 <calcRxWindow+0xa0>)
 8001e1a:	f9b3 30b8 	ldrsh.w	r3, [r3, #184]	@ 0xb8
 8001e1e:	461a      	mov	r2, r3
 8001e20:	4b11      	ldr	r3, [pc, #68]	@ (8001e68 <calcRxWindow+0xa0>)
 8001e22:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8001e26:	fb02 f303 	mul.w	r3, r2, r3
 8001e2a:	693a      	ldr	r2, [r7, #16]
 8001e2c:	4413      	add	r3, r2
 8001e2e:	613b      	str	r3, [r7, #16]
    LMIC.rxsyms = MINRX_SYMS + (err / dr2hsym(dr));
 8001e30:	79bb      	ldrb	r3, [r7, #6]
 8001e32:	4a0e      	ldr	r2, [pc, #56]	@ (8001e6c <calcRxWindow+0xa4>)
 8001e34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e38:	693a      	ldr	r2, [r7, #16]
 8001e3a:	fb92 f3f3 	sdiv	r3, r2, r3
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	3305      	adds	r3, #5
 8001e42:	b2da      	uxtb	r2, r3
 8001e44:	4b08      	ldr	r3, [pc, #32]	@ (8001e68 <calcRxWindow+0xa0>)
 8001e46:	741a      	strb	r2, [r3, #16]

    return (rxsyms-PAMBL_SYMS) * dr2hsym(dr) + rxoff;
 8001e48:	7bfb      	ldrb	r3, [r7, #15]
 8001e4a:	3b08      	subs	r3, #8
 8001e4c:	79ba      	ldrb	r2, [r7, #6]
 8001e4e:	4907      	ldr	r1, [pc, #28]	@ (8001e6c <calcRxWindow+0xa4>)
 8001e50:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001e54:	fb03 f202 	mul.w	r2, r3, r2
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	4413      	add	r3, r2
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	371c      	adds	r7, #28
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr
 8001e68:	20000154 	.word	0x20000154
 8001e6c:	0800accc 	.word	0x0800accc

08001e70 <calcBcnRxWindowFromMillis>:


// Setup beacon RX parameters assuming we have an error of ms (aka +/-(ms/2))
static void calcBcnRxWindowFromMillis (u1_t ms, bit_t ini) {
 8001e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e74:	b087      	sub	sp, #28
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	4606      	mov	r6, r0
 8001e7a:	4608      	mov	r0, r1
 8001e7c:	4631      	mov	r1, r6
 8001e7e:	73f9      	strb	r1, [r7, #15]
 8001e80:	4601      	mov	r1, r0
 8001e82:	73b9      	strb	r1, [r7, #14]
    if( ini ) {
 8001e84:	7bb9      	ldrb	r1, [r7, #14]
 8001e86:	2900      	cmp	r1, #0
 8001e88:	d014      	beq.n	8001eb4 <calcBcnRxWindowFromMillis+0x44>
        LMIC.drift = 0;
 8001e8a:	493b      	ldr	r1, [pc, #236]	@ (8001f78 <calcBcnRxWindowFromMillis+0x108>)
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	f8a1 00b4 	strh.w	r0, [r1, #180]	@ 0xb4
        LMIC.maxDriftDiff = 0;
 8001e92:	4939      	ldr	r1, [pc, #228]	@ (8001f78 <calcBcnRxWindowFromMillis+0x108>)
 8001e94:	2000      	movs	r0, #0
 8001e96:	f8a1 00b8 	strh.w	r0, [r1, #184]	@ 0xb8
        LMIC.missedBcns = 0;
 8001e9a:	4937      	ldr	r1, [pc, #220]	@ (8001f78 <calcBcnRxWindowFromMillis+0x108>)
 8001e9c:	2000      	movs	r0, #0
 8001e9e:	f881 0131 	strb.w	r0, [r1, #305]	@ 0x131
        LMIC.bcninfo.flags |= BCN_NODRIFT|BCN_NODDIFF;
 8001ea2:	4935      	ldr	r1, [pc, #212]	@ (8001f78 <calcBcnRxWindowFromMillis+0x108>)
 8001ea4:	f891 1196 	ldrb.w	r1, [r1, #406]	@ 0x196
 8001ea8:	f041 010c 	orr.w	r1, r1, #12
 8001eac:	b2c8      	uxtb	r0, r1
 8001eae:	4932      	ldr	r1, [pc, #200]	@ (8001f78 <calcBcnRxWindowFromMillis+0x108>)
 8001eb0:	f881 0196 	strb.w	r0, [r1, #406]	@ 0x196
    }
    ostime_t hsym = dr2hsym(DR_BCN);
 8001eb4:	2142      	movs	r1, #66	@ 0x42
 8001eb6:	6179      	str	r1, [r7, #20]
    LMIC.bcnRxsyms = MINRX_SYMS + ms2osticksCeil(ms) / hsym;
 8001eb8:	7bf9      	ldrb	r1, [r7, #15]
 8001eba:	2000      	movs	r0, #0
 8001ebc:	460c      	mov	r4, r1
 8001ebe:	4605      	mov	r5, r0
 8001ec0:	4620      	mov	r0, r4
 8001ec2:	4629      	mov	r1, r5
 8001ec4:	f04f 0a00 	mov.w	sl, #0
 8001ec8:	f04f 0b00 	mov.w	fp, #0
 8001ecc:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 8001ed0:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8001ed4:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8001ed8:	4650      	mov	r0, sl
 8001eda:	4659      	mov	r1, fp
 8001edc:	1b02      	subs	r2, r0, r4
 8001ede:	eb61 0305 	sbc.w	r3, r1, r5
 8001ee2:	f04f 0000 	mov.w	r0, #0
 8001ee6:	f04f 0100 	mov.w	r1, #0
 8001eea:	0099      	lsls	r1, r3, #2
 8001eec:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001ef0:	0090      	lsls	r0, r2, #2
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	eb12 0804 	adds.w	r8, r2, r4
 8001efa:	eb43 0905 	adc.w	r9, r3, r5
 8001efe:	f04f 0200 	mov.w	r2, #0
 8001f02:	f04f 0300 	mov.w	r3, #0
 8001f06:	ea4f 2309 	mov.w	r3, r9, lsl #8
 8001f0a:	ea43 6318 	orr.w	r3, r3, r8, lsr #24
 8001f0e:	ea4f 2208 	mov.w	r2, r8, lsl #8
 8001f12:	4690      	mov	r8, r2
 8001f14:	4699      	mov	r9, r3
 8001f16:	4642      	mov	r2, r8
 8001f18:	464b      	mov	r3, r9
 8001f1a:	f240 31e7 	movw	r1, #999	@ 0x3e7
 8001f1e:	1851      	adds	r1, r2, r1
 8001f20:	6039      	str	r1, [r7, #0]
 8001f22:	f143 0300 	adc.w	r3, r3, #0
 8001f26:	607b      	str	r3, [r7, #4]
 8001f28:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001f2c:	f04f 0300 	mov.w	r3, #0
 8001f30:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001f34:	f7fe f94a 	bl	80001cc <__aeabi_ldivmod>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	3305      	adds	r3, #5
 8001f46:	b2da      	uxtb	r2, r3
 8001f48:	4b0b      	ldr	r3, [pc, #44]	@ (8001f78 <calcBcnRxWindowFromMillis+0x108>)
 8001f4a:	f883 2189 	strb.w	r2, [r3, #393]	@ 0x189
    LMIC.bcnRxtime = LMIC.bcninfo.txtime + BCN_INTV_osticks - (LMIC.bcnRxsyms-PAMBL_SYMS) * hsym;
 8001f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f78 <calcBcnRxWindowFromMillis+0x108>)
 8001f50:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8001f54:	f503 127a 	add.w	r2, r3, #4096000	@ 0x3e8000
 8001f58:	4b07      	ldr	r3, [pc, #28]	@ (8001f78 <calcBcnRxWindowFromMillis+0x108>)
 8001f5a:	f893 3189 	ldrb.w	r3, [r3, #393]	@ 0x189
 8001f5e:	3b08      	subs	r3, #8
 8001f60:	6979      	ldr	r1, [r7, #20]
 8001f62:	fb01 f303 	mul.w	r3, r1, r3
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	4a03      	ldr	r2, [pc, #12]	@ (8001f78 <calcBcnRxWindowFromMillis+0x108>)
 8001f6a:	f8c2 318c 	str.w	r3, [r2, #396]	@ 0x18c
}
 8001f6e:	bf00      	nop
 8001f70:	371c      	adds	r7, #28
 8001f72:	46bd      	mov	sp, r7
 8001f74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f78:	20000154 	.word	0x20000154

08001f7c <rxschedInit>:


// Setup scheduled RX window (ping/multicast slot)
static void rxschedInit (xref2rxsched_t rxsched) {
 8001f7c:	b590      	push	{r4, r7, lr}
 8001f7e:	b085      	sub	sp, #20
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
    os_clearMem(AESkey,16);
 8001f84:	2210      	movs	r2, #16
 8001f86:	2100      	movs	r1, #0
 8001f88:	482e      	ldr	r0, [pc, #184]	@ (8002044 <rxschedInit+0xc8>)
 8001f8a:	f007 fda5 	bl	8009ad8 <memset>
    os_clearMem(LMIC.frame+8,8);
 8001f8e:	4b2e      	ldr	r3, [pc, #184]	@ (8002048 <rxschedInit+0xcc>)
 8001f90:	2208      	movs	r2, #8
 8001f92:	2100      	movs	r1, #0
 8001f94:	4618      	mov	r0, r3
 8001f96:	f007 fd9f 	bl	8009ad8 <memset>
    os_wlsbf4(LMIC.frame, LMIC.bcninfo.time);
 8001f9a:	4b2c      	ldr	r3, [pc, #176]	@ (800204c <rxschedInit+0xd0>)
 8001f9c:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	482b      	ldr	r0, [pc, #172]	@ (8002050 <rxschedInit+0xd4>)
 8001fa4:	f7ff fc71 	bl	800188a <os_wlsbf4>
    os_wlsbf4(LMIC.frame+4, LMIC.devaddr);
 8001fa8:	4a2a      	ldr	r2, [pc, #168]	@ (8002054 <rxschedInit+0xd8>)
 8001faa:	4b28      	ldr	r3, [pc, #160]	@ (800204c <rxschedInit+0xd0>)
 8001fac:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4610      	mov	r0, r2
 8001fb4:	f7ff fc69 	bl	800188a <os_wlsbf4>
    os_aes(AES_ENC,LMIC.frame,16);
 8001fb8:	2210      	movs	r2, #16
 8001fba:	4925      	ldr	r1, [pc, #148]	@ (8002050 <rxschedInit+0xd4>)
 8001fbc:	2000      	movs	r0, #0
 8001fbe:	f7fe fc1b 	bl	80007f8 <os_aes>
    u1_t intvExp = rxsched->intvExp;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	785b      	ldrb	r3, [r3, #1]
 8001fc6:	73fb      	strb	r3, [r7, #15]
    ostime_t off = os_rlsbf2(LMIC.frame) & (0x0FFF >> (7 - intvExp)); // random offset (slot units)
 8001fc8:	4821      	ldr	r0, [pc, #132]	@ (8002050 <rxschedInit+0xd4>)
 8001fca:	f7ff fbf8 	bl	80017be <os_rlsbf2>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	7bfb      	ldrb	r3, [r7, #15]
 8001fd4:	f1c3 0307 	rsb	r3, r3, #7
 8001fd8:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8001fdc:	fa42 f303 	asr.w	r3, r2, r3
 8001fe0:	400b      	ands	r3, r1
 8001fe2:	60bb      	str	r3, [r7, #8]
    rxsched->rxbase = (LMIC.bcninfo.txtime +
 8001fe4:	4b19      	ldr	r3, [pc, #100]	@ (800204c <rxschedInit+0xd0>)
 8001fe6:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
                       BCN_RESERVE_osticks +
 8001fea:	4619      	mov	r1, r3
                       ms2osticks(BCN_SLOT_SPAN_ms * off)); // random offset osticks
 8001fec:	68ba      	ldr	r2, [r7, #8]
 8001fee:	4613      	mov	r3, r2
 8001ff0:	011b      	lsls	r3, r3, #4
 8001ff2:	1a9b      	subs	r3, r3, r2
 8001ff4:	019b      	lsls	r3, r3, #6
                       BCN_RESERVE_osticks +
 8001ff6:	440b      	add	r3, r1
 8001ff8:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 8001ffc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002000:	461a      	mov	r2, r3
    rxsched->rxbase = (LMIC.bcninfo.txtime +
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	605a      	str	r2, [r3, #4]
    rxsched->slot   = 0;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2200      	movs	r2, #0
 800200a:	709a      	strb	r2, [r3, #2]
    rxsched->rxtime = rxsched->rxbase - calcRxWindow(/*secs BCN_RESERVE*/2+(1<<intvExp),rxsched->dr);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	685c      	ldr	r4, [r3, #4]
 8002010:	7bfb      	ldrb	r3, [r7, #15]
 8002012:	2201      	movs	r2, #1
 8002014:	fa02 f303 	lsl.w	r3, r2, r3
 8002018:	b2db      	uxtb	r3, r3
 800201a:	3302      	adds	r3, #2
 800201c:	b2da      	uxtb	r2, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	4619      	mov	r1, r3
 8002024:	4610      	mov	r0, r2
 8002026:	f7ff fecf 	bl	8001dc8 <calcRxWindow>
 800202a:	4603      	mov	r3, r0
 800202c:	1ae2      	subs	r2, r4, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	609a      	str	r2, [r3, #8]
    rxsched->rxsyms = LMIC.rxsyms;
 8002032:	4b06      	ldr	r3, [pc, #24]	@ (800204c <rxschedInit+0xd0>)
 8002034:	7c1a      	ldrb	r2, [r3, #16]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	70da      	strb	r2, [r3, #3]
}
 800203a:	bf00      	nop
 800203c:	3714      	adds	r7, #20
 800203e:	46bd      	mov	sp, r7
 8002040:	bd90      	pop	{r4, r7, pc}
 8002042:	bf00      	nop
 8002044:	2000009c 	.word	0x2000009c
 8002048:	200002a4 	.word	0x200002a4
 800204c:	20000154 	.word	0x20000154
 8002050:	2000029c 	.word	0x2000029c
 8002054:	200002a0 	.word	0x200002a0

08002058 <rxschedNext>:


static bit_t rxschedNext (xref2rxsched_t rxsched, ostime_t cando) {
 8002058:	b590      	push	{r4, r7, lr}
 800205a:	b085      	sub	sp, #20
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	6039      	str	r1, [r7, #0]
  again:
    if( rxsched->rxtime - cando >= 0 )
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	689a      	ldr	r2, [r3, #8]
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	2b00      	cmp	r3, #0
 800206c:	db01      	blt.n	8002072 <rxschedNext+0x1a>
        return 1;
 800206e:	2301      	movs	r3, #1
 8002070:	e03a      	b.n	80020e8 <rxschedNext+0x90>
    u1_t slot;
    if( (slot=rxsched->slot) >= 128 )
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	789b      	ldrb	r3, [r3, #2]
 8002076:	73fb      	strb	r3, [r7, #15]
 8002078:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800207c:	2b00      	cmp	r3, #0
 800207e:	da01      	bge.n	8002084 <rxschedNext+0x2c>
        return 0;
 8002080:	2300      	movs	r3, #0
 8002082:	e031      	b.n	80020e8 <rxschedNext+0x90>
    u1_t intv = 1<<rxsched->intvExp;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	785b      	ldrb	r3, [r3, #1]
 8002088:	461a      	mov	r2, r3
 800208a:	2301      	movs	r3, #1
 800208c:	4093      	lsls	r3, r2
 800208e:	73bb      	strb	r3, [r7, #14]
    if( (rxsched->slot = (slot += (intv))) >= 128 )
 8002090:	7bfa      	ldrb	r2, [r7, #15]
 8002092:	7bbb      	ldrb	r3, [r7, #14]
 8002094:	4413      	add	r3, r2
 8002096:	73fb      	strb	r3, [r7, #15]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	7bfa      	ldrb	r2, [r7, #15]
 800209c:	709a      	strb	r2, [r3, #2]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	789b      	ldrb	r3, [r3, #2]
 80020a2:	b25b      	sxtb	r3, r3
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	da01      	bge.n	80020ac <rxschedNext+0x54>
        return 0;
 80020a8:	2300      	movs	r3, #0
 80020aa:	e01d      	b.n	80020e8 <rxschedNext+0x90>
    rxsched->rxtime = rxsched->rxbase
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6859      	ldr	r1, [r3, #4]
        + ((BCN_WINDOW_osticks * (ostime_t)slot) >> BCN_INTV_exp)
 80020b0:	7bfa      	ldrb	r2, [r7, #15]
 80020b2:	4613      	mov	r3, r2
 80020b4:	011b      	lsls	r3, r3, #4
 80020b6:	1a9b      	subs	r3, r3, r2
 80020b8:	049b      	lsls	r3, r3, #18
 80020ba:	11db      	asrs	r3, r3, #7
 80020bc:	18cc      	adds	r4, r1, r3
        - calcRxWindow(/*secs BCN_RESERVE*/2+slot+intv,rxsched->dr);
 80020be:	7bfa      	ldrb	r2, [r7, #15]
 80020c0:	7bbb      	ldrb	r3, [r7, #14]
 80020c2:	4413      	add	r3, r2
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	3302      	adds	r3, #2
 80020c8:	b2da      	uxtb	r2, r3
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	781b      	ldrb	r3, [r3, #0]
 80020ce:	4619      	mov	r1, r3
 80020d0:	4610      	mov	r0, r2
 80020d2:	f7ff fe79 	bl	8001dc8 <calcRxWindow>
 80020d6:	4603      	mov	r3, r0
 80020d8:	1ae2      	subs	r2, r4, r3
    rxsched->rxtime = rxsched->rxbase
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	609a      	str	r2, [r3, #8]
    rxsched->rxsyms = LMIC.rxsyms;
 80020de:	4b04      	ldr	r3, [pc, #16]	@ (80020f0 <rxschedNext+0x98>)
 80020e0:	7c1a      	ldrb	r2, [r3, #16]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	70da      	strb	r2, [r3, #3]
    goto again;
 80020e6:	e7bc      	b.n	8002062 <rxschedNext+0xa>
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3714      	adds	r7, #20
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd90      	pop	{r4, r7, pc}
 80020f0:	20000154 	.word	0x20000154

080020f4 <rndDelay>:


static ostime_t rndDelay (u1_t secSpan) {
 80020f4:	b590      	push	{r4, r7, lr}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	71fb      	strb	r3, [r7, #7]
    u2_t r = os_getRndU2();
 80020fe:	f003 f9bd 	bl	800547c <radio_rand1>
 8002102:	4603      	mov	r3, r0
 8002104:	021b      	lsls	r3, r3, #8
 8002106:	b21c      	sxth	r4, r3
 8002108:	f003 f9b8 	bl	800547c <radio_rand1>
 800210c:	4603      	mov	r3, r0
 800210e:	b21b      	sxth	r3, r3
 8002110:	4323      	orrs	r3, r4
 8002112:	b21b      	sxth	r3, r3
 8002114:	817b      	strh	r3, [r7, #10]
    ostime_t delay = r;
 8002116:	897b      	ldrh	r3, [r7, #10]
 8002118:	60fb      	str	r3, [r7, #12]
    if( delay > OSTICKS_PER_SEC )
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8002120:	dd0b      	ble.n	800213a <rndDelay+0x46>
        delay = r % (u2_t)OSTICKS_PER_SEC;
 8002122:	897b      	ldrh	r3, [r7, #10]
 8002124:	4a11      	ldr	r2, [pc, #68]	@ (800216c <rndDelay+0x78>)
 8002126:	fba2 1203 	umull	r1, r2, r2, r3
 800212a:	0ad2      	lsrs	r2, r2, #11
 800212c:	f44f 41fa 	mov.w	r1, #32000	@ 0x7d00
 8002130:	fb01 f202 	mul.w	r2, r1, r2
 8002134:	1a9b      	subs	r3, r3, r2
 8002136:	b29b      	uxth	r3, r3
 8002138:	60fb      	str	r3, [r7, #12]
    if( secSpan > 0 )
 800213a:	79fb      	ldrb	r3, [r7, #7]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d010      	beq.n	8002162 <rndDelay+0x6e>
        delay += ((u1_t)r % secSpan) * OSTICKS_PER_SEC;
 8002140:	897b      	ldrh	r3, [r7, #10]
 8002142:	b2db      	uxtb	r3, r3
 8002144:	79fa      	ldrb	r2, [r7, #7]
 8002146:	fbb3 f1f2 	udiv	r1, r3, r2
 800214a:	fb01 f202 	mul.w	r2, r1, r2
 800214e:	1a9b      	subs	r3, r3, r2
 8002150:	b2db      	uxtb	r3, r3
 8002152:	461a      	mov	r2, r3
 8002154:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8002158:	fb02 f303 	mul.w	r3, r2, r3
 800215c:	68fa      	ldr	r2, [r7, #12]
 800215e:	4413      	add	r3, r2
 8002160:	60fb      	str	r3, [r7, #12]
    return delay;
 8002162:	68fb      	ldr	r3, [r7, #12]
}
 8002164:	4618      	mov	r0, r3
 8002166:	3714      	adds	r7, #20
 8002168:	46bd      	mov	sp, r7
 800216a:	bd90      	pop	{r4, r7, pc}
 800216c:	10624dd3 	.word	0x10624dd3

08002170 <txDelay>:


static void txDelay (ostime_t reftime, u1_t secSpan) {
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	460b      	mov	r3, r1
 800217a:	70fb      	strb	r3, [r7, #3]
    reftime += rndDelay(secSpan);
 800217c:	78fb      	ldrb	r3, [r7, #3]
 800217e:	4618      	mov	r0, r3
 8002180:	f7ff ffb8 	bl	80020f4 <rndDelay>
 8002184:	4602      	mov	r2, r0
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4413      	add	r3, r2
 800218a:	607b      	str	r3, [r7, #4]
    if( LMIC.globalDutyRate == 0  ||  (reftime - LMIC.globalDutyAvail) > 0 ) {
 800218c:	4b0e      	ldr	r3, [pc, #56]	@ (80021c8 <txDelay+0x58>)
 800218e:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 8002192:	2b00      	cmp	r3, #0
 8002194:	d006      	beq.n	80021a4 <txDelay+0x34>
 8002196:	4b0c      	ldr	r3, [pc, #48]	@ (80021c8 <txDelay+0x58>)
 8002198:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	dd0c      	ble.n	80021be <txDelay+0x4e>
        LMIC.globalDutyAvail = reftime;
 80021a4:	4a08      	ldr	r2, [pc, #32]	@ (80021c8 <txDelay+0x58>)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
        LMIC.opmode |= OP_RNDTX;
 80021ac:	4b06      	ldr	r3, [pc, #24]	@ (80021c8 <txDelay+0x58>)
 80021ae:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80021b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021b6:	b29a      	uxth	r2, r3
 80021b8:	4b03      	ldr	r3, [pc, #12]	@ (80021c8 <txDelay+0x58>)
 80021ba:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    }
}
 80021be:	bf00      	nop
 80021c0:	3708      	adds	r7, #8
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	20000154 	.word	0x20000154

080021cc <setDrJoin>:


static void setDrJoin (u1_t reason, u1_t dr) {
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	4603      	mov	r3, r0
 80021d4:	460a      	mov	r2, r1
 80021d6:	71fb      	strb	r3, [r7, #7]
 80021d8:	4613      	mov	r3, r2
 80021da:	71bb      	strb	r3, [r7, #6]
                        e_.deveui    = MAIN::CDEV->getEui(),
                        e_.dr        = dr|DR_PAGE,
                        e_.txpow     = LMIC.adrTxPow,
                        e_.prevdr    = LMIC.datarate|DR_PAGE,
                        e_.prevtxpow = LMIC.adrTxPow));
    LMIC.datarate = dr;
 80021dc:	4a04      	ldr	r2, [pc, #16]	@ (80021f0 <setDrJoin+0x24>)
 80021de:	79bb      	ldrb	r3, [r7, #6]
 80021e0:	f882 30b0 	strb.w	r3, [r2, #176]	@ 0xb0
    DO_DEVDB(LMIC.datarate,datarate);
}
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr
 80021f0:	20000154 	.word	0x20000154

080021f4 <setDrTxpow>:


static void setDrTxpow (u1_t reason, u1_t dr, s1_t pow) {
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	4603      	mov	r3, r0
 80021fc:	71fb      	strb	r3, [r7, #7]
 80021fe:	460b      	mov	r3, r1
 8002200:	71bb      	strb	r3, [r7, #6]
 8002202:	4613      	mov	r3, r2
 8002204:	717b      	strb	r3, [r7, #5]
                        e_.dr        = dr|DR_PAGE,
                        e_.txpow     = pow,
                        e_.prevdr    = LMIC.datarate|DR_PAGE,
                        e_.prevtxpow = LMIC.adrTxPow));
    
    if( pow != KEEP_TXPOW )
 8002206:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800220a:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 800220e:	d003      	beq.n	8002218 <setDrTxpow+0x24>
        LMIC.adrTxPow = pow;
 8002210:	4a0e      	ldr	r2, [pc, #56]	@ (800224c <setDrTxpow+0x58>)
 8002212:	797b      	ldrb	r3, [r7, #5]
 8002214:	f882 30af 	strb.w	r3, [r2, #175]	@ 0xaf
    if( LMIC.datarate != dr ) {
 8002218:	4b0c      	ldr	r3, [pc, #48]	@ (800224c <setDrTxpow+0x58>)
 800221a:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 800221e:	79ba      	ldrb	r2, [r7, #6]
 8002220:	429a      	cmp	r2, r3
 8002222:	d00c      	beq.n	800223e <setDrTxpow+0x4a>
        LMIC.datarate = dr;
 8002224:	4a09      	ldr	r2, [pc, #36]	@ (800224c <setDrTxpow+0x58>)
 8002226:	79bb      	ldrb	r3, [r7, #6]
 8002228:	f882 30b0 	strb.w	r3, [r2, #176]	@ 0xb0
        DO_DEVDB(LMIC.datarate,datarate);
        LMIC.opmode |= OP_NEXTCHNL;
 800222c:	4b07      	ldr	r3, [pc, #28]	@ (800224c <setDrTxpow+0x58>)
 800222e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8002232:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002236:	b29a      	uxth	r2, r3
 8002238:	4b04      	ldr	r3, [pc, #16]	@ (800224c <setDrTxpow+0x58>)
 800223a:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    }
}
 800223e:	bf00      	nop
 8002240:	370c      	adds	r7, #12
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	20000154 	.word	0x20000154

08002250 <initDefaultChannels>:
    // Default operational frequencies
    EU868_F1|BAND_CENTI, EU868_F2|BAND_CENTI, EU868_F3|BAND_CENTI,
    EU868_F4|BAND_MILLI, EU868_F5|BAND_MILLI, EU868_F6|BAND_DECI
};

static void initDefaultChannels (bit_t join) {
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	4603      	mov	r3, r0
 8002258:	71fb      	strb	r3, [r7, #7]
    os_clearMem(&LMIC.channelFreq, sizeof(LMIC.channelFreq));
 800225a:	2240      	movs	r2, #64	@ 0x40
 800225c:	2100      	movs	r1, #0
 800225e:	483a      	ldr	r0, [pc, #232]	@ (8002348 <initDefaultChannels+0xf8>)
 8002260:	f007 fc3a 	bl	8009ad8 <memset>
    os_clearMem(&LMIC.channelDrMap, sizeof(LMIC.channelDrMap));
 8002264:	2220      	movs	r2, #32
 8002266:	2100      	movs	r1, #0
 8002268:	4838      	ldr	r0, [pc, #224]	@ (800234c <initDefaultChannels+0xfc>)
 800226a:	f007 fc35 	bl	8009ad8 <memset>
    os_clearMem(&LMIC.bands, sizeof(LMIC.bands));
 800226e:	2220      	movs	r2, #32
 8002270:	2100      	movs	r1, #0
 8002272:	4837      	ldr	r0, [pc, #220]	@ (8002350 <initDefaultChannels+0x100>)
 8002274:	f007 fc30 	bl	8009ad8 <memset>

    LMIC.channelMap = (1 << NUM_DEFAULT_CHANNELS) - 1;
 8002278:	4b36      	ldr	r3, [pc, #216]	@ (8002354 <initDefaultChannels+0x104>)
 800227a:	223f      	movs	r2, #63	@ 0x3f
 800227c:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
    u1_t su = join ? 0 : NUM_DEFAULT_CHANNELS;
 8002280:	79fb      	ldrb	r3, [r7, #7]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <initDefaultChannels+0x3a>
 8002286:	2300      	movs	r3, #0
 8002288:	e000      	b.n	800228c <initDefaultChannels+0x3c>
 800228a:	2306      	movs	r3, #6
 800228c:	73fb      	strb	r3, [r7, #15]
    for( u1_t fu=0; fu<NUM_DEFAULT_CHANNELS; fu++,su++ ) {
 800228e:	2300      	movs	r3, #0
 8002290:	73bb      	strb	r3, [r7, #14]
 8002292:	e014      	b.n	80022be <initDefaultChannels+0x6e>
        LMIC.channelFreq[fu]  = iniChannelFreq[su];
 8002294:	7bfa      	ldrb	r2, [r7, #15]
 8002296:	7bbb      	ldrb	r3, [r7, #14]
 8002298:	492f      	ldr	r1, [pc, #188]	@ (8002358 <initDefaultChannels+0x108>)
 800229a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800229e:	492d      	ldr	r1, [pc, #180]	@ (8002354 <initDefaultChannels+0x104>)
 80022a0:	3310      	adds	r3, #16
 80022a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LMIC.channelDrMap[fu] = DR_RANGE_MAP(DR_SF12,DR_SF7);
 80022a6:	7bbb      	ldrb	r3, [r7, #14]
 80022a8:	4a2a      	ldr	r2, [pc, #168]	@ (8002354 <initDefaultChannels+0x104>)
 80022aa:	3340      	adds	r3, #64	@ 0x40
 80022ac:	213f      	movs	r1, #63	@ 0x3f
 80022ae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for( u1_t fu=0; fu<NUM_DEFAULT_CHANNELS; fu++,su++ ) {
 80022b2:	7bbb      	ldrb	r3, [r7, #14]
 80022b4:	3301      	adds	r3, #1
 80022b6:	73bb      	strb	r3, [r7, #14]
 80022b8:	7bfb      	ldrb	r3, [r7, #15]
 80022ba:	3301      	adds	r3, #1
 80022bc:	73fb      	strb	r3, [r7, #15]
 80022be:	7bbb      	ldrb	r3, [r7, #14]
 80022c0:	2b05      	cmp	r3, #5
 80022c2:	d9e7      	bls.n	8002294 <initDefaultChannels+0x44>
//    if( !join ) {
//        LMIC.channelDrMap[5] = DR_RANGE_MAP(DR_SF12,DR_SF7);
//        LMIC.channelDrMap[1] = DR_RANGE_MAP(DR_SF12,DR_FSK);
//    }

    LMIC.bands[BAND_MILLI].txcap    = 1000;  // 0.1%
 80022c4:	4b23      	ldr	r3, [pc, #140]	@ (8002354 <initDefaultChannels+0x104>)
 80022c6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80022ca:	841a      	strh	r2, [r3, #32]
    LMIC.bands[BAND_MILLI].txpow    = 14;
 80022cc:	4b21      	ldr	r3, [pc, #132]	@ (8002354 <initDefaultChannels+0x104>)
 80022ce:	220e      	movs	r2, #14
 80022d0:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    LMIC.bands[BAND_MILLI].lastchnl = os_getRndU1() % MAX_CHANNELS;
 80022d4:	f003 f8d2 	bl	800547c <radio_rand1>
 80022d8:	4603      	mov	r3, r0
 80022da:	f003 030f 	and.w	r3, r3, #15
 80022de:	b2da      	uxtb	r2, r3
 80022e0:	4b1c      	ldr	r3, [pc, #112]	@ (8002354 <initDefaultChannels+0x104>)
 80022e2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    LMIC.bands[BAND_CENTI].txcap    = 100;   // 1%
 80022e6:	4b1b      	ldr	r3, [pc, #108]	@ (8002354 <initDefaultChannels+0x104>)
 80022e8:	2264      	movs	r2, #100	@ 0x64
 80022ea:	851a      	strh	r2, [r3, #40]	@ 0x28
    LMIC.bands[BAND_CENTI].txpow    = 14;
 80022ec:	4b19      	ldr	r3, [pc, #100]	@ (8002354 <initDefaultChannels+0x104>)
 80022ee:	220e      	movs	r2, #14
 80022f0:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    LMIC.bands[BAND_CENTI].lastchnl = os_getRndU1() % MAX_CHANNELS;
 80022f4:	f003 f8c2 	bl	800547c <radio_rand1>
 80022f8:	4603      	mov	r3, r0
 80022fa:	f003 030f 	and.w	r3, r3, #15
 80022fe:	b2da      	uxtb	r2, r3
 8002300:	4b14      	ldr	r3, [pc, #80]	@ (8002354 <initDefaultChannels+0x104>)
 8002302:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    LMIC.bands[BAND_DECI ].txcap    = 10;    // 10%
 8002306:	4b13      	ldr	r3, [pc, #76]	@ (8002354 <initDefaultChannels+0x104>)
 8002308:	220a      	movs	r2, #10
 800230a:	861a      	strh	r2, [r3, #48]	@ 0x30
    LMIC.bands[BAND_DECI ].txpow    = 27;
 800230c:	4b11      	ldr	r3, [pc, #68]	@ (8002354 <initDefaultChannels+0x104>)
 800230e:	221b      	movs	r2, #27
 8002310:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    LMIC.bands[BAND_DECI ].lastchnl = os_getRndU1() % MAX_CHANNELS;
 8002314:	f003 f8b2 	bl	800547c <radio_rand1>
 8002318:	4603      	mov	r3, r0
 800231a:	f003 030f 	and.w	r3, r3, #15
 800231e:	b2da      	uxtb	r2, r3
 8002320:	4b0c      	ldr	r3, [pc, #48]	@ (8002354 <initDefaultChannels+0x104>)
 8002322:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
    LMIC.bands[BAND_MILLI].avail = 
    LMIC.bands[BAND_CENTI].avail =
    LMIC.bands[BAND_DECI ].avail = os_getTime();
 8002326:	f002 fb7f 	bl	8004a28 <os_getTime>
 800232a:	4603      	mov	r3, r0
 800232c:	4a09      	ldr	r2, [pc, #36]	@ (8002354 <initDefaultChannels+0x104>)
 800232e:	6353      	str	r3, [r2, #52]	@ 0x34
 8002330:	4b08      	ldr	r3, [pc, #32]	@ (8002354 <initDefaultChannels+0x104>)
 8002332:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    LMIC.bands[BAND_CENTI].avail =
 8002334:	4a07      	ldr	r2, [pc, #28]	@ (8002354 <initDefaultChannels+0x104>)
 8002336:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8002338:	4b06      	ldr	r3, [pc, #24]	@ (8002354 <initDefaultChannels+0x104>)
 800233a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    LMIC.bands[BAND_MILLI].avail = 
 800233c:	4a05      	ldr	r2, [pc, #20]	@ (8002354 <initDefaultChannels+0x104>)
 800233e:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8002340:	bf00      	nop
 8002342:	3710      	adds	r7, #16
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	20000194 	.word	0x20000194
 800234c:	200001d4 	.word	0x200001d4
 8002350:	20000174 	.word	0x20000174
 8002354:	20000154 	.word	0x20000154
 8002358:	0800acec 	.word	0x0800acec

0800235c <LMIC_setupChannel>:
    b->avail = os_getTime();
    b->lastchnl = os_getRndU1() % MAX_CHANNELS;
    return 1;
}

bit_t LMIC_setupChannel (u1_t chidx, u4_t freq, u2_t drmap, s1_t band) {
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6039      	str	r1, [r7, #0]
 8002364:	4611      	mov	r1, r2
 8002366:	461a      	mov	r2, r3
 8002368:	4603      	mov	r3, r0
 800236a:	71fb      	strb	r3, [r7, #7]
 800236c:	460b      	mov	r3, r1
 800236e:	80bb      	strh	r3, [r7, #4]
 8002370:	4613      	mov	r3, r2
 8002372:	71bb      	strb	r3, [r7, #6]
    if( chidx >= MAX_CHANNELS )
 8002374:	79fb      	ldrb	r3, [r7, #7]
 8002376:	2b0f      	cmp	r3, #15
 8002378:	d901      	bls.n	800237e <LMIC_setupChannel+0x22>
        return 0;
 800237a:	2300      	movs	r3, #0
 800237c:	e054      	b.n	8002428 <LMIC_setupChannel+0xcc>
    if( band == -1 ) {
 800237e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002382:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002386:	d121      	bne.n	80023cc <LMIC_setupChannel+0x70>
        if( freq >= 869400000 && freq <= 869650000 )
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	4a2a      	ldr	r2, [pc, #168]	@ (8002434 <LMIC_setupChannel+0xd8>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d908      	bls.n	80023a2 <LMIC_setupChannel+0x46>
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	4a29      	ldr	r2, [pc, #164]	@ (8002438 <LMIC_setupChannel+0xdc>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d804      	bhi.n	80023a2 <LMIC_setupChannel+0x46>
            freq |= BAND_DECI;   // 10% 27dBm
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	f043 0302 	orr.w	r3, r3, #2
 800239e:	603b      	str	r3, [r7, #0]
 80023a0:	e021      	b.n	80023e6 <LMIC_setupChannel+0x8a>
        else if( (freq >= 868000000 && freq <= 868600000) ||
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	4a25      	ldr	r2, [pc, #148]	@ (800243c <LMIC_setupChannel+0xe0>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d903      	bls.n	80023b2 <LMIC_setupChannel+0x56>
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	4a24      	ldr	r2, [pc, #144]	@ (8002440 <LMIC_setupChannel+0xe4>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d907      	bls.n	80023c2 <LMIC_setupChannel+0x66>
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	4a23      	ldr	r2, [pc, #140]	@ (8002444 <LMIC_setupChannel+0xe8>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d315      	bcc.n	80023e6 <LMIC_setupChannel+0x8a>
                 (freq >= 869700000 && freq <= 870000000)  )
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	4a22      	ldr	r2, [pc, #136]	@ (8002448 <LMIC_setupChannel+0xec>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d811      	bhi.n	80023e6 <LMIC_setupChannel+0x8a>
            freq |= BAND_CENTI;  // 1% 14dBm 
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	f043 0301 	orr.w	r3, r3, #1
 80023c8:	603b      	str	r3, [r7, #0]
 80023ca:	e00c      	b.n	80023e6 <LMIC_setupChannel+0x8a>
        else 
            freq |= BAND_MILLI;  // 0.1% 14dBm
    } else {
        if( band > BAND_AUX ) return 0;
 80023cc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80023d0:	2b03      	cmp	r3, #3
 80023d2:	dd01      	ble.n	80023d8 <LMIC_setupChannel+0x7c>
 80023d4:	2300      	movs	r3, #0
 80023d6:	e027      	b.n	8002428 <LMIC_setupChannel+0xcc>
        freq = (freq&~3) | band;
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	f023 0203 	bic.w	r2, r3, #3
 80023de:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	603b      	str	r3, [r7, #0]
    }
    LMIC.channelFreq [chidx] = freq;
 80023e6:	79fb      	ldrb	r3, [r7, #7]
 80023e8:	4918      	ldr	r1, [pc, #96]	@ (800244c <LMIC_setupChannel+0xf0>)
 80023ea:	3310      	adds	r3, #16
 80023ec:	683a      	ldr	r2, [r7, #0]
 80023ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    LMIC.channelDrMap[chidx] = drmap==0 ? DR_RANGE_MAP(DR_SF12,DR_SF7) : drmap;
 80023f2:	88bb      	ldrh	r3, [r7, #4]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <LMIC_setupChannel+0xa0>
 80023f8:	88ba      	ldrh	r2, [r7, #4]
 80023fa:	e000      	b.n	80023fe <LMIC_setupChannel+0xa2>
 80023fc:	223f      	movs	r2, #63	@ 0x3f
 80023fe:	79fb      	ldrb	r3, [r7, #7]
 8002400:	4912      	ldr	r1, [pc, #72]	@ (800244c <LMIC_setupChannel+0xf0>)
 8002402:	3340      	adds	r3, #64	@ 0x40
 8002404:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    LMIC.channelMap |= 1<<chidx;  // enabled right away
 8002408:	4b10      	ldr	r3, [pc, #64]	@ (800244c <LMIC_setupChannel+0xf0>)
 800240a:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 800240e:	b21a      	sxth	r2, r3
 8002410:	79fb      	ldrb	r3, [r7, #7]
 8002412:	2101      	movs	r1, #1
 8002414:	fa01 f303 	lsl.w	r3, r1, r3
 8002418:	b21b      	sxth	r3, r3
 800241a:	4313      	orrs	r3, r2
 800241c:	b21b      	sxth	r3, r3
 800241e:	b29a      	uxth	r2, r3
 8002420:	4b0a      	ldr	r3, [pc, #40]	@ (800244c <LMIC_setupChannel+0xf0>)
 8002422:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
    return 1;
 8002426:	2301      	movs	r3, #1
}
 8002428:	4618      	mov	r0, r3
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr
 8002434:	33d1fdbf 	.word	0x33d1fdbf
 8002438:	33d5ce50 	.word	0x33d5ce50
 800243c:	33bca0ff 	.word	0x33bca0ff
 8002440:	33c5c8c0 	.word	0x33c5c8c0
 8002444:	33d691a0 	.word	0x33d691a0
 8002448:	33db2580 	.word	0x33db2580
 800244c:	20000154 	.word	0x20000154

08002450 <convFreq>:
    LMIC.channelFreq[channel] = 0;
    LMIC.channelDrMap[channel] = 0;
    LMIC.channelMap &= ~(1<<channel);
}

static u4_t convFreq (xref2u1_t ptr) {
 8002450:	b580      	push	{r7, lr}
 8002452:	b084      	sub	sp, #16
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
    u4_t freq = (os_rlsbf4(ptr-1) >> 8) * 100;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	3b01      	subs	r3, #1
 800245c:	4618      	mov	r0, r3
 800245e:	f7ff f9c3 	bl	80017e8 <os_rlsbf4>
 8002462:	4603      	mov	r3, r0
 8002464:	0a1b      	lsrs	r3, r3, #8
 8002466:	2264      	movs	r2, #100	@ 0x64
 8002468:	fb02 f303 	mul.w	r3, r2, r3
 800246c:	60fb      	str	r3, [r7, #12]
    if( freq < EU868_FREQ_MIN || freq > EU868_FREQ_MAX )
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	4a06      	ldr	r2, [pc, #24]	@ (800248c <convFreq+0x3c>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d303      	bcc.n	800247e <convFreq+0x2e>
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	4a05      	ldr	r2, [pc, #20]	@ (8002490 <convFreq+0x40>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d901      	bls.n	8002482 <convFreq+0x32>
        freq = 0;
 800247e:	2300      	movs	r3, #0
 8002480:	60fb      	str	r3, [r7, #12]
    return freq;
 8002482:	68fb      	ldr	r3, [r7, #12]
}
 8002484:	4618      	mov	r0, r3
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	337055c0 	.word	0x337055c0
 8002490:	33db2580 	.word	0x33db2580

08002494 <mapChannels>:

static u1_t mapChannels (u1_t chpage, u2_t chmap) {
 8002494:	b480      	push	{r7}
 8002496:	b085      	sub	sp, #20
 8002498:	af00      	add	r7, sp, #0
 800249a:	4603      	mov	r3, r0
 800249c:	460a      	mov	r2, r1
 800249e:	71fb      	strb	r3, [r7, #7]
 80024a0:	4613      	mov	r3, r2
 80024a2:	80bb      	strh	r3, [r7, #4]
    // Bad page, disable all channel, enable non-existent
    if( chpage != 0 || chmap==0 || (chmap & ~LMIC.channelMap) != 0 )
 80024a4:	79fb      	ldrb	r3, [r7, #7]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d10a      	bne.n	80024c0 <mapChannels+0x2c>
 80024aa:	88bb      	ldrh	r3, [r7, #4]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d007      	beq.n	80024c0 <mapChannels+0x2c>
 80024b0:	88ba      	ldrh	r2, [r7, #4]
 80024b2:	4b1c      	ldr	r3, [pc, #112]	@ (8002524 <mapChannels+0x90>)
 80024b4:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 80024b8:	43db      	mvns	r3, r3
 80024ba:	4013      	ands	r3, r2
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d001      	beq.n	80024c4 <mapChannels+0x30>
        return 0;  // illegal input
 80024c0:	2300      	movs	r3, #0
 80024c2:	e028      	b.n	8002516 <mapChannels+0x82>
    for( u1_t chnl=0; chnl<MAX_CHANNELS; chnl++ ) {
 80024c4:	2300      	movs	r3, #0
 80024c6:	73fb      	strb	r3, [r7, #15]
 80024c8:	e01d      	b.n	8002506 <mapChannels+0x72>
        if( (chmap & (1<<chnl)) != 0 && LMIC.channelFreq[chnl] == 0 )
 80024ca:	88ba      	ldrh	r2, [r7, #4]
 80024cc:	7bfb      	ldrb	r3, [r7, #15]
 80024ce:	fa42 f303 	asr.w	r3, r2, r3
 80024d2:	f003 0301 	and.w	r3, r3, #1
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d012      	beq.n	8002500 <mapChannels+0x6c>
 80024da:	7bfb      	ldrb	r3, [r7, #15]
 80024dc:	4a11      	ldr	r2, [pc, #68]	@ (8002524 <mapChannels+0x90>)
 80024de:	3310      	adds	r3, #16
 80024e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d10b      	bne.n	8002500 <mapChannels+0x6c>
            chmap &= ~(1<<chnl); // ignore - channel is not defined
 80024e8:	7bfb      	ldrb	r3, [r7, #15]
 80024ea:	2201      	movs	r2, #1
 80024ec:	fa02 f303 	lsl.w	r3, r2, r3
 80024f0:	b21b      	sxth	r3, r3
 80024f2:	43db      	mvns	r3, r3
 80024f4:	b21a      	sxth	r2, r3
 80024f6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80024fa:	4013      	ands	r3, r2
 80024fc:	b21b      	sxth	r3, r3
 80024fe:	80bb      	strh	r3, [r7, #4]
    for( u1_t chnl=0; chnl<MAX_CHANNELS; chnl++ ) {
 8002500:	7bfb      	ldrb	r3, [r7, #15]
 8002502:	3301      	adds	r3, #1
 8002504:	73fb      	strb	r3, [r7, #15]
 8002506:	7bfb      	ldrb	r3, [r7, #15]
 8002508:	2b0f      	cmp	r3, #15
 800250a:	d9de      	bls.n	80024ca <mapChannels+0x36>
    }
    LMIC.channelMap = chmap;
 800250c:	4a05      	ldr	r2, [pc, #20]	@ (8002524 <mapChannels+0x90>)
 800250e:	88bb      	ldrh	r3, [r7, #4]
 8002510:	f8a2 30a0 	strh.w	r3, [r2, #160]	@ 0xa0
    return 1;
 8002514:	2301      	movs	r3, #1
}
 8002516:	4618      	mov	r0, r3
 8002518:	3714      	adds	r7, #20
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	20000154 	.word	0x20000154

08002528 <updateTx>:


static void updateTx (ostime_t txbeg) {
 8002528:	b580      	push	{r7, lr}
 800252a:	b086      	sub	sp, #24
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
    u4_t freq = LMIC.channelFreq[LMIC.txChnl];
 8002530:	4b21      	ldr	r3, [pc, #132]	@ (80025b8 <updateTx+0x90>)
 8002532:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 8002536:	4a20      	ldr	r2, [pc, #128]	@ (80025b8 <updateTx+0x90>)
 8002538:	3310      	adds	r3, #16
 800253a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800253e:	617b      	str	r3, [r7, #20]
    // Update global/band specific duty cycle stats
    ostime_t airtime = calcAirTime(LMIC.rps, LMIC.dataLen);
 8002540:	4b1d      	ldr	r3, [pc, #116]	@ (80025b8 <updateTx+0x90>)
 8002542:	89db      	ldrh	r3, [r3, #14]
 8002544:	4a1c      	ldr	r2, [pc, #112]	@ (80025b8 <updateTx+0x90>)
 8002546:	f892 2147 	ldrb.w	r2, [r2, #327]	@ 0x147
 800254a:	4611      	mov	r1, r2
 800254c:	4618      	mov	r0, r3
 800254e:	f7ff fba3 	bl	8001c98 <calcAirTime>
 8002552:	6138      	str	r0, [r7, #16]
    // Update channel/global duty cycle stats
    xref2band_t band = &LMIC.bands[freq & 0x3];
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	f003 0303 	and.w	r3, r3, #3
 800255a:	3304      	adds	r3, #4
 800255c:	00db      	lsls	r3, r3, #3
 800255e:	4a16      	ldr	r2, [pc, #88]	@ (80025b8 <updateTx+0x90>)
 8002560:	4413      	add	r3, r2
 8002562:	60fb      	str	r3, [r7, #12]
    LMIC.freq  = freq & ~(u4_t)3;
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	f023 0303 	bic.w	r3, r3, #3
 800256a:	4a13      	ldr	r2, [pc, #76]	@ (80025b8 <updateTx+0x90>)
 800256c:	6093      	str	r3, [r2, #8]
    LMIC.txpow = band->txpow;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	f993 2002 	ldrsb.w	r2, [r3, #2]
 8002574:	4b10      	ldr	r3, [pc, #64]	@ (80025b8 <updateTx+0x90>)
 8002576:	749a      	strb	r2, [r3, #18]
    band->avail = txbeg + airtime * band->txcap;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	881b      	ldrh	r3, [r3, #0]
 800257c:	461a      	mov	r2, r3
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	fb03 f202 	mul.w	r2, r3, r2
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	441a      	add	r2, r3
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	605a      	str	r2, [r3, #4]
    if( LMIC.globalDutyRate != 0 )
 800258c:	4b0a      	ldr	r3, [pc, #40]	@ (80025b8 <updateTx+0x90>)
 800258e:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 8002592:	2b00      	cmp	r3, #0
 8002594:	d00b      	beq.n	80025ae <updateTx+0x86>
        LMIC.globalDutyAvail = txbeg + (airtime<<LMIC.globalDutyRate);
 8002596:	4b08      	ldr	r3, [pc, #32]	@ (80025b8 <updateTx+0x90>)
 8002598:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 800259c:	461a      	mov	r2, r3
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	fa03 f202 	lsl.w	r2, r3, r2
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	4413      	add	r3, r2
 80025a8:	4a03      	ldr	r2, [pc, #12]	@ (80025b8 <updateTx+0x90>)
 80025aa:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
}
 80025ae:	bf00      	nop
 80025b0:	3718      	adds	r7, #24
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	20000154 	.word	0x20000154

080025bc <nextTx>:

static ostime_t nextTx (ostime_t now) {
 80025bc:	b480      	push	{r7}
 80025be:	b087      	sub	sp, #28
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
    u1_t bmap=0xF;
 80025c4:	230f      	movs	r3, #15
 80025c6:	75fb      	strb	r3, [r7, #23]
    do {
        ostime_t mintime = now + /*10h*/36000*OSTICKS_PER_SEC;
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	4b48      	ldr	r3, [pc, #288]	@ (80026ec <nextTx+0x130>)
 80025cc:	4413      	add	r3, r2
 80025ce:	613b      	str	r3, [r7, #16]
        u1_t band=0;
 80025d0:	2300      	movs	r3, #0
 80025d2:	73fb      	strb	r3, [r7, #15]
        for( u1_t bi=0; bi<4; bi++ ) {
 80025d4:	2300      	movs	r3, #0
 80025d6:	73bb      	strb	r3, [r7, #14]
 80025d8:	e01d      	b.n	8002616 <nextTx+0x5a>
            if( (bmap & (1<<bi)) && mintime - LMIC.bands[bi].avail > 0 )
 80025da:	7dfa      	ldrb	r2, [r7, #23]
 80025dc:	7bbb      	ldrb	r3, [r7, #14]
 80025de:	fa42 f303 	asr.w	r3, r2, r3
 80025e2:	f003 0301 	and.w	r3, r3, #1
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d012      	beq.n	8002610 <nextTx+0x54>
 80025ea:	7bbb      	ldrb	r3, [r7, #14]
 80025ec:	4a40      	ldr	r2, [pc, #256]	@ (80026f0 <nextTx+0x134>)
 80025ee:	3304      	adds	r3, #4
 80025f0:	00db      	lsls	r3, r3, #3
 80025f2:	4413      	add	r3, r2
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	693a      	ldr	r2, [r7, #16]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	dd08      	ble.n	8002610 <nextTx+0x54>
                mintime = LMIC.bands[band = bi].avail;
 80025fe:	7bbb      	ldrb	r3, [r7, #14]
 8002600:	73fb      	strb	r3, [r7, #15]
 8002602:	7bfb      	ldrb	r3, [r7, #15]
 8002604:	4a3a      	ldr	r2, [pc, #232]	@ (80026f0 <nextTx+0x134>)
 8002606:	3304      	adds	r3, #4
 8002608:	00db      	lsls	r3, r3, #3
 800260a:	4413      	add	r3, r2
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	613b      	str	r3, [r7, #16]
        for( u1_t bi=0; bi<4; bi++ ) {
 8002610:	7bbb      	ldrb	r3, [r7, #14]
 8002612:	3301      	adds	r3, #1
 8002614:	73bb      	strb	r3, [r7, #14]
 8002616:	7bbb      	ldrb	r3, [r7, #14]
 8002618:	2b03      	cmp	r3, #3
 800261a:	d9de      	bls.n	80025da <nextTx+0x1e>
        }
        // Find next channel in given band
        u1_t chnl = LMIC.bands[band].lastchnl;
 800261c:	7bfb      	ldrb	r3, [r7, #15]
 800261e:	4a34      	ldr	r2, [pc, #208]	@ (80026f0 <nextTx+0x134>)
 8002620:	3304      	adds	r3, #4
 8002622:	00db      	lsls	r3, r3, #3
 8002624:	4413      	add	r3, r2
 8002626:	78db      	ldrb	r3, [r3, #3]
 8002628:	737b      	strb	r3, [r7, #13]
        for( u1_t ci=0; ci<MAX_CHANNELS; ci++ ) {
 800262a:	2300      	movs	r3, #0
 800262c:	733b      	strb	r3, [r7, #12]
 800262e:	e042      	b.n	80026b6 <nextTx+0xfa>
            if( (chnl = (chnl+1)) >= MAX_CHANNELS )
 8002630:	7b7b      	ldrb	r3, [r7, #13]
 8002632:	3301      	adds	r3, #1
 8002634:	737b      	strb	r3, [r7, #13]
 8002636:	7b7b      	ldrb	r3, [r7, #13]
 8002638:	2b0f      	cmp	r3, #15
 800263a:	d902      	bls.n	8002642 <nextTx+0x86>
                chnl -=  MAX_CHANNELS;
 800263c:	7b7b      	ldrb	r3, [r7, #13]
 800263e:	3b10      	subs	r3, #16
 8002640:	737b      	strb	r3, [r7, #13]
            if( (LMIC.channelMap & (1<<chnl)) != 0  &&  // channel enabled
 8002642:	4b2b      	ldr	r3, [pc, #172]	@ (80026f0 <nextTx+0x134>)
 8002644:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8002648:	461a      	mov	r2, r3
 800264a:	7b7b      	ldrb	r3, [r7, #13]
 800264c:	fa42 f303 	asr.w	r3, r2, r3
 8002650:	f003 0301 	and.w	r3, r3, #1
 8002654:	2b00      	cmp	r3, #0
 8002656:	d02b      	beq.n	80026b0 <nextTx+0xf4>
                (LMIC.channelDrMap[chnl] & (1<<(LMIC.datarate&0xF))) != 0  &&
 8002658:	7b7b      	ldrb	r3, [r7, #13]
 800265a:	4a25      	ldr	r2, [pc, #148]	@ (80026f0 <nextTx+0x134>)
 800265c:	3340      	adds	r3, #64	@ 0x40
 800265e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002662:	461a      	mov	r2, r3
 8002664:	4b22      	ldr	r3, [pc, #136]	@ (80026f0 <nextTx+0x134>)
 8002666:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 800266a:	f003 030f 	and.w	r3, r3, #15
 800266e:	fa42 f303 	asr.w	r3, r2, r3
 8002672:	f003 0301 	and.w	r3, r3, #1
            if( (LMIC.channelMap & (1<<chnl)) != 0  &&  // channel enabled
 8002676:	2b00      	cmp	r3, #0
 8002678:	d01a      	beq.n	80026b0 <nextTx+0xf4>
                band == (LMIC.channelFreq[chnl] & 0x3) ) { // in selected band
 800267a:	7bfa      	ldrb	r2, [r7, #15]
 800267c:	7b7b      	ldrb	r3, [r7, #13]
 800267e:	491c      	ldr	r1, [pc, #112]	@ (80026f0 <nextTx+0x134>)
 8002680:	3310      	adds	r3, #16
 8002682:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002686:	f003 0303 	and.w	r3, r3, #3
                (LMIC.channelDrMap[chnl] & (1<<(LMIC.datarate&0xF))) != 0  &&
 800268a:	429a      	cmp	r2, r3
 800268c:	d110      	bne.n	80026b0 <nextTx+0xf4>
                LMIC.txChnl = LMIC.bands[band].lastchnl = chnl;
 800268e:	7bfa      	ldrb	r2, [r7, #15]
 8002690:	4917      	ldr	r1, [pc, #92]	@ (80026f0 <nextTx+0x134>)
 8002692:	1d13      	adds	r3, r2, #4
 8002694:	00db      	lsls	r3, r3, #3
 8002696:	440b      	add	r3, r1
 8002698:	7b79      	ldrb	r1, [r7, #13]
 800269a:	70d9      	strb	r1, [r3, #3]
 800269c:	4914      	ldr	r1, [pc, #80]	@ (80026f0 <nextTx+0x134>)
 800269e:	1d13      	adds	r3, r2, #4
 80026a0:	00db      	lsls	r3, r3, #3
 80026a2:	440b      	add	r3, r1
 80026a4:	78da      	ldrb	r2, [r3, #3]
 80026a6:	4b12      	ldr	r3, [pc, #72]	@ (80026f0 <nextTx+0x134>)
 80026a8:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
                return mintime;
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	e016      	b.n	80026de <nextTx+0x122>
        for( u1_t ci=0; ci<MAX_CHANNELS; ci++ ) {
 80026b0:	7b3b      	ldrb	r3, [r7, #12]
 80026b2:	3301      	adds	r3, #1
 80026b4:	733b      	strb	r3, [r7, #12]
 80026b6:	7b3b      	ldrb	r3, [r7, #12]
 80026b8:	2b0f      	cmp	r3, #15
 80026ba:	d9b9      	bls.n	8002630 <nextTx+0x74>
            }
        }
        if( (bmap &= ~(1<<band)) == 0 ) {
 80026bc:	7bfb      	ldrb	r3, [r7, #15]
 80026be:	2201      	movs	r2, #1
 80026c0:	fa02 f303 	lsl.w	r3, r2, r3
 80026c4:	b25b      	sxtb	r3, r3
 80026c6:	43db      	mvns	r3, r3
 80026c8:	b25a      	sxtb	r2, r3
 80026ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80026ce:	4013      	ands	r3, r2
 80026d0:	b25b      	sxtb	r3, r3
 80026d2:	75fb      	strb	r3, [r7, #23]
 80026d4:	7dfb      	ldrb	r3, [r7, #23]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	f47f af76 	bne.w	80025c8 <nextTx+0xc>
            // No feasible channel  found!
            return mintime;
 80026dc:	693b      	ldr	r3, [r7, #16]
        }
    } while(1);
}
 80026de:	4618      	mov	r0, r3
 80026e0:	371c      	adds	r7, #28
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	44aa2000 	.word	0x44aa2000
 80026f0:	20000154 	.word	0x20000154

080026f4 <setBcnRxParams>:


static void setBcnRxParams (void) {
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
    LMIC.dataLen = 0;
 80026f8:	4b10      	ldr	r3, [pc, #64]	@ (800273c <setBcnRxParams+0x48>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    LMIC.freq = LMIC.channelFreq[LMIC.bcnChnl] & ~(u4_t)3;
 8002700:	4b0e      	ldr	r3, [pc, #56]	@ (800273c <setBcnRxParams+0x48>)
 8002702:	f893 3188 	ldrb.w	r3, [r3, #392]	@ 0x188
 8002706:	4a0d      	ldr	r2, [pc, #52]	@ (800273c <setBcnRxParams+0x48>)
 8002708:	3310      	adds	r3, #16
 800270a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800270e:	f023 0303 	bic.w	r3, r3, #3
 8002712:	4a0a      	ldr	r2, [pc, #40]	@ (800273c <setBcnRxParams+0x48>)
 8002714:	6093      	str	r3, [r2, #8]
    LMIC.rps  = setIh(setNocrc(dndr2rps((dr_t)DR_BCN),1),LEN_BCN);
 8002716:	2003      	movs	r0, #3
 8002718:	f7fe fff6 	bl	8001708 <dndr2rps>
 800271c:	4603      	mov	r3, r0
 800271e:	2101      	movs	r1, #1
 8002720:	4618      	mov	r0, r3
 8002722:	f7fe ffa2 	bl	800166a <setNocrc>
 8002726:	4603      	mov	r3, r0
 8002728:	2111      	movs	r1, #17
 800272a:	4618      	mov	r0, r3
 800272c:	f7fe ffc3 	bl	80016b6 <setIh>
 8002730:	4603      	mov	r3, r0
 8002732:	461a      	mov	r2, r3
 8002734:	4b01      	ldr	r3, [pc, #4]	@ (800273c <setBcnRxParams+0x48>)
 8002736:	81da      	strh	r2, [r3, #14]
}
 8002738:	bf00      	nop
 800273a:	bd80      	pop	{r7, pc}
 800273c:	20000154 	.word	0x20000154

08002740 <initJoinLoop>:

#define setRx1Params() /*LMIC.freq/rps remain unchanged*/

static void initJoinLoop (void) {
 8002740:	b598      	push	{r3, r4, r7, lr}
 8002742:	af00      	add	r7, sp, #0
#if CFG_TxContinuousMode
  LMIC.txChnl = 0;
#else
    LMIC.txChnl = os_getRndU1() % NUM_DEFAULT_CHANNELS;
 8002744:	f002 fe9a 	bl	800547c <radio_rand1>
 8002748:	4603      	mov	r3, r0
 800274a:	461a      	mov	r2, r3
 800274c:	4b15      	ldr	r3, [pc, #84]	@ (80027a4 <initJoinLoop+0x64>)
 800274e:	fba3 1302 	umull	r1, r3, r3, r2
 8002752:	0899      	lsrs	r1, r3, #2
 8002754:	460b      	mov	r3, r1
 8002756:	005b      	lsls	r3, r3, #1
 8002758:	440b      	add	r3, r1
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	b2da      	uxtb	r2, r3
 8002760:	4b11      	ldr	r3, [pc, #68]	@ (80027a8 <initJoinLoop+0x68>)
 8002762:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
#endif
    LMIC.adrTxPow = 14;
 8002766:	4b10      	ldr	r3, [pc, #64]	@ (80027a8 <initJoinLoop+0x68>)
 8002768:	220e      	movs	r2, #14
 800276a:	f883 20af 	strb.w	r2, [r3, #175]	@ 0xaf
    setDrJoin(DRCHG_SET, DR_SF7);
 800276e:	2105      	movs	r1, #5
 8002770:	2000      	movs	r0, #0
 8002772:	f7ff fd2b 	bl	80021cc <setDrJoin>
    initDefaultChannels(1);
 8002776:	2001      	movs	r0, #1
 8002778:	f7ff fd6a 	bl	8002250 <initDefaultChannels>
    ASSERT((LMIC.opmode & OP_NEXTCHNL)==0);
 800277c:	4b0a      	ldr	r3, [pc, #40]	@ (80027a8 <initJoinLoop+0x68>)
 800277e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8002782:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <initJoinLoop+0x4e>
 800278a:	f7fe ff09 	bl	80015a0 <hal_failed>
    LMIC.txend = LMIC.bands[BAND_MILLI].avail + rndDelay(8);
 800278e:	4b06      	ldr	r3, [pc, #24]	@ (80027a8 <initJoinLoop+0x68>)
 8002790:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8002792:	2008      	movs	r0, #8
 8002794:	f7ff fcae 	bl	80020f4 <rndDelay>
 8002798:	4603      	mov	r3, r0
 800279a:	4423      	add	r3, r4
 800279c:	4a02      	ldr	r2, [pc, #8]	@ (80027a8 <initJoinLoop+0x68>)
 800279e:	6013      	str	r3, [r2, #0]
}
 80027a0:	bf00      	nop
 80027a2:	bd98      	pop	{r3, r4, r7, pc}
 80027a4:	aaaaaaab 	.word	0xaaaaaaab
 80027a8:	20000154 	.word	0x20000154

080027ac <nextJoinState>:


static ostime_t nextJoinState (void) {
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
    u1_t failed = 0;
 80027b2:	2300      	movs	r3, #0
 80027b4:	71fb      	strb	r3, [r7, #7]

    // Try 869.x and then 864.x with same DR
    // If both fail try next lower datarate
    if( ++LMIC.txChnl == NUM_DEFAULT_CHANNELS )
 80027b6:	4b30      	ldr	r3, [pc, #192]	@ (8002878 <nextJoinState+0xcc>)
 80027b8:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 80027bc:	3301      	adds	r3, #1
 80027be:	b2da      	uxtb	r2, r3
 80027c0:	4b2d      	ldr	r3, [pc, #180]	@ (8002878 <nextJoinState+0xcc>)
 80027c2:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
 80027c6:	4b2c      	ldr	r3, [pc, #176]	@ (8002878 <nextJoinState+0xcc>)
 80027c8:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 80027cc:	2b06      	cmp	r3, #6
 80027ce:	d103      	bne.n	80027d8 <nextJoinState+0x2c>
        LMIC.txChnl = 0;
 80027d0:	4b29      	ldr	r3, [pc, #164]	@ (8002878 <nextJoinState+0xcc>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
    if( (++LMIC.txCnt & 1) == 0 ) {
 80027d8:	4b27      	ldr	r3, [pc, #156]	@ (8002878 <nextJoinState+0xcc>)
 80027da:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80027de:	3301      	adds	r3, #1
 80027e0:	b2da      	uxtb	r2, r3
 80027e2:	4b25      	ldr	r3, [pc, #148]	@ (8002878 <nextJoinState+0xcc>)
 80027e4:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
 80027e8:	4b23      	ldr	r3, [pc, #140]	@ (8002878 <nextJoinState+0xcc>)
 80027ea:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d112      	bne.n	800281c <nextJoinState+0x70>
        // Lower DR every 2nd try (having tried 868.x and 864.x with the same DR)
        if( LMIC.datarate == DR_SF12 )
 80027f6:	4b20      	ldr	r3, [pc, #128]	@ (8002878 <nextJoinState+0xcc>)
 80027f8:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d102      	bne.n	8002806 <nextJoinState+0x5a>
            failed = 1; // we have tried all DR - signal EV_JOIN_FAILED
 8002800:	2301      	movs	r3, #1
 8002802:	71fb      	strb	r3, [r7, #7]
 8002804:	e00a      	b.n	800281c <nextJoinState+0x70>
        else
            setDrJoin(DRCHG_NOJACC, decDR((dr_t)LMIC.datarate));
 8002806:	4b1c      	ldr	r3, [pc, #112]	@ (8002878 <nextJoinState+0xcc>)
 8002808:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 800280c:	4618      	mov	r0, r3
 800280e:	f7fe ff8f 	bl	8001730 <decDR>
 8002812:	4603      	mov	r3, r0
 8002814:	4619      	mov	r1, r3
 8002816:	2001      	movs	r0, #1
 8002818:	f7ff fcd8 	bl	80021cc <setDrJoin>
    }
    // Clear NEXTCHNL because join state engine controls channel hopping
    LMIC.opmode &= ~OP_NEXTCHNL;
 800281c:	4b16      	ldr	r3, [pc, #88]	@ (8002878 <nextJoinState+0xcc>)
 800281e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8002822:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002826:	b29a      	uxth	r2, r3
 8002828:	4b13      	ldr	r3, [pc, #76]	@ (8002878 <nextJoinState+0xcc>)
 800282a:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    // Move txend to randomize synchronized concurrent joins.
    // Duty cycle is based on txend.
    ostime_t time = os_getTime();
 800282e:	f002 f8fb 	bl	8004a28 <os_getTime>
 8002832:	6038      	str	r0, [r7, #0]
    if( time - LMIC.bands[BAND_MILLI].avail < 0 )
 8002834:	4b10      	ldr	r3, [pc, #64]	@ (8002878 <nextJoinState+0xcc>)
 8002836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002838:	683a      	ldr	r2, [r7, #0]
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	2b00      	cmp	r3, #0
 800283e:	da02      	bge.n	8002846 <nextJoinState+0x9a>
        time = LMIC.bands[BAND_MILLI].avail;
 8002840:	4b0d      	ldr	r3, [pc, #52]	@ (8002878 <nextJoinState+0xcc>)
 8002842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002844:	603b      	str	r3, [r7, #0]
        (isTESTMODE()
         // Avoid collision with JOIN ACCEPT @ SF12 being sent by GW (but we missed it)
         ? DNW2_SAFETY_ZONE
         // Otherwise: randomize join (street lamp case):
         // SF12:255, SF11:127, .., SF7:8secs
         : DNW2_SAFETY_ZONE+rndDelay(255>>LMIC.datarate));
 8002846:	4b0c      	ldr	r3, [pc, #48]	@ (8002878 <nextJoinState+0xcc>)
 8002848:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 800284c:	461a      	mov	r2, r3
 800284e:	23ff      	movs	r3, #255	@ 0xff
 8002850:	4113      	asrs	r3, r2
 8002852:	b2db      	uxtb	r3, r3
 8002854:	4618      	mov	r0, r3
 8002856:	f7ff fc4d 	bl	80020f4 <rndDelay>
 800285a:	4603      	mov	r3, r0
 800285c:	f503 33bb 	add.w	r3, r3, #95744	@ 0x17600
 8002860:	f503 7380 	add.w	r3, r3, #256	@ 0x100
    LMIC.txend = time +
 8002864:	683a      	ldr	r2, [r7, #0]
 8002866:	4413      	add	r3, r2
 8002868:	4a03      	ldr	r2, [pc, #12]	@ (8002878 <nextJoinState+0xcc>)
 800286a:	6013      	str	r3, [r2, #0]
    // 1 - triggers EV_JOIN_FAILED event
    return failed;
 800286c:	79fb      	ldrb	r3, [r7, #7]
}
 800286e:	4618      	mov	r0, r3
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	20000154 	.word	0x20000154

0800287c <runEngineUpdate>:
#else
#error Unsupported frequency band!
#endif


static void runEngineUpdate (xref2osjob_t osjob) {
 800287c:	b580      	push	{r7, lr}
 800287e:	b082      	sub	sp, #8
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
    engineUpdate();
 8002884:	f001 fcb6 	bl	80041f4 <engineUpdate>
}
 8002888:	bf00      	nop
 800288a:	3708      	adds	r7, #8
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}

08002890 <reportEvent>:


static void reportEvent (ev_t ev) {
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0
 8002896:	4603      	mov	r3, r0
 8002898:	71fb      	strb	r3, [r7, #7]
    EV(devCond, INFO, (e_.reason = EV::devCond_t::LMIC_EV,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = ev));
    ON_LMIC_EVENT(ev);
 800289a:	79fb      	ldrb	r3, [r7, #7]
 800289c:	4618      	mov	r0, r3
 800289e:	f001 ffcb 	bl	8004838 <onEvent>
    engineUpdate();
 80028a2:	f001 fca7 	bl	80041f4 <engineUpdate>
}
 80028a6:	bf00      	nop
 80028a8:	3708      	adds	r7, #8
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}

080028ae <runReset>:


static void runReset (xref2osjob_t osjob) {
 80028ae:	b580      	push	{r7, lr}
 80028b0:	b082      	sub	sp, #8
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	6078      	str	r0, [r7, #4]
    // Disable session
    LMIC_reset();
 80028b6:	f001 fe67 	bl	8004588 <LMIC_reset>
    LMIC_startJoining();
 80028ba:	f001 fa0f 	bl	8003cdc <LMIC_startJoining>
    reportEvent(EV_RESET);
 80028be:	200c      	movs	r0, #12
 80028c0:	f7ff ffe6 	bl	8002890 <reportEvent>
}
 80028c4:	bf00      	nop
 80028c6:	3708      	adds	r7, #8
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}

080028cc <stateJustJoined>:

static void stateJustJoined (void) {
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
    LMIC.seqnoDn     = LMIC.seqnoUp = 0;
 80028d0:	4b2f      	ldr	r3, [pc, #188]	@ (8002990 <stateJustJoined+0xc4>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
 80028d8:	4b2d      	ldr	r3, [pc, #180]	@ (8002990 <stateJustJoined+0xc4>)
 80028da:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 80028de:	4a2c      	ldr	r2, [pc, #176]	@ (8002990 <stateJustJoined+0xc4>)
 80028e0:	f8c2 3118 	str.w	r3, [r2, #280]	@ 0x118
    LMIC.rejoinCnt   = 0;
 80028e4:	4b2a      	ldr	r3, [pc, #168]	@ (8002990 <stateJustJoined+0xc4>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
    LMIC.dnConf      = LMIC.adrChanged = LMIC.ladrAns = LMIC.devsAns = 0;
 80028ec:	4b28      	ldr	r3, [pc, #160]	@ (8002990 <stateJustJoined+0xc4>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
 80028f4:	4b26      	ldr	r3, [pc, #152]	@ (8002990 <stateJustJoined+0xc4>)
 80028f6:	f893 2126 	ldrb.w	r2, [r3, #294]	@ 0x126
 80028fa:	4b25      	ldr	r3, [pc, #148]	@ (8002990 <stateJustJoined+0xc4>)
 80028fc:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
 8002900:	4b23      	ldr	r3, [pc, #140]	@ (8002990 <stateJustJoined+0xc4>)
 8002902:	f893 2125 	ldrb.w	r2, [r3, #293]	@ 0x125
 8002906:	4b22      	ldr	r3, [pc, #136]	@ (8002990 <stateJustJoined+0xc4>)
 8002908:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
 800290c:	4b20      	ldr	r3, [pc, #128]	@ (8002990 <stateJustJoined+0xc4>)
 800290e:	f893 2122 	ldrb.w	r2, [r3, #290]	@ 0x122
 8002912:	4b1f      	ldr	r3, [pc, #124]	@ (8002990 <stateJustJoined+0xc4>)
 8002914:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
    LMIC.moreData    = LMIC.dn2Ans = LMIC.snchAns = LMIC.dutyCapAns = 0;
 8002918:	4b1d      	ldr	r3, [pc, #116]	@ (8002990 <stateJustJoined+0xc4>)
 800291a:	2200      	movs	r2, #0
 800291c:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
 8002920:	4b1b      	ldr	r3, [pc, #108]	@ (8002990 <stateJustJoined+0xc4>)
 8002922:	f893 2129 	ldrb.w	r2, [r3, #297]	@ 0x129
 8002926:	4b1a      	ldr	r3, [pc, #104]	@ (8002990 <stateJustJoined+0xc4>)
 8002928:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
 800292c:	4b18      	ldr	r3, [pc, #96]	@ (8002990 <stateJustJoined+0xc4>)
 800292e:	f893 212a 	ldrb.w	r2, [r3, #298]	@ 0x12a
 8002932:	4b17      	ldr	r3, [pc, #92]	@ (8002990 <stateJustJoined+0xc4>)
 8002934:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
 8002938:	4b15      	ldr	r3, [pc, #84]	@ (8002990 <stateJustJoined+0xc4>)
 800293a:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 800293e:	4b14      	ldr	r3, [pc, #80]	@ (8002990 <stateJustJoined+0xc4>)
 8002940:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    LMIC.pingSetAns  = 0;
 8002944:	4b12      	ldr	r3, [pc, #72]	@ (8002990 <stateJustJoined+0xc4>)
 8002946:	2200      	movs	r2, #0
 8002948:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
    LMIC.upRepeat    = 0;
 800294c:	4b10      	ldr	r3, [pc, #64]	@ (8002990 <stateJustJoined+0xc4>)
 800294e:	2200      	movs	r2, #0
 8002950:	f883 20ae 	strb.w	r2, [r3, #174]	@ 0xae
    LMIC.adrAckReq   = LINK_CHECK_INIT;
 8002954:	4b0e      	ldr	r3, [pc, #56]	@ (8002990 <stateJustJoined+0xc4>)
 8002956:	22f4      	movs	r2, #244	@ 0xf4
 8002958:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
    LMIC.dn2Dr       = DR_DNW2;
 800295c:	4b0c      	ldr	r3, [pc, #48]	@ (8002990 <stateJustJoined+0xc4>)
 800295e:	2200      	movs	r2, #0
 8002960:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    LMIC.dn2Freq     = FREQ_DNW2;
 8002964:	4b0a      	ldr	r3, [pc, #40]	@ (8002990 <stateJustJoined+0xc4>)
 8002966:	4a0b      	ldr	r2, [pc, #44]	@ (8002994 <stateJustJoined+0xc8>)
 8002968:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
    LMIC.bcnChnl     = CHNL_BCN;
 800296c:	4b08      	ldr	r3, [pc, #32]	@ (8002990 <stateJustJoined+0xc4>)
 800296e:	2205      	movs	r2, #5
 8002970:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
    LMIC.ping.freq   = FREQ_PING;
 8002974:	4b06      	ldr	r3, [pc, #24]	@ (8002990 <stateJustJoined+0xc4>)
 8002976:	4a07      	ldr	r2, [pc, #28]	@ (8002994 <stateJustJoined+0xc8>)
 8002978:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    LMIC.ping.dr     = DR_PING;
 800297c:	4b04      	ldr	r3, [pc, #16]	@ (8002990 <stateJustJoined+0xc4>)
 800297e:	2203      	movs	r2, #3
 8002980:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
}
 8002984:	bf00      	nop
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	20000154 	.word	0x20000154
 8002994:	33d3e608 	.word	0x33d3e608

08002998 <decodeBeacon>:
// ================================================================================
// Decoding frames


// Decode beacon  - do not overwrite bcninfo unless we have a match!
static int decodeBeacon (void) {
 8002998:	b590      	push	{r4, r7, lr}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
    ASSERT(LMIC.dataLen == LEN_BCN); // implicit header RX guarantees this
 800299e:	4b46      	ldr	r3, [pc, #280]	@ (8002ab8 <decodeBeacon+0x120>)
 80029a0:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80029a4:	2b11      	cmp	r3, #17
 80029a6:	d001      	beq.n	80029ac <decodeBeacon+0x14>
 80029a8:	f7fe fdfa 	bl	80015a0 <hal_failed>
    xref2u1_t d = LMIC.frame;
 80029ac:	4b43      	ldr	r3, [pc, #268]	@ (8002abc <decodeBeacon+0x124>)
 80029ae:	607b      	str	r3, [r7, #4]
    if(
#if defined CFG_eu868
        d[OFF_BCN_CRC1] != (u1_t)os_crc16(d,OFF_BCN_CRC1)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	3307      	adds	r3, #7
 80029b4:	781c      	ldrb	r4, [r3, #0]
 80029b6:	2107      	movs	r1, #7
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f7fe ffb0 	bl	800191e <os_crc16>
 80029be:	4603      	mov	r3, r0
 80029c0:	b2db      	uxtb	r3, r3
    if(
 80029c2:	429c      	cmp	r4, r3
 80029c4:	d001      	beq.n	80029ca <decodeBeacon+0x32>
#elif CFG_us915
        os_rlsbf2(&d[OFF_BCN_CRC1]) != os_crc16(d,OFF_BCN_CRC1)
#endif
        )
        return 0;   // first (common) part fails CRC check
 80029c6:	2300      	movs	r3, #0
 80029c8:	e071      	b.n	8002aae <decodeBeacon+0x116>
    // First set of fields is ok
    u4_t bcnnetid = os_rlsbf4(&d[OFF_BCN_NETID]) & 0xFFFFFF;
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f7fe ff0c 	bl	80017e8 <os_rlsbf4>
 80029d0:	4603      	mov	r3, r0
 80029d2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80029d6:	603b      	str	r3, [r7, #0]
    if( bcnnetid != LMIC.netid )
 80029d8:	4b37      	ldr	r3, [pc, #220]	@ (8002ab8 <decodeBeacon+0x120>)
 80029da:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80029de:	683a      	ldr	r2, [r7, #0]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d002      	beq.n	80029ea <decodeBeacon+0x52>
        return -1;  // not the beacon we're looking for
 80029e4:	f04f 33ff 	mov.w	r3, #4294967295
 80029e8:	e061      	b.n	8002aae <decodeBeacon+0x116>

    LMIC.bcninfo.flags &= ~(BCN_PARTIAL|BCN_FULL);
 80029ea:	4b33      	ldr	r3, [pc, #204]	@ (8002ab8 <decodeBeacon+0x120>)
 80029ec:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 80029f0:	f023 0303 	bic.w	r3, r3, #3
 80029f4:	b2da      	uxtb	r2, r3
 80029f6:	4b30      	ldr	r3, [pc, #192]	@ (8002ab8 <decodeBeacon+0x120>)
 80029f8:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
    // Match - update bcninfo structure
    LMIC.bcninfo.snr    = LMIC.snr;
 80029fc:	4b2e      	ldr	r3, [pc, #184]	@ (8002ab8 <decodeBeacon+0x120>)
 80029fe:	f993 200d 	ldrsb.w	r2, [r3, #13]
 8002a02:	4b2d      	ldr	r3, [pc, #180]	@ (8002ab8 <decodeBeacon+0x120>)
 8002a04:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
    LMIC.bcninfo.rssi   = LMIC.rssi;
 8002a08:	4b2b      	ldr	r3, [pc, #172]	@ (8002ab8 <decodeBeacon+0x120>)
 8002a0a:	f993 200c 	ldrsb.w	r2, [r3, #12]
 8002a0e:	4b2a      	ldr	r3, [pc, #168]	@ (8002ab8 <decodeBeacon+0x120>)
 8002a10:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
    LMIC.bcninfo.txtime = LMIC.rxtime - AIRTIME_BCN_osticks;
 8002a14:	4b28      	ldr	r3, [pc, #160]	@ (8002ab8 <decodeBeacon+0x120>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f5a3 5390 	sub.w	r3, r3, #4608	@ 0x1200
 8002a1c:	3b0c      	subs	r3, #12
 8002a1e:	4a26      	ldr	r2, [pc, #152]	@ (8002ab8 <decodeBeacon+0x120>)
 8002a20:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
    LMIC.bcninfo.time   = os_rlsbf4(&d[OFF_BCN_TIME]);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	3303      	adds	r3, #3
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f7fe fedd 	bl	80017e8 <os_rlsbf4>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	4a21      	ldr	r2, [pc, #132]	@ (8002ab8 <decodeBeacon+0x120>)
 8002a32:	f8c2 3198 	str.w	r3, [r2, #408]	@ 0x198
    LMIC.bcninfo.flags |= BCN_PARTIAL;
 8002a36:	4b20      	ldr	r3, [pc, #128]	@ (8002ab8 <decodeBeacon+0x120>)
 8002a38:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8002a3c:	f043 0301 	orr.w	r3, r3, #1
 8002a40:	b2da      	uxtb	r2, r3
 8002a42:	4b1d      	ldr	r3, [pc, #116]	@ (8002ab8 <decodeBeacon+0x120>)
 8002a44:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196

    // Check 2nd set
    if( os_rlsbf2(&d[OFF_BCN_CRC2]) != os_crc16(d,OFF_BCN_CRC2) )
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	330f      	adds	r3, #15
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7fe feb6 	bl	80017be <os_rlsbf2>
 8002a52:	4603      	mov	r3, r0
 8002a54:	461c      	mov	r4, r3
 8002a56:	210f      	movs	r1, #15
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f7fe ff60 	bl	800191e <os_crc16>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	429c      	cmp	r4, r3
 8002a62:	d001      	beq.n	8002a68 <decodeBeacon+0xd0>
        return 1;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e022      	b.n	8002aae <decodeBeacon+0x116>
    // Second set of fields is ok
    LMIC.bcninfo.lat    = (s4_t)os_rlsbf4(&d[OFF_BCN_LAT-1]) >> 8; // read as signed 24-bit
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	3308      	adds	r3, #8
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7fe febb 	bl	80017e8 <os_rlsbf4>
 8002a72:	4603      	mov	r3, r0
 8002a74:	121b      	asrs	r3, r3, #8
 8002a76:	4a10      	ldr	r2, [pc, #64]	@ (8002ab8 <decodeBeacon+0x120>)
 8002a78:	f8c2 31a0 	str.w	r3, [r2, #416]	@ 0x1a0
    LMIC.bcninfo.lon    = (s4_t)os_rlsbf4(&d[OFF_BCN_LON-1]) >> 8; // ditto
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	330b      	adds	r3, #11
 8002a80:	4618      	mov	r0, r3
 8002a82:	f7fe feb1 	bl	80017e8 <os_rlsbf4>
 8002a86:	4603      	mov	r3, r0
 8002a88:	121b      	asrs	r3, r3, #8
 8002a8a:	4a0b      	ldr	r2, [pc, #44]	@ (8002ab8 <decodeBeacon+0x120>)
 8002a8c:	f8c2 31a4 	str.w	r3, [r2, #420]	@ 0x1a4
    LMIC.bcninfo.info   = d[OFF_BCN_INFO];
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	7a1a      	ldrb	r2, [r3, #8]
 8002a94:	4b08      	ldr	r3, [pc, #32]	@ (8002ab8 <decodeBeacon+0x120>)
 8002a96:	f883 219c 	strb.w	r2, [r3, #412]	@ 0x19c
    LMIC.bcninfo.flags |= BCN_FULL;
 8002a9a:	4b07      	ldr	r3, [pc, #28]	@ (8002ab8 <decodeBeacon+0x120>)
 8002a9c:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8002aa0:	f043 0302 	orr.w	r3, r3, #2
 8002aa4:	b2da      	uxtb	r2, r3
 8002aa6:	4b04      	ldr	r3, [pc, #16]	@ (8002ab8 <decodeBeacon+0x120>)
 8002aa8:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
    return 2;
 8002aac:	2302      	movs	r3, #2
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd90      	pop	{r4, r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	20000154 	.word	0x20000154
 8002abc:	2000029c 	.word	0x2000029c

08002ac0 <decodeFrame>:


static bit_t decodeFrame (void) {
 8002ac0:	b590      	push	{r4, r7, lr}
 8002ac2:	b09b      	sub	sp, #108	@ 0x6c
 8002ac4:	af02      	add	r7, sp, #8
    xref2u1_t d = LMIC.frame;
 8002ac6:	4b98      	ldr	r3, [pc, #608]	@ (8002d28 <decodeFrame+0x268>)
 8002ac8:	64bb      	str	r3, [r7, #72]	@ 0x48
    u1_t hdr    = d[0];
 8002aca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    u1_t ftype  = hdr & HDR_FTYPE;
 8002ad2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002ad6:	f023 031f 	bic.w	r3, r3, #31
 8002ada:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    int  dlen   = LMIC.dataLen;
 8002ade:	4b93      	ldr	r3, [pc, #588]	@ (8002d2c <decodeFrame+0x26c>)
 8002ae0:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8002ae4:	643b      	str	r3, [r7, #64]	@ 0x40
    if( dlen < OFF_DAT_OPTS+4 ||
 8002ae6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ae8:	2b0b      	cmp	r3, #11
 8002aea:	dd0d      	ble.n	8002b08 <decodeFrame+0x48>
        (hdr & HDR_MAJOR) != HDR_MAJOR_V1 ||
 8002aec:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002af0:	f003 0303 	and.w	r3, r3, #3
    if( dlen < OFF_DAT_OPTS+4 ||
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d107      	bne.n	8002b08 <decodeFrame+0x48>
        (hdr & HDR_MAJOR) != HDR_MAJOR_V1 ||
 8002af8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002afc:	2b60      	cmp	r3, #96	@ 0x60
 8002afe:	d014      	beq.n	8002b2a <decodeFrame+0x6a>
        (ftype != HDR_FTYPE_DADN  &&  ftype != HDR_FTYPE_DCDN) ) {
 8002b00:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002b04:	2ba0      	cmp	r3, #160	@ 0xa0
 8002b06:	d010      	beq.n	8002b2a <decodeFrame+0x6a>
        // Basic sanity checks failed
        EV(specCond, WARN, (e_.reason = EV::specCond_t::UNEXPECTED_FRAME,
                            e_.eui    = MAIN::CDEV->getEui(),
                            e_.info   = dlen < 4 ? 0 : os_rlsbf4(&d[dlen-4]),
                            e_.info2  = hdr + (dlen<<8)));
      norx:
 8002b08:	bf00      	nop
 8002b0a:	e008      	b.n	8002b1e <decodeFrame+0x5e>
    if( addr != LMIC.devaddr ) {
        EV(specCond, WARN, (e_.reason = EV::specCond_t::ALIEN_ADDRESS,
                            e_.eui    = MAIN::CDEV->getEui(),
                            e_.info   = addr,
                            e_.info2  = LMIC.devaddr));
        goto norx;
 8002b0c:	bf00      	nop
 8002b0e:	e006      	b.n	8002b1e <decodeFrame+0x5e>
    }
    if( poff > pend ) {
        EV(specCond, ERR, (e_.reason = EV::specCond_t::CORRUPTED_FRAME,
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = 0x1000000 + (poff-pend) + (fct<<8) + (dlen<<16)));
        goto norx;
 8002b10:	bf00      	nop
 8002b12:	e004      	b.n	8002b1e <decodeFrame+0x5e>
        EV(spe3Cond, ERR, (e_.reason = EV::spe3Cond_t::CORRUPTED_MIC,
                           e_.eui1   = MAIN::CDEV->getEui(),
                           e_.info1  = Base::lsbf4(&d[pend]),
                           e_.info2  = seqno,
                           e_.info3  = LMIC.devaddr));
        goto norx;
 8002b14:	bf00      	nop
 8002b16:	e002      	b.n	8002b1e <decodeFrame+0x5e>
        if( (s4_t)seqno > (s4_t)LMIC.seqnoDn ) {
            EV(specCond, INFO, (e_.reason = EV::specCond_t::DNSEQNO_ROLL_OVER,
                                e_.eui    = MAIN::CDEV->getEui(),
                                e_.info   = LMIC.seqnoDn, 
                                e_.info2  = seqno));
            goto norx;
 8002b18:	bf00      	nop
 8002b1a:	e000      	b.n	8002b1e <decodeFrame+0x5e>
        if( seqno != LMIC.seqnoDn-1 || !LMIC.dnConf || ftype != HDR_FTYPE_DCDN ) {
            EV(specCond, INFO, (e_.reason = EV::specCond_t::DNSEQNO_OBSOLETE,
                                e_.eui    = MAIN::CDEV->getEui(),
                                e_.info   = LMIC.seqnoDn, 
                                e_.info2  = seqno));
            goto norx;
 8002b1c:	bf00      	nop
        LMIC.dataLen = 0;
 8002b1e:	4b83      	ldr	r3, [pc, #524]	@ (8002d2c <decodeFrame+0x26c>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
        return 0;
 8002b26:	2300      	movs	r3, #0
 8002b28:	e2f6      	b.n	8003118 <decodeFrame+0x658>
    int  fct   = d[OFF_DAT_FCT];
 8002b2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b2c:	3305      	adds	r3, #5
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	63fb      	str	r3, [r7, #60]	@ 0x3c
    u4_t addr  = os_rlsbf4(&d[OFF_DAT_ADDR]);
 8002b32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b34:	3301      	adds	r3, #1
 8002b36:	4618      	mov	r0, r3
 8002b38:	f7fe fe56 	bl	80017e8 <os_rlsbf4>
 8002b3c:	63b8      	str	r0, [r7, #56]	@ 0x38
    u4_t seqno = os_rlsbf2(&d[OFF_DAT_SEQNO]);
 8002b3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b40:	3306      	adds	r3, #6
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7fe fe3b 	bl	80017be <os_rlsbf2>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	637b      	str	r3, [r7, #52]	@ 0x34
    int  olen  = fct & FCT_OPTLEN;
 8002b4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b4e:	f003 030f 	and.w	r3, r3, #15
 8002b52:	633b      	str	r3, [r7, #48]	@ 0x30
    int  ackup = (fct & FCT_ACK) != 0 ? 1 : 0;   // ACK last up frame
 8002b54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b56:	115b      	asrs	r3, r3, #5
 8002b58:	f003 0301 	and.w	r3, r3, #1
 8002b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int  poff  = OFF_DAT_OPTS+olen;
 8002b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b60:	3308      	adds	r3, #8
 8002b62:	65fb      	str	r3, [r7, #92]	@ 0x5c
    int  pend  = dlen-4;  // MIC
 8002b64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b66:	3b04      	subs	r3, #4
 8002b68:	62bb      	str	r3, [r7, #40]	@ 0x28
    if( addr != LMIC.devaddr ) {
 8002b6a:	4b70      	ldr	r3, [pc, #448]	@ (8002d2c <decodeFrame+0x26c>)
 8002b6c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8002b70:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d1ca      	bne.n	8002b0c <decodeFrame+0x4c>
    if( poff > pend ) {
 8002b76:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	dcc8      	bgt.n	8002b10 <decodeFrame+0x50>
    int port = -1;
 8002b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b82:	65bb      	str	r3, [r7, #88]	@ 0x58
    int replayConf = 0;
 8002b84:	2300      	movs	r3, #0
 8002b86:	657b      	str	r3, [r7, #84]	@ 0x54
    if( pend > poff )
 8002b88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	dd07      	ble.n	8002ba0 <decodeFrame+0xe0>
        port = d[poff++];
 8002b90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b92:	1c5a      	adds	r2, r3, #1
 8002b94:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002b96:	461a      	mov	r2, r3
 8002b98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b9a:	4413      	add	r3, r2
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	65bb      	str	r3, [r7, #88]	@ 0x58
    seqno = LMIC.seqnoDn + (u2_t)(seqno - LMIC.seqnoDn);
 8002ba0:	4b62      	ldr	r3, [pc, #392]	@ (8002d2c <decodeFrame+0x26c>)
 8002ba2:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8002ba6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002ba8:	b291      	uxth	r1, r2
 8002baa:	4a60      	ldr	r2, [pc, #384]	@ (8002d2c <decodeFrame+0x26c>)
 8002bac:	f8d2 2118 	ldr.w	r2, [r2, #280]	@ 0x118
 8002bb0:	b292      	uxth	r2, r2
 8002bb2:	1a8a      	subs	r2, r1, r2
 8002bb4:	b292      	uxth	r2, r2
 8002bb6:	4413      	add	r3, r2
 8002bb8:	637b      	str	r3, [r7, #52]	@ 0x34
    if( !aes_verifyMic(LMIC.nwkKey, LMIC.devaddr, seqno, /*dn*/1, d, pend) ) {
 8002bba:	4b5c      	ldr	r3, [pc, #368]	@ (8002d2c <decodeFrame+0x26c>)
 8002bbc:	f8d3 1114 	ldr.w	r1, [r3, #276]	@ 0x114
 8002bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bc2:	9301      	str	r3, [sp, #4]
 8002bc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002bc6:	9300      	str	r3, [sp, #0]
 8002bc8:	2301      	movs	r3, #1
 8002bca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002bcc:	4858      	ldr	r0, [pc, #352]	@ (8002d30 <decodeFrame+0x270>)
 8002bce:	f7fe ff19 	bl	8001a04 <aes_verifyMic>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d09d      	beq.n	8002b14 <decodeFrame+0x54>
    if( seqno < LMIC.seqnoDn ) {
 8002bd8:	4b54      	ldr	r3, [pc, #336]	@ (8002d2c <decodeFrame+0x26c>)
 8002bda:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8002bde:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d219      	bcs.n	8002c18 <decodeFrame+0x158>
        if( (s4_t)seqno > (s4_t)LMIC.seqnoDn ) {
 8002be4:	4b51      	ldr	r3, [pc, #324]	@ (8002d2c <decodeFrame+0x26c>)
 8002be6:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8002bea:	461a      	mov	r2, r3
 8002bec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	db92      	blt.n	8002b18 <decodeFrame+0x58>
        if( seqno != LMIC.seqnoDn-1 || !LMIC.dnConf || ftype != HDR_FTYPE_DCDN ) {
 8002bf2:	4b4e      	ldr	r3, [pc, #312]	@ (8002d2c <decodeFrame+0x26c>)
 8002bf4:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8002bf8:	3b01      	subs	r3, #1
 8002bfa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d18d      	bne.n	8002b1c <decodeFrame+0x5c>
 8002c00:	4b4a      	ldr	r3, [pc, #296]	@ (8002d2c <decodeFrame+0x26c>)
 8002c02:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d088      	beq.n	8002b1c <decodeFrame+0x5c>
 8002c0a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002c0e:	2ba0      	cmp	r3, #160	@ 0xa0
 8002c10:	d184      	bne.n	8002b1c <decodeFrame+0x5c>
        }
        // Replay of previous sequence number allowed only if
        // previous frame and repeated both requested confirmation
        replayConf = 1;
 8002c12:	2301      	movs	r3, #1
 8002c14:	657b      	str	r3, [r7, #84]	@ 0x54
 8002c16:	e00e      	b.n	8002c36 <decodeFrame+0x176>
            EV(specCond, INFO, (e_.reason = EV::specCond_t::DNSEQNO_SKIP,
                                e_.eui    = MAIN::CDEV->getEui(),
                                e_.info   = LMIC.seqnoDn, 
                                e_.info2  = seqno));
        }
        LMIC.seqnoDn = seqno+1;  // next number to be expected
 8002c18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	4a43      	ldr	r2, [pc, #268]	@ (8002d2c <decodeFrame+0x26c>)
 8002c1e:	f8c2 3118 	str.w	r3, [r2, #280]	@ 0x118
        DO_DEVDB(LMIC.seqnoDn,seqnoDn);
        // DN frame requested confirmation - provide ACK once with next UP frame
        LMIC.dnConf = (ftype == HDR_FTYPE_DCDN ? FCT_ACK : 0);
 8002c22:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002c26:	2ba0      	cmp	r3, #160	@ 0xa0
 8002c28:	d101      	bne.n	8002c2e <decodeFrame+0x16e>
 8002c2a:	2220      	movs	r2, #32
 8002c2c:	e000      	b.n	8002c30 <decodeFrame+0x170>
 8002c2e:	2200      	movs	r2, #0
 8002c30:	4b3e      	ldr	r3, [pc, #248]	@ (8002d2c <decodeFrame+0x26c>)
 8002c32:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
    }

    if( LMIC.dnConf || (fct & FCT_MORE) )
 8002c36:	4b3d      	ldr	r3, [pc, #244]	@ (8002d2c <decodeFrame+0x26c>)
 8002c38:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d104      	bne.n	8002c4a <decodeFrame+0x18a>
 8002c40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c42:	f003 0310 	and.w	r3, r3, #16
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d008      	beq.n	8002c5c <decodeFrame+0x19c>
        LMIC.opmode |= OP_POLL;
 8002c4a:	4b38      	ldr	r3, [pc, #224]	@ (8002d2c <decodeFrame+0x26c>)
 8002c4c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8002c50:	f043 0310 	orr.w	r3, r3, #16
 8002c54:	b29a      	uxth	r2, r3
 8002c56:	4b35      	ldr	r3, [pc, #212]	@ (8002d2c <decodeFrame+0x26c>)
 8002c58:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac

    // We heard from network
    LMIC.adrChanged = LMIC.rejoinCnt = 0;
 8002c5c:	4b33      	ldr	r3, [pc, #204]	@ (8002d2c <decodeFrame+0x26c>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
 8002c64:	4b31      	ldr	r3, [pc, #196]	@ (8002d2c <decodeFrame+0x26c>)
 8002c66:	f893 20b2 	ldrb.w	r2, [r3, #178]	@ 0xb2
 8002c6a:	4b30      	ldr	r3, [pc, #192]	@ (8002d2c <decodeFrame+0x26c>)
 8002c6c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    if( LMIC.adrAckReq != LINK_CHECK_OFF )
 8002c70:	4b2e      	ldr	r3, [pc, #184]	@ (8002d2c <decodeFrame+0x26c>)
 8002c72:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 8002c76:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8002c7a:	d003      	beq.n	8002c84 <decodeFrame+0x1c4>
        LMIC.adrAckReq = LINK_CHECK_INIT;
 8002c7c:	4b2b      	ldr	r3, [pc, #172]	@ (8002d2c <decodeFrame+0x26c>)
 8002c7e:	22f4      	movs	r2, #244	@ 0xf4
 8002c80:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121

    // Process OPTS
    int m = LMIC.rssi - RSSI_OFF - getSensitivity(LMIC.rps);
 8002c84:	4b29      	ldr	r3, [pc, #164]	@ (8002d2c <decodeFrame+0x26c>)
 8002c86:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8002c8a:	f1a3 0440 	sub.w	r4, r3, #64	@ 0x40
 8002c8e:	4b27      	ldr	r3, [pc, #156]	@ (8002d2c <decodeFrame+0x26c>)
 8002c90:	89db      	ldrh	r3, [r3, #14]
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7fe ffe0 	bl	8001c58 <getSensitivity>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	1ae3      	subs	r3, r4, r3
 8002c9c:	627b      	str	r3, [r7, #36]	@ 0x24
    LMIC.margin = m < 0 ? 0 : m > 254 ? 254 : m;
 8002c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	db05      	blt.n	8002cb0 <decodeFrame+0x1f0>
 8002ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca6:	2bfe      	cmp	r3, #254	@ 0xfe
 8002ca8:	bfa8      	it	ge
 8002caa:	23fe      	movge	r3, #254	@ 0xfe
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	e000      	b.n	8002cb2 <decodeFrame+0x1f2>
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	4a1e      	ldr	r2, [pc, #120]	@ (8002d2c <decodeFrame+0x26c>)
 8002cb4:	f882 3124 	strb.w	r3, [r2, #292]	@ 0x124

    xref2u1_t opts = &d[OFF_DAT_OPTS];
 8002cb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cba:	3308      	adds	r3, #8
 8002cbc:	623b      	str	r3, [r7, #32]
    int oidx = 0;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	653b      	str	r3, [r7, #80]	@ 0x50
    while( oidx < olen ) {
 8002cc2:	e1b5      	b.n	8003030 <decodeFrame+0x570>
        switch( opts[oidx] ) {
 8002cc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002cc6:	6a3a      	ldr	r2, [r7, #32]
 8002cc8:	4413      	add	r3, r2
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	3b02      	subs	r3, #2
 8002cce:	2b10      	cmp	r3, #16
 8002cd0:	f200 81ba 	bhi.w	8003048 <decodeFrame+0x588>
 8002cd4:	a201      	add	r2, pc, #4	@ (adr r2, 8002cdc <decodeFrame+0x21c>)
 8002cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cda:	bf00      	nop
 8002cdc:	08002d21 	.word	0x08002d21
 8002ce0:	08002d35 	.word	0x08002d35
 8002ce4:	08002e93 	.word	0x08002e93
 8002ce8:	08002e0f 	.word	0x08002e0f
 8002cec:	08002dff 	.word	0x08002dff
 8002cf0:	08002ee1 	.word	0x08002ee1
 8002cf4:	08003049 	.word	0x08003049
 8002cf8:	08003049 	.word	0x08003049
 8002cfc:	08003049 	.word	0x08003049
 8002d00:	08003049 	.word	0x08003049
 8002d04:	08003049 	.word	0x08003049
 8002d08:	08003049 	.word	0x08003049
 8002d0c:	08003049 	.word	0x08003049
 8002d10:	08003049 	.word	0x08003049
 8002d14:	08003049 	.word	0x08003049
 8002d18:	08002f6d 	.word	0x08002f6d
 8002d1c:	08002faf 	.word	0x08002faf
        case MCMD_LCHK_ANS: {
            //int gwmargin = opts[oidx+1];
            //int ngws = opts[oidx+2];
            oidx += 3;
 8002d20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d22:	3303      	adds	r3, #3
 8002d24:	653b      	str	r3, [r7, #80]	@ 0x50
            continue;
 8002d26:	e183      	b.n	8003030 <decodeFrame+0x570>
 8002d28:	2000029c 	.word	0x2000029c
 8002d2c:	20000154 	.word	0x20000154
 8002d30:	20000248 	.word	0x20000248
        }
        case MCMD_LADR_REQ: {
            u1_t p1     = opts[oidx+1];            // txpow + DR
 8002d34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d36:	3301      	adds	r3, #1
 8002d38:	6a3a      	ldr	r2, [r7, #32]
 8002d3a:	4413      	add	r3, r2
 8002d3c:	781b      	ldrb	r3, [r3, #0]
 8002d3e:	72bb      	strb	r3, [r7, #10]
            u2_t chmap  = os_rlsbf2(&opts[oidx+2]);// list of enabled channels
 8002d40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d42:	3302      	adds	r3, #2
 8002d44:	6a3a      	ldr	r2, [r7, #32]
 8002d46:	4413      	add	r3, r2
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7fe fd38 	bl	80017be <os_rlsbf2>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	813b      	strh	r3, [r7, #8]
            u1_t chpage = opts[oidx+4] & MCMD_LADR_CHPAGE_MASK;     // channel page
 8002d52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d54:	3304      	adds	r3, #4
 8002d56:	6a3a      	ldr	r2, [r7, #32]
 8002d58:	4413      	add	r3, r2
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	f023 030f 	bic.w	r3, r3, #15
 8002d60:	71fb      	strb	r3, [r7, #7]
            u1_t uprpt  = opts[oidx+4] & MCMD_LADR_REPEAT_MASK;     // up repeat count
 8002d62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d64:	3304      	adds	r3, #4
 8002d66:	6a3a      	ldr	r2, [r7, #32]
 8002d68:	4413      	add	r3, r2
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	f003 030f 	and.w	r3, r3, #15
 8002d70:	71bb      	strb	r3, [r7, #6]
            oidx += 5;
 8002d72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d74:	3305      	adds	r3, #5
 8002d76:	653b      	str	r3, [r7, #80]	@ 0x50

            LMIC.ladrAns = 0x80 |     // Include an answer into next frame up
 8002d78:	4bb0      	ldr	r3, [pc, #704]	@ (800303c <decodeFrame+0x57c>)
 8002d7a:	2287      	movs	r2, #135	@ 0x87
 8002d7c:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                MCMD_LADR_ANS_POWACK | MCMD_LADR_ANS_CHACK | MCMD_LADR_ANS_DRACK;
            if( !mapChannels(chpage, chmap) )
 8002d80:	893a      	ldrh	r2, [r7, #8]
 8002d82:	79fb      	ldrb	r3, [r7, #7]
 8002d84:	4611      	mov	r1, r2
 8002d86:	4618      	mov	r0, r3
 8002d88:	f7ff fb84 	bl	8002494 <mapChannels>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d108      	bne.n	8002da4 <decodeFrame+0x2e4>
                LMIC.ladrAns &= ~MCMD_LADR_ANS_CHACK;
 8002d92:	4baa      	ldr	r3, [pc, #680]	@ (800303c <decodeFrame+0x57c>)
 8002d94:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8002d98:	f023 0301 	bic.w	r3, r3, #1
 8002d9c:	b2da      	uxtb	r2, r3
 8002d9e:	4ba7      	ldr	r3, [pc, #668]	@ (800303c <decodeFrame+0x57c>)
 8002da0:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
            dr_t dr = (dr_t)(p1>>MCMD_LADR_DR_SHIFT);
 8002da4:	7abb      	ldrb	r3, [r7, #10]
 8002da6:	091b      	lsrs	r3, r3, #4
 8002da8:	717b      	strb	r3, [r7, #5]
            if( !validDR(dr) ) {
 8002daa:	797b      	ldrb	r3, [r7, #5]
 8002dac:	4618      	mov	r0, r3
 8002dae:	f7fe fcd7 	bl	8001760 <validDR>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d108      	bne.n	8002dca <decodeFrame+0x30a>
                LMIC.ladrAns &= ~MCMD_LADR_ANS_DRACK;
 8002db8:	4ba0      	ldr	r3, [pc, #640]	@ (800303c <decodeFrame+0x57c>)
 8002dba:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8002dbe:	f023 0302 	bic.w	r3, r3, #2
 8002dc2:	b2da      	uxtb	r2, r3
 8002dc4:	4b9d      	ldr	r3, [pc, #628]	@ (800303c <decodeFrame+0x57c>)
 8002dc6:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                EV(specCond, ERR, (e_.reason = EV::specCond_t::BAD_MAC_CMD,
                                   e_.eui    = MAIN::CDEV->getEui(),
                                   e_.info   = Base::lsbf4(&d[pend]),
                                   e_.info2  = Base::msbf4(&opts[oidx-4])));
            }
            if( (LMIC.ladrAns & 0x7F) == (MCMD_LADR_ANS_POWACK | MCMD_LADR_ANS_CHACK | MCMD_LADR_ANS_DRACK) ) {
 8002dca:	4b9c      	ldr	r3, [pc, #624]	@ (800303c <decodeFrame+0x57c>)
 8002dcc:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8002dd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002dd4:	2b07      	cmp	r3, #7
 8002dd6:	d10d      	bne.n	8002df4 <decodeFrame+0x334>
                // Nothing went wrong - use settings
                LMIC.upRepeat = uprpt;
 8002dd8:	4a98      	ldr	r2, [pc, #608]	@ (800303c <decodeFrame+0x57c>)
 8002dda:	79bb      	ldrb	r3, [r7, #6]
 8002ddc:	f882 30ae 	strb.w	r3, [r2, #174]	@ 0xae
                setDrTxpow(DRCHG_NWKCMD, dr, pow2dBm(p1));
 8002de0:	7abb      	ldrb	r3, [r7, #10]
 8002de2:	f003 030f 	and.w	r3, r3, #15
 8002de6:	4a96      	ldr	r2, [pc, #600]	@ (8003040 <decodeFrame+0x580>)
 8002de8:	56d2      	ldrsb	r2, [r2, r3]
 8002dea:	797b      	ldrb	r3, [r7, #5]
 8002dec:	4619      	mov	r1, r3
 8002dee:	2004      	movs	r0, #4
 8002df0:	f7ff fa00 	bl	80021f4 <setDrTxpow>
            }
            LMIC.adrChanged = 1;  // Trigger an ACK to NWK
 8002df4:	4b91      	ldr	r3, [pc, #580]	@ (800303c <decodeFrame+0x57c>)
 8002df6:	2201      	movs	r2, #1
 8002df8:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
            continue;
 8002dfc:	e118      	b.n	8003030 <decodeFrame+0x570>
        }
        case MCMD_DEVS_REQ: {
            LMIC.devsAns = 1;
 8002dfe:	4b8f      	ldr	r3, [pc, #572]	@ (800303c <decodeFrame+0x57c>)
 8002e00:	2201      	movs	r2, #1
 8002e02:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
            oidx += 1;
 8002e06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e08:	3301      	adds	r3, #1
 8002e0a:	653b      	str	r3, [r7, #80]	@ 0x50
            continue;
 8002e0c:	e110      	b.n	8003030 <decodeFrame+0x570>
        }
        case MCMD_DN2P_SET: {
            dr_t dr = (dr_t)(opts[oidx+1] & 0x0F);
 8002e0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e10:	3301      	adds	r3, #1
 8002e12:	6a3a      	ldr	r2, [r7, #32]
 8002e14:	4413      	add	r3, r2
 8002e16:	781b      	ldrb	r3, [r3, #0]
 8002e18:	f003 030f 	and.w	r3, r3, #15
 8002e1c:	74bb      	strb	r3, [r7, #18]
            u4_t freq = convFreq(&opts[oidx+2]);
 8002e1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e20:	3302      	adds	r3, #2
 8002e22:	6a3a      	ldr	r2, [r7, #32]
 8002e24:	4413      	add	r3, r2
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7ff fb12 	bl	8002450 <convFreq>
 8002e2c:	60f8      	str	r0, [r7, #12]
            oidx += 5;
 8002e2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e30:	3305      	adds	r3, #5
 8002e32:	653b      	str	r3, [r7, #80]	@ 0x50
            LMIC.dn2Ans = 0x80;   // answer pending
 8002e34:	4b81      	ldr	r3, [pc, #516]	@ (800303c <decodeFrame+0x57c>)
 8002e36:	2280      	movs	r2, #128	@ 0x80
 8002e38:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            if( validDR(dr) )
 8002e3c:	7cbb      	ldrb	r3, [r7, #18]
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f7fe fc8e 	bl	8001760 <validDR>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d008      	beq.n	8002e5c <decodeFrame+0x39c>
                LMIC.dn2Ans |= MCMD_DN2P_ANS_DRACK;
 8002e4a:	4b7c      	ldr	r3, [pc, #496]	@ (800303c <decodeFrame+0x57c>)
 8002e4c:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8002e50:	f043 0302 	orr.w	r3, r3, #2
 8002e54:	b2da      	uxtb	r2, r3
 8002e56:	4b79      	ldr	r3, [pc, #484]	@ (800303c <decodeFrame+0x57c>)
 8002e58:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            if( freq != 0 )
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d008      	beq.n	8002e74 <decodeFrame+0x3b4>
                LMIC.dn2Ans |= MCMD_DN2P_ANS_CHACK;
 8002e62:	4b76      	ldr	r3, [pc, #472]	@ (800303c <decodeFrame+0x57c>)
 8002e64:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8002e68:	f043 0301 	orr.w	r3, r3, #1
 8002e6c:	b2da      	uxtb	r2, r3
 8002e6e:	4b73      	ldr	r3, [pc, #460]	@ (800303c <decodeFrame+0x57c>)
 8002e70:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            if( LMIC.dn2Ans == (0x80|MCMD_DN2P_ANS_DRACK|MCMD_DN2P_ANS_CHACK) ) {
 8002e74:	4b71      	ldr	r3, [pc, #452]	@ (800303c <decodeFrame+0x57c>)
 8002e76:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8002e7a:	2b83      	cmp	r3, #131	@ 0x83
 8002e7c:	f040 80d7 	bne.w	800302e <decodeFrame+0x56e>
                LMIC.dn2Dr = dr;
 8002e80:	4a6e      	ldr	r2, [pc, #440]	@ (800303c <decodeFrame+0x57c>)
 8002e82:	7cbb      	ldrb	r3, [r7, #18]
 8002e84:	f882 312b 	strb.w	r3, [r2, #299]	@ 0x12b
                LMIC.dn2Freq = freq;
 8002e88:	4a6c      	ldr	r2, [pc, #432]	@ (800303c <decodeFrame+0x57c>)
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c
                DO_DEVDB(LMIC.dn2Dr,dn2Dr);
                DO_DEVDB(LMIC.dn2Freq,dn2Freq);
            }
            continue;
 8002e90:	e0cd      	b.n	800302e <decodeFrame+0x56e>
        }
        case MCMD_DCAP_REQ: {
            u1_t cap = opts[oidx+1];
 8002e92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e94:	3301      	adds	r3, #1
 8002e96:	6a3a      	ldr	r2, [r7, #32]
 8002e98:	4413      	add	r3, r2
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	72fb      	strb	r3, [r7, #11]
            oidx += 2;
 8002e9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ea0:	3302      	adds	r3, #2
 8002ea2:	653b      	str	r3, [r7, #80]	@ 0x50
            // A value cap=0xFF means device is OFF unless enabled again manually.
            if( cap==0xFF )
 8002ea4:	7afb      	ldrb	r3, [r7, #11]
 8002ea6:	2bff      	cmp	r3, #255	@ 0xff
 8002ea8:	d108      	bne.n	8002ebc <decodeFrame+0x3fc>
                LMIC.opmode |= OP_SHUTDOWN;  // stop any sending
 8002eaa:	4b64      	ldr	r3, [pc, #400]	@ (800303c <decodeFrame+0x57c>)
 8002eac:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8002eb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002eb4:	b29a      	uxth	r2, r3
 8002eb6:	4b61      	ldr	r3, [pc, #388]	@ (800303c <decodeFrame+0x57c>)
 8002eb8:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            LMIC.globalDutyRate  = cap & 0xF;
 8002ebc:	7afb      	ldrb	r3, [r7, #11]
 8002ebe:	f003 030f 	and.w	r3, r3, #15
 8002ec2:	b2da      	uxtb	r2, r3
 8002ec4:	4b5d      	ldr	r3, [pc, #372]	@ (800303c <decodeFrame+0x57c>)
 8002ec6:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3
            LMIC.globalDutyAvail = os_getTime();
 8002eca:	f001 fdad 	bl	8004a28 <os_getTime>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	4a5a      	ldr	r2, [pc, #360]	@ (800303c <decodeFrame+0x57c>)
 8002ed2:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
            DO_DEVDB(cap,dutyCap);
            LMIC.dutyCapAns = 1;
 8002ed6:	4b59      	ldr	r3, [pc, #356]	@ (800303c <decodeFrame+0x57c>)
 8002ed8:	2201      	movs	r2, #1
 8002eda:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
            continue;
 8002ede:	e0a7      	b.n	8003030 <decodeFrame+0x570>
        }
        case MCMD_SNCH_REQ: {
            u1_t chidx = opts[oidx+1];  // channel
 8002ee0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ee2:	3301      	adds	r3, #1
 8002ee4:	6a3a      	ldr	r2, [r7, #32]
 8002ee6:	4413      	add	r3, r2
 8002ee8:	781b      	ldrb	r3, [r3, #0]
 8002eea:	76fb      	strb	r3, [r7, #27]
            u4_t freq  = convFreq(&opts[oidx+2]); // freq
 8002eec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002eee:	3302      	adds	r3, #2
 8002ef0:	6a3a      	ldr	r2, [r7, #32]
 8002ef2:	4413      	add	r3, r2
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7ff faab 	bl	8002450 <convFreq>
 8002efa:	6178      	str	r0, [r7, #20]
            u1_t drs   = opts[oidx+5];  // datarate span
 8002efc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002efe:	3305      	adds	r3, #5
 8002f00:	6a3a      	ldr	r2, [r7, #32]
 8002f02:	4413      	add	r3, r2
 8002f04:	781b      	ldrb	r3, [r3, #0]
 8002f06:	74fb      	strb	r3, [r7, #19]
            LMIC.snchAns = 0x80;
 8002f08:	4b4c      	ldr	r3, [pc, #304]	@ (800303c <decodeFrame+0x57c>)
 8002f0a:	2280      	movs	r2, #128	@ 0x80
 8002f0c:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
            if( freq != 0 && LMIC_setupChannel(chidx, freq, DR_RANGE_MAP(drs&0xF,drs>>4), -1) )
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d026      	beq.n	8002f64 <decodeFrame+0x4a4>
 8002f16:	7cfb      	ldrb	r3, [r7, #19]
 8002f18:	f003 030f 	and.w	r3, r3, #15
 8002f1c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	b21a      	sxth	r2, r3
 8002f26:	7cfb      	ldrb	r3, [r7, #19]
 8002f28:	091b      	lsrs	r3, r3, #4
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	f1c3 030f 	rsb	r3, r3, #15
 8002f30:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002f34:	fa41 f303 	asr.w	r3, r1, r3
 8002f38:	b21b      	sxth	r3, r3
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	b21b      	sxth	r3, r3
 8002f3e:	b29a      	uxth	r2, r3
 8002f40:	7ef8      	ldrb	r0, [r7, #27]
 8002f42:	f04f 33ff 	mov.w	r3, #4294967295
 8002f46:	6979      	ldr	r1, [r7, #20]
 8002f48:	f7ff fa08 	bl	800235c <LMIC_setupChannel>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d008      	beq.n	8002f64 <decodeFrame+0x4a4>
                LMIC.snchAns |= MCMD_SNCH_ANS_DRACK|MCMD_SNCH_ANS_FQACK;
 8002f52:	4b3a      	ldr	r3, [pc, #232]	@ (800303c <decodeFrame+0x57c>)
 8002f54:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8002f58:	f043 0303 	orr.w	r3, r3, #3
 8002f5c:	b2da      	uxtb	r2, r3
 8002f5e:	4b37      	ldr	r3, [pc, #220]	@ (800303c <decodeFrame+0x57c>)
 8002f60:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
            oidx += 6;
 8002f64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f66:	3306      	adds	r3, #6
 8002f68:	653b      	str	r3, [r7, #80]	@ 0x50
            continue;
 8002f6a:	e061      	b.n	8003030 <decodeFrame+0x570>
        }
        case MCMD_PING_SET: {
            u4_t freq = convFreq(&opts[oidx+1]);
 8002f6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f6e:	3301      	adds	r3, #1
 8002f70:	6a3a      	ldr	r2, [r7, #32]
 8002f72:	4413      	add	r3, r2
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7ff fa6b 	bl	8002450 <convFreq>
 8002f7a:	61f8      	str	r0, [r7, #28]
            oidx += 4;
 8002f7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f7e:	3304      	adds	r3, #4
 8002f80:	653b      	str	r3, [r7, #80]	@ 0x50
            u1_t flags = 0x80;
 8002f82:	2380      	movs	r3, #128	@ 0x80
 8002f84:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            if( freq != 0 ) {
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d009      	beq.n	8002fa2 <decodeFrame+0x4e2>
                flags |= MCMD_PING_ANS_FQACK;
 8002f8e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002f92:	f043 0301 	orr.w	r3, r3, #1
 8002f96:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                LMIC.ping.freq = freq;
 8002f9a:	4a28      	ldr	r2, [pc, #160]	@ (800303c <decodeFrame+0x57c>)
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
                DO_DEVDB(LMIC.ping.intvExp, pingIntvExp);
                DO_DEVDB(LMIC.ping.freq, pingFreq);
                DO_DEVDB(LMIC.ping.dr, pingDr);
            }
            LMIC.pingSetAns = flags;
 8002fa2:	4a26      	ldr	r2, [pc, #152]	@ (800303c <decodeFrame+0x57c>)
 8002fa4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002fa8:	f882 3133 	strb.w	r3, [r2, #307]	@ 0x133
            continue;
 8002fac:	e040      	b.n	8003030 <decodeFrame+0x570>
        }
        case MCMD_BCNI_ANS: {
            // Ignore if tracking already enabled
            if( (LMIC.opmode & OP_TRACK) == 0 ) {
 8002fae:	4b23      	ldr	r3, [pc, #140]	@ (800303c <decodeFrame+0x57c>)
 8002fb0:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8002fb4:	f003 0302 	and.w	r3, r3, #2
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d134      	bne.n	8003026 <decodeFrame+0x566>
                LMIC.bcnChnl = opts[oidx+3];
 8002fbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fbe:	3303      	adds	r3, #3
 8002fc0:	6a3a      	ldr	r2, [r7, #32]
 8002fc2:	4413      	add	r3, r2
 8002fc4:	781a      	ldrb	r2, [r3, #0]
 8002fc6:	4b1d      	ldr	r3, [pc, #116]	@ (800303c <decodeFrame+0x57c>)
 8002fc8:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
                // Enable tracking - bcninfoTries
                LMIC.opmode |= OP_TRACK;
 8002fcc:	4b1b      	ldr	r3, [pc, #108]	@ (800303c <decodeFrame+0x57c>)
 8002fce:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8002fd2:	f043 0302 	orr.w	r3, r3, #2
 8002fd6:	b29a      	uxth	r2, r3
 8002fd8:	4b18      	ldr	r3, [pc, #96]	@ (800303c <decodeFrame+0x57c>)
 8002fda:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
                // Cleared later in txComplete handling - triggers EV_BEACON_FOUND
                ASSERT(LMIC.bcninfoTries!=0);
 8002fde:	4b17      	ldr	r3, [pc, #92]	@ (800303c <decodeFrame+0x57c>)
 8002fe0:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d101      	bne.n	8002fec <decodeFrame+0x52c>
 8002fe8:	f7fe fada 	bl	80015a0 <hal_failed>
                // Setup RX parameters
                LMIC.bcninfo.txtime = (LMIC.rxtime
 8002fec:	4b13      	ldr	r3, [pc, #76]	@ (800303c <decodeFrame+0x57c>)
 8002fee:	685c      	ldr	r4, [r3, #4]
                                       + ms2osticks(os_rlsbf2(&opts[oidx+1]) * MCMD_BCNI_TUNIT)
 8002ff0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	6a3a      	ldr	r2, [r7, #32]
 8002ff6:	4413      	add	r3, r2
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f7fe fbe0 	bl	80017be <os_rlsbf2>
 8002ffe:	4603      	mov	r3, r0
 8003000:	461a      	mov	r2, r3
 8003002:	4613      	mov	r3, r2
 8003004:	011b      	lsls	r3, r3, #4
 8003006:	1a9b      	subs	r3, r3, r2
 8003008:	019b      	lsls	r3, r3, #6
 800300a:	18e2      	adds	r2, r4, r3
                                       + ms2osticksCeil(MCMD_BCNI_TUNIT/2)
                                       - BCN_INTV_osticks);
 800300c:	4b0d      	ldr	r3, [pc, #52]	@ (8003044 <decodeFrame+0x584>)
 800300e:	4413      	add	r3, r2
                LMIC.bcninfo.txtime = (LMIC.rxtime
 8003010:	4a0a      	ldr	r2, [pc, #40]	@ (800303c <decodeFrame+0x57c>)
 8003012:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
                LMIC.bcninfo.flags = 0;  // txtime above cannot be used as reference (BCN_PARTIAL|BCN_FULL cleared)
 8003016:	4b09      	ldr	r3, [pc, #36]	@ (800303c <decodeFrame+0x57c>)
 8003018:	2200      	movs	r2, #0
 800301a:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
                calcBcnRxWindowFromMillis(MCMD_BCNI_TUNIT,1);  // error of +/-N ms 
 800301e:	2101      	movs	r1, #1
 8003020:	201e      	movs	r0, #30
 8003022:	f7fe ff25 	bl	8001e70 <calcBcnRxWindowFromMillis>
                                     e_.info    = (LMIC.missedBcns |
                                                   (osticks2us(LMIC.bcninfo.txtime + BCN_INTV_osticks
                                                               - LMIC.bcnRxtime) << 8)),
                                     e_.time    = MAIN::CDEV->ostime2ustime(LMIC.bcninfo.txtime + BCN_INTV_osticks)));
            }
            oidx += 4;
 8003026:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003028:	3304      	adds	r3, #4
 800302a:	653b      	str	r3, [r7, #80]	@ 0x50
            continue;
 800302c:	e000      	b.n	8003030 <decodeFrame+0x570>
            continue;
 800302e:	bf00      	nop
    while( oidx < olen ) {
 8003030:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003034:	429a      	cmp	r2, r3
 8003036:	f6ff ae45 	blt.w	8002cc4 <decodeFrame+0x204>
 800303a:	e006      	b.n	800304a <decodeFrame+0x58a>
 800303c:	20000154 	.word	0x20000154
 8003040:	0800ac98 	.word	0x0800ac98
 8003044:	ffc181e0 	.word	0xffc181e0
        }
        EV(specCond, ERR, (e_.reason = EV::specCond_t::BAD_MAC_CMD,
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = Base::lsbf4(&d[pend]),
                           e_.info2  = Base::msbf4(&opts[oidx])));
        break;
 8003048:	bf00      	nop
        EV(specCond, ERR, (e_.reason = EV::specCond_t::CORRUPTED_FRAME,
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = 0x1000000 + (oidx) + (olen<<8)));
    }

    if( !replayConf ) {
 800304a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800304c:	2b00      	cmp	r3, #0
 800304e:	d11d      	bne.n	800308c <decodeFrame+0x5cc>
        // Handle payload only if not a replay
        // Decrypt payload - if any
        if( port >= 0  &&  pend-poff > 0 )
 8003050:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003052:	2b00      	cmp	r3, #0
 8003054:	db1a      	blt.n	800308c <decodeFrame+0x5cc>
 8003056:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003058:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800305a:	1ad3      	subs	r3, r2, r3
 800305c:	2b00      	cmp	r3, #0
 800305e:	dd15      	ble.n	800308c <decodeFrame+0x5cc>
            aes_cipher(port <= 0 ? LMIC.nwkKey : LMIC.artKey, LMIC.devaddr, seqno, /*dn*/1, d+poff, pend-poff);
 8003060:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003062:	2b00      	cmp	r3, #0
 8003064:	dc01      	bgt.n	800306a <decodeFrame+0x5aa>
 8003066:	482e      	ldr	r0, [pc, #184]	@ (8003120 <decodeFrame+0x660>)
 8003068:	e000      	b.n	800306c <decodeFrame+0x5ac>
 800306a:	482e      	ldr	r0, [pc, #184]	@ (8003124 <decodeFrame+0x664>)
 800306c:	4b2e      	ldr	r3, [pc, #184]	@ (8003128 <decodeFrame+0x668>)
 800306e:	f8d3 4114 	ldr.w	r4, [r3, #276]	@ 0x114
 8003072:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003074:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003076:	4413      	add	r3, r2
 8003078:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800307a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800307c:	1a8a      	subs	r2, r1, r2
 800307e:	9201      	str	r2, [sp, #4]
 8003080:	9300      	str	r3, [sp, #0]
 8003082:	2301      	movs	r3, #1
 8003084:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003086:	4621      	mov	r1, r4
 8003088:	f7fe fd66 	bl	8001b58 <aes_cipher>
                            e_.eui    = MAIN::CDEV->getEui(),
                            e_.info   = Base::lsbf4(&d[pend]),
                            e_.info2  = seqno));
    }

    if( // NWK acks but we don't have a frame pending
 800308c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800308e:	2b00      	cmp	r3, #0
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = seqno,
                           e_.info2  = ackup));
    }

    if( LMIC.txCnt != 0 ) // we requested an ACK
 8003090:	4b25      	ldr	r3, [pc, #148]	@ (8003128 <decodeFrame+0x668>)
 8003092:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8003096:	2b00      	cmp	r3, #0
 8003098:	d010      	beq.n	80030bc <decodeFrame+0x5fc>
        LMIC.txrxFlags |= ackup ? TXRX_ACK : TXRX_NACK;
 800309a:	4b23      	ldr	r3, [pc, #140]	@ (8003128 <decodeFrame+0x668>)
 800309c:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 80030a0:	b25b      	sxtb	r3, r3
 80030a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030a4:	2a00      	cmp	r2, #0
 80030a6:	d002      	beq.n	80030ae <decodeFrame+0x5ee>
 80030a8:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 80030ac:	e000      	b.n	80030b0 <decodeFrame+0x5f0>
 80030ae:	2240      	movs	r2, #64	@ 0x40
 80030b0:	4313      	orrs	r3, r2
 80030b2:	b25b      	sxtb	r3, r3
 80030b4:	b2da      	uxtb	r2, r3
 80030b6:	4b1c      	ldr	r3, [pc, #112]	@ (8003128 <decodeFrame+0x668>)
 80030b8:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145

    if( port < 0 ) {
 80030bc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80030be:	2b00      	cmp	r3, #0
 80030c0:	da12      	bge.n	80030e8 <decodeFrame+0x628>
        LMIC.txrxFlags |= TXRX_NOPORT;
 80030c2:	4b19      	ldr	r3, [pc, #100]	@ (8003128 <decodeFrame+0x668>)
 80030c4:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 80030c8:	f043 0320 	orr.w	r3, r3, #32
 80030cc:	b2da      	uxtb	r2, r3
 80030ce:	4b16      	ldr	r3, [pc, #88]	@ (8003128 <decodeFrame+0x668>)
 80030d0:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
        LMIC.dataBeg = poff;
 80030d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80030d6:	b2da      	uxtb	r2, r3
 80030d8:	4b13      	ldr	r3, [pc, #76]	@ (8003128 <decodeFrame+0x668>)
 80030da:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
        LMIC.dataLen = 0;
 80030de:	4b12      	ldr	r3, [pc, #72]	@ (8003128 <decodeFrame+0x668>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
 80030e6:	e016      	b.n	8003116 <decodeFrame+0x656>
    } else {
        LMIC.txrxFlags |= TXRX_PORT;
 80030e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003128 <decodeFrame+0x668>)
 80030ea:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 80030ee:	f043 0310 	orr.w	r3, r3, #16
 80030f2:	b2da      	uxtb	r2, r3
 80030f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003128 <decodeFrame+0x668>)
 80030f6:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
        LMIC.dataBeg = poff;
 80030fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80030fc:	b2da      	uxtb	r2, r3
 80030fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003128 <decodeFrame+0x668>)
 8003100:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
        LMIC.dataLen = pend-poff;
 8003104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003106:	b2da      	uxtb	r2, r3
 8003108:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800310a:	b2db      	uxtb	r3, r3
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	b2da      	uxtb	r2, r3
 8003110:	4b05      	ldr	r3, [pc, #20]	@ (8003128 <decodeFrame+0x668>)
 8003112:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    }
    return 1;
 8003116:	2301      	movs	r3, #1
}
 8003118:	4618      	mov	r0, r3
 800311a:	3764      	adds	r7, #100	@ 0x64
 800311c:	46bd      	mov	sp, r7
 800311e:	bd90      	pop	{r4, r7, pc}
 8003120:	20000248 	.word	0x20000248
 8003124:	20000258 	.word	0x20000258
 8003128:	20000154 	.word	0x20000154

0800312c <setupRx2>:

// ================================================================================
// TX/RX transaction support


static void setupRx2 (void) {
 800312c:	b580      	push	{r7, lr}
 800312e:	af00      	add	r7, sp, #0
    LMIC.txrxFlags = TXRX_DNW2;
 8003130:	4b0d      	ldr	r3, [pc, #52]	@ (8003168 <setupRx2+0x3c>)
 8003132:	2202      	movs	r2, #2
 8003134:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    LMIC.rps = dndr2rps(LMIC.dn2Dr);
 8003138:	4b0b      	ldr	r3, [pc, #44]	@ (8003168 <setupRx2+0x3c>)
 800313a:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
 800313e:	4618      	mov	r0, r3
 8003140:	f7fe fae2 	bl	8001708 <dndr2rps>
 8003144:	4603      	mov	r3, r0
 8003146:	461a      	mov	r2, r3
 8003148:	4b07      	ldr	r3, [pc, #28]	@ (8003168 <setupRx2+0x3c>)
 800314a:	81da      	strh	r2, [r3, #14]
    LMIC.freq = LMIC.dn2Freq;
 800314c:	4b06      	ldr	r3, [pc, #24]	@ (8003168 <setupRx2+0x3c>)
 800314e:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 8003152:	4a05      	ldr	r2, [pc, #20]	@ (8003168 <setupRx2+0x3c>)
 8003154:	6093      	str	r3, [r2, #8]
    LMIC.dataLen = 0;
 8003156:	4b04      	ldr	r3, [pc, #16]	@ (8003168 <setupRx2+0x3c>)
 8003158:	2200      	movs	r2, #0
 800315a:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    os_radio(RADIO_RX);
 800315e:	2002      	movs	r0, #2
 8003160:	f002 fa88 	bl	8005674 <os_radio>
}
 8003164:	bf00      	nop
 8003166:	bd80      	pop	{r7, pc}
 8003168:	20000154 	.word	0x20000154

0800316c <schedRx2>:


static void schedRx2 (ostime_t delay, osjobcb_t func) {
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	6039      	str	r1, [r7, #0]
    // Add 1.5 symbols we need 5 out of 8. Try to sync 1.5 symbols into the preamble.
    LMIC.rxtime = LMIC.txend + delay + (PAMBL_SYMS-MINRX_SYMS)*dr2hsym(LMIC.dn2Dr);
 8003176:	4b0e      	ldr	r3, [pc, #56]	@ (80031b0 <schedRx2+0x44>)
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	18d1      	adds	r1, r2, r3
 800317e:	4b0c      	ldr	r3, [pc, #48]	@ (80031b0 <schedRx2+0x44>)
 8003180:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
 8003184:	461a      	mov	r2, r3
 8003186:	4b0b      	ldr	r3, [pc, #44]	@ (80031b4 <schedRx2+0x48>)
 8003188:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800318c:	4613      	mov	r3, r2
 800318e:	005b      	lsls	r3, r3, #1
 8003190:	4413      	add	r3, r2
 8003192:	440b      	add	r3, r1
 8003194:	4a06      	ldr	r2, [pc, #24]	@ (80031b0 <schedRx2+0x44>)
 8003196:	6053      	str	r3, [r2, #4]
    os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, func);
 8003198:	4b05      	ldr	r3, [pc, #20]	@ (80031b0 <schedRx2+0x44>)
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	3b40      	subs	r3, #64	@ 0x40
 800319e:	683a      	ldr	r2, [r7, #0]
 80031a0:	4619      	mov	r1, r3
 80031a2:	4805      	ldr	r0, [pc, #20]	@ (80031b8 <schedRx2+0x4c>)
 80031a4:	f001 fcaa 	bl	8004afc <os_setTimedCallback>
}
 80031a8:	bf00      	nop
 80031aa:	3708      	adds	r7, #8
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	20000154 	.word	0x20000154
 80031b4:	0800accc 	.word	0x0800accc
 80031b8:	20000168 	.word	0x20000168

080031bc <setupRx1>:

static void setupRx1 (osjobcb_t func) {
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
    LMIC.txrxFlags = TXRX_DNW1;
 80031c4:	4b0d      	ldr	r3, [pc, #52]	@ (80031fc <setupRx1+0x40>)
 80031c6:	2201      	movs	r2, #1
 80031c8:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    // Turn LMIC.rps from TX over to RX
    LMIC.rps = setNocrc(LMIC.rps,1);
 80031cc:	4b0b      	ldr	r3, [pc, #44]	@ (80031fc <setupRx1+0x40>)
 80031ce:	89db      	ldrh	r3, [r3, #14]
 80031d0:	2101      	movs	r1, #1
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7fe fa49 	bl	800166a <setNocrc>
 80031d8:	4603      	mov	r3, r0
 80031da:	461a      	mov	r2, r3
 80031dc:	4b07      	ldr	r3, [pc, #28]	@ (80031fc <setupRx1+0x40>)
 80031de:	81da      	strh	r2, [r3, #14]
    LMIC.dataLen = 0;
 80031e0:	4b06      	ldr	r3, [pc, #24]	@ (80031fc <setupRx1+0x40>)
 80031e2:	2200      	movs	r2, #0
 80031e4:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    LMIC.osjob.func = func;
 80031e8:	4a04      	ldr	r2, [pc, #16]	@ (80031fc <setupRx1+0x40>)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	61d3      	str	r3, [r2, #28]
    os_radio(RADIO_RX);
 80031ee:	2002      	movs	r0, #2
 80031f0:	f002 fa40 	bl	8005674 <os_radio>
}
 80031f4:	bf00      	nop
 80031f6:	3708      	adds	r7, #8
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}
 80031fc:	20000154 	.word	0x20000154

08003200 <txDone>:


// Called by HAL once TX complete and delivers exact end of TX time stamp in LMIC.rxtime
static void txDone (ostime_t delay, osjobcb_t func) {
 8003200:	b580      	push	{r7, lr}
 8003202:	b082      	sub	sp, #8
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
 8003208:	6039      	str	r1, [r7, #0]
    if( (LMIC.opmode & (OP_TRACK|OP_PINGABLE|OP_PINGINI)) == (OP_TRACK|OP_PINGABLE) ) {
 800320a:	4b22      	ldr	r3, [pc, #136]	@ (8003294 <txDone+0x94>)
 800320c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003210:	461a      	mov	r2, r3
 8003212:	f240 6302 	movw	r3, #1538	@ 0x602
 8003216:	4013      	ands	r3, r2
 8003218:	f240 4202 	movw	r2, #1026	@ 0x402
 800321c:	4293      	cmp	r3, r2
 800321e:	d10b      	bne.n	8003238 <txDone+0x38>
        rxschedInit(&LMIC.ping);    // note: reuses LMIC.frame buffer!
 8003220:	481d      	ldr	r0, [pc, #116]	@ (8003298 <txDone+0x98>)
 8003222:	f7fe feab 	bl	8001f7c <rxschedInit>
        LMIC.opmode |= OP_PINGINI;
 8003226:	4b1b      	ldr	r3, [pc, #108]	@ (8003294 <txDone+0x94>)
 8003228:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800322c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003230:	b29a      	uxth	r2, r3
 8003232:	4b18      	ldr	r3, [pc, #96]	@ (8003294 <txDone+0x94>)
 8003234:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    setRx1Params();
    // LMIC.rxsyms carries the TX datarate (can be != LMIC.datarate [confirm retries etc.])
    // Setup receive - LMIC.rxtime is preloaded with 1.5 symbols offset to tune
    // into the middle of the 8 symbols preamble.
#if defined(CFG_eu868)
    if( /* TX datarate */LMIC.rxsyms == DR_FSK ) {
 8003238:	4b16      	ldr	r3, [pc, #88]	@ (8003294 <txDone+0x94>)
 800323a:	7c1b      	ldrb	r3, [r3, #16]
 800323c:	2b07      	cmp	r3, #7
 800323e:	d10a      	bne.n	8003256 <txDone+0x56>
        LMIC.rxtime = LMIC.txend + delay - PRERX_FSK*us2osticksRound(160);
 8003240:	4b14      	ldr	r3, [pc, #80]	@ (8003294 <txDone+0x94>)
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	4413      	add	r3, r2
 8003248:	3b05      	subs	r3, #5
 800324a:	4a12      	ldr	r2, [pc, #72]	@ (8003294 <txDone+0x94>)
 800324c:	6053      	str	r3, [r2, #4]
        LMIC.rxsyms = RXLEN_FSK;
 800324e:	4b11      	ldr	r3, [pc, #68]	@ (8003294 <txDone+0x94>)
 8003250:	2208      	movs	r2, #8
 8003252:	741a      	strb	r2, [r3, #16]
 8003254:	e012      	b.n	800327c <txDone+0x7c>
    }
    else
#endif
    {
        LMIC.rxtime = LMIC.txend + delay + (PAMBL_SYMS-MINRX_SYMS)*dr2hsym(LMIC.dndr);
 8003256:	4b0f      	ldr	r3, [pc, #60]	@ (8003294 <txDone+0x94>)
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	18d1      	adds	r1, r2, r3
 800325e:	4b0d      	ldr	r3, [pc, #52]	@ (8003294 <txDone+0x94>)
 8003260:	7c5b      	ldrb	r3, [r3, #17]
 8003262:	461a      	mov	r2, r3
 8003264:	4b0d      	ldr	r3, [pc, #52]	@ (800329c <txDone+0x9c>)
 8003266:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800326a:	4613      	mov	r3, r2
 800326c:	005b      	lsls	r3, r3, #1
 800326e:	4413      	add	r3, r2
 8003270:	440b      	add	r3, r1
 8003272:	4a08      	ldr	r2, [pc, #32]	@ (8003294 <txDone+0x94>)
 8003274:	6053      	str	r3, [r2, #4]
        LMIC.rxsyms = MINRX_SYMS;
 8003276:	4b07      	ldr	r3, [pc, #28]	@ (8003294 <txDone+0x94>)
 8003278:	2205      	movs	r2, #5
 800327a:	741a      	strb	r2, [r3, #16]
    }
    os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, func);
 800327c:	4b05      	ldr	r3, [pc, #20]	@ (8003294 <txDone+0x94>)
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	3b40      	subs	r3, #64	@ 0x40
 8003282:	683a      	ldr	r2, [r7, #0]
 8003284:	4619      	mov	r1, r3
 8003286:	4806      	ldr	r0, [pc, #24]	@ (80032a0 <txDone+0xa0>)
 8003288:	f001 fc38 	bl	8004afc <os_setTimedCallback>
}
 800328c:	bf00      	nop
 800328e:	3708      	adds	r7, #8
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	20000154 	.word	0x20000154
 8003298:	20000288 	.word	0x20000288
 800329c:	0800accc 	.word	0x0800accc
 80032a0:	20000168 	.word	0x20000168

080032a4 <onJoinFailed>:


// ======================================== Join frames


static void onJoinFailed (xref2osjob_t osjob) {
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b082      	sub	sp, #8
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
    // Notify app - must call LMIC_reset() to stop joining
    // otherwise join procedure continues.
    reportEvent(EV_JOIN_FAILED);
 80032ac:	2008      	movs	r0, #8
 80032ae:	f7ff faef 	bl	8002890 <reportEvent>
}
 80032b2:	bf00      	nop
 80032b4:	3708      	adds	r7, #8
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
	...

080032bc <processJoinAccept>:


static bit_t processJoinAccept (void) {
 80032bc:	b580      	push	{r7, lr}
 80032be:	b086      	sub	sp, #24
 80032c0:	af00      	add	r7, sp, #0
    ASSERT(LMIC.txrxFlags != TXRX_DNW1 || LMIC.dataLen != 0);
 80032c2:	4b99      	ldr	r3, [pc, #612]	@ (8003528 <processJoinAccept+0x26c>)
 80032c4:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d106      	bne.n	80032da <processJoinAccept+0x1e>
 80032cc:	4b96      	ldr	r3, [pc, #600]	@ (8003528 <processJoinAccept+0x26c>)
 80032ce:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d101      	bne.n	80032da <processJoinAccept+0x1e>
 80032d6:	f7fe f963 	bl	80015a0 <hal_failed>
    ASSERT((LMIC.opmode & OP_TXRXPEND)!=0);
 80032da:	4b93      	ldr	r3, [pc, #588]	@ (8003528 <processJoinAccept+0x26c>)
 80032dc:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80032e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d101      	bne.n	80032ec <processJoinAccept+0x30>
 80032e8:	f7fe f95a 	bl	80015a0 <hal_failed>

    if( LMIC.dataLen == 0 ) {
 80032ec:	4b8e      	ldr	r3, [pc, #568]	@ (8003528 <processJoinAccept+0x26c>)
 80032ee:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d14c      	bne.n	8003390 <processJoinAccept+0xd4>
      nojoinframe:
 80032f6:	bf00      	nop
 80032f8:	e000      	b.n	80032fc <processJoinAccept+0x40>
                           e_.info   = dlen < 4 ? 0 : mic,
                           e_.info2  = hdr + (dlen<<8)));
      badframe:
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
            return 0;
        goto nojoinframe;
 80032fa:	bf00      	nop
        if( (LMIC.opmode & OP_JOINING) == 0 ) {
 80032fc:	4b8a      	ldr	r3, [pc, #552]	@ (8003528 <processJoinAccept+0x26c>)
 80032fe:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003302:	f003 0304 	and.w	r3, r3, #4
 8003306:	2b00      	cmp	r3, #0
 8003308:	d123      	bne.n	8003352 <processJoinAccept+0x96>
            ASSERT((LMIC.opmode & OP_REJOIN) != 0);
 800330a:	4b87      	ldr	r3, [pc, #540]	@ (8003528 <processJoinAccept+0x26c>)
 800330c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003310:	f003 0320 	and.w	r3, r3, #32
 8003314:	2b00      	cmp	r3, #0
 8003316:	d101      	bne.n	800331c <processJoinAccept+0x60>
 8003318:	f7fe f942 	bl	80015a0 <hal_failed>
            LMIC.opmode &= ~(OP_REJOIN|OP_TXRXPEND);
 800331c:	4b82      	ldr	r3, [pc, #520]	@ (8003528 <processJoinAccept+0x26c>)
 800331e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003322:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003326:	b29a      	uxth	r2, r3
 8003328:	4b7f      	ldr	r3, [pc, #508]	@ (8003528 <processJoinAccept+0x26c>)
 800332a:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            if( LMIC.rejoinCnt < 10 )
 800332e:	4b7e      	ldr	r3, [pc, #504]	@ (8003528 <processJoinAccept+0x26c>)
 8003330:	f893 30b2 	ldrb.w	r3, [r3, #178]	@ 0xb2
 8003334:	2b09      	cmp	r3, #9
 8003336:	d807      	bhi.n	8003348 <processJoinAccept+0x8c>
                LMIC.rejoinCnt++;
 8003338:	4b7b      	ldr	r3, [pc, #492]	@ (8003528 <processJoinAccept+0x26c>)
 800333a:	f893 30b2 	ldrb.w	r3, [r3, #178]	@ 0xb2
 800333e:	3301      	adds	r3, #1
 8003340:	b2da      	uxtb	r2, r3
 8003342:	4b79      	ldr	r3, [pc, #484]	@ (8003528 <processJoinAccept+0x26c>)
 8003344:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
            reportEvent(EV_REJOIN_FAILED);
 8003348:	2009      	movs	r0, #9
 800334a:	f7ff faa1 	bl	8002890 <reportEvent>
            return 1;
 800334e:	2301      	movs	r3, #1
 8003350:	e0e6      	b.n	8003520 <processJoinAccept+0x264>
        LMIC.opmode &= ~OP_TXRXPEND;
 8003352:	4b75      	ldr	r3, [pc, #468]	@ (8003528 <processJoinAccept+0x26c>)
 8003354:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003358:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800335c:	b29a      	uxth	r2, r3
 800335e:	4b72      	ldr	r3, [pc, #456]	@ (8003528 <processJoinAccept+0x26c>)
 8003360:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        ostime_t delay = nextJoinState();
 8003364:	f7ff fa22 	bl	80027ac <nextJoinState>
 8003368:	6078      	str	r0, [r7, #4]
        os_setTimedCallback(&LMIC.osjob, os_getTime()+delay,
 800336a:	f001 fb5d 	bl	8004a28 <os_getTime>
 800336e:	4602      	mov	r2, r0
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	18d1      	adds	r1, r2, r3
                            (delay&1) != 0
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	f003 0301 	and.w	r3, r3, #1
        os_setTimedCallback(&LMIC.osjob, os_getTime()+delay,
 800337a:	2b00      	cmp	r3, #0
 800337c:	d001      	beq.n	8003382 <processJoinAccept+0xc6>
 800337e:	4b6b      	ldr	r3, [pc, #428]	@ (800352c <processJoinAccept+0x270>)
 8003380:	e000      	b.n	8003384 <processJoinAccept+0xc8>
 8003382:	4b6b      	ldr	r3, [pc, #428]	@ (8003530 <processJoinAccept+0x274>)
 8003384:	461a      	mov	r2, r3
 8003386:	486b      	ldr	r0, [pc, #428]	@ (8003534 <processJoinAccept+0x278>)
 8003388:	f001 fbb8 	bl	8004afc <os_setTimedCallback>
        return 1;
 800338c:	2301      	movs	r3, #1
 800338e:	e0c7      	b.n	8003520 <processJoinAccept+0x264>
    u1_t hdr  = LMIC.frame[0];
 8003390:	4b65      	ldr	r3, [pc, #404]	@ (8003528 <processJoinAccept+0x26c>)
 8003392:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8003396:	757b      	strb	r3, [r7, #21]
    u1_t dlen = LMIC.dataLen;
 8003398:	4b63      	ldr	r3, [pc, #396]	@ (8003528 <processJoinAccept+0x26c>)
 800339a:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 800339e:	75fb      	strb	r3, [r7, #23]
    u4_t mic  = os_rlsbf4(&LMIC.frame[dlen-4]); // safe before modified by encrypt!
 80033a0:	7dfb      	ldrb	r3, [r7, #23]
 80033a2:	3b04      	subs	r3, #4
 80033a4:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 80033a8:	4a5f      	ldr	r2, [pc, #380]	@ (8003528 <processJoinAccept+0x26c>)
 80033aa:	4413      	add	r3, r2
 80033ac:	4618      	mov	r0, r3
 80033ae:	f7fe fa1b 	bl	80017e8 <os_rlsbf4>
 80033b2:	6138      	str	r0, [r7, #16]
    if( (dlen != LEN_JA && dlen != LEN_JAEXT)
 80033b4:	7dfb      	ldrb	r3, [r7, #23]
 80033b6:	2b11      	cmp	r3, #17
 80033b8:	d002      	beq.n	80033c0 <processJoinAccept+0x104>
 80033ba:	7dfb      	ldrb	r3, [r7, #23]
 80033bc:	2b21      	cmp	r3, #33	@ 0x21
 80033be:	d104      	bne.n	80033ca <processJoinAccept+0x10e>
        || (hdr & (HDR_FTYPE|HDR_MAJOR)) != (HDR_FTYPE_JACC|HDR_MAJOR_V1) ) {
 80033c0:	7d7b      	ldrb	r3, [r7, #21]
 80033c2:	f003 03e3 	and.w	r3, r3, #227	@ 0xe3
 80033c6:	2b20      	cmp	r3, #32
 80033c8:	d00b      	beq.n	80033e2 <processJoinAccept+0x126>
      badframe:
 80033ca:	bf00      	nop
 80033cc:	e000      	b.n	80033d0 <processJoinAccept+0x114>
    }
    aes_encrypt(LMIC.frame+1, dlen-1);
    if( !aes_verifyMic0(LMIC.frame, dlen-4) ) {
        EV(specCond, ERR, (e_.reason = EV::specCond_t::JOIN_BAD_MIC,
                           e_.info   = mic));
        goto badframe;
 80033ce:	bf00      	nop
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
 80033d0:	4b55      	ldr	r3, [pc, #340]	@ (8003528 <processJoinAccept+0x26c>)
 80033d2:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 80033d6:	f003 0301 	and.w	r3, r3, #1
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d08d      	beq.n	80032fa <processJoinAccept+0x3e>
            return 0;
 80033de:	2300      	movs	r3, #0
 80033e0:	e09e      	b.n	8003520 <processJoinAccept+0x264>
    aes_encrypt(LMIC.frame+1, dlen-1);
 80033e2:	4a55      	ldr	r2, [pc, #340]	@ (8003538 <processJoinAccept+0x27c>)
 80033e4:	7dfb      	ldrb	r3, [r7, #23]
 80033e6:	3b01      	subs	r3, #1
 80033e8:	4619      	mov	r1, r3
 80033ea:	4610      	mov	r0, r2
 80033ec:	f7fe fb9e 	bl	8001b2c <aes_encrypt>
    if( !aes_verifyMic0(LMIC.frame, dlen-4) ) {
 80033f0:	7dfb      	ldrb	r3, [r7, #23]
 80033f2:	3b04      	subs	r3, #4
 80033f4:	4619      	mov	r1, r3
 80033f6:	4851      	ldr	r0, [pc, #324]	@ (800353c <processJoinAccept+0x280>)
 80033f8:	f7fe fb76 	bl	8001ae8 <aes_verifyMic0>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d0e5      	beq.n	80033ce <processJoinAccept+0x112>
    }

    u4_t addr = os_rlsbf4(LMIC.frame+OFF_JA_DEVADDR);
 8003402:	4b4f      	ldr	r3, [pc, #316]	@ (8003540 <processJoinAccept+0x284>)
 8003404:	4618      	mov	r0, r3
 8003406:	f7fe f9ef 	bl	80017e8 <os_rlsbf4>
 800340a:	60f8      	str	r0, [r7, #12]
    LMIC.devaddr = addr;
 800340c:	4a46      	ldr	r2, [pc, #280]	@ (8003528 <processJoinAccept+0x26c>)
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114
    LMIC.netid = os_rlsbf4(&LMIC.frame[OFF_JA_NETID]) & 0xFFFFFF;
 8003414:	484b      	ldr	r0, [pc, #300]	@ (8003544 <processJoinAccept+0x288>)
 8003416:	f7fe f9e7 	bl	80017e8 <os_rlsbf4>
 800341a:	4603      	mov	r3, r0
 800341c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003420:	4a41      	ldr	r2, [pc, #260]	@ (8003528 <processJoinAccept+0x26c>)
 8003422:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8

#if defined(CFG_eu868)
    initDefaultChannels(0);
 8003426:	2000      	movs	r0, #0
 8003428:	f7fe ff12 	bl	8002250 <initDefaultChannels>
#endif
    if( dlen > LEN_JA ) {
 800342c:	7dfb      	ldrb	r3, [r7, #23]
 800342e:	2b11      	cmp	r3, #17
 8003430:	d920      	bls.n	8003474 <processJoinAccept+0x1b8>
#if defined(CFG_us915)
        goto badframe;
#endif
        dlen = OFF_CFLIST;
 8003432:	230d      	movs	r3, #13
 8003434:	75fb      	strb	r3, [r7, #23]
        for( u1_t chidx=3; chidx<8; chidx++, dlen+=3 ) {
 8003436:	2303      	movs	r3, #3
 8003438:	75bb      	strb	r3, [r7, #22]
 800343a:	e018      	b.n	800346e <processJoinAccept+0x1b2>
            u4_t freq = convFreq(&LMIC.frame[dlen]);
 800343c:	7dfb      	ldrb	r3, [r7, #23]
 800343e:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003442:	4a39      	ldr	r2, [pc, #228]	@ (8003528 <processJoinAccept+0x26c>)
 8003444:	4413      	add	r3, r2
 8003446:	4618      	mov	r0, r3
 8003448:	f7ff f802 	bl	8002450 <convFreq>
 800344c:	60b8      	str	r0, [r7, #8]
            if( freq )
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d006      	beq.n	8003462 <processJoinAccept+0x1a6>
                LMIC_setupChannel(chidx, freq, 0, -1);
 8003454:	7db8      	ldrb	r0, [r7, #22]
 8003456:	f04f 33ff 	mov.w	r3, #4294967295
 800345a:	2200      	movs	r2, #0
 800345c:	68b9      	ldr	r1, [r7, #8]
 800345e:	f7fe ff7d 	bl	800235c <LMIC_setupChannel>
        for( u1_t chidx=3; chidx<8; chidx++, dlen+=3 ) {
 8003462:	7dbb      	ldrb	r3, [r7, #22]
 8003464:	3301      	adds	r3, #1
 8003466:	75bb      	strb	r3, [r7, #22]
 8003468:	7dfb      	ldrb	r3, [r7, #23]
 800346a:	3303      	adds	r3, #3
 800346c:	75fb      	strb	r3, [r7, #23]
 800346e:	7dbb      	ldrb	r3, [r7, #22]
 8003470:	2b07      	cmp	r3, #7
 8003472:	d9e3      	bls.n	800343c <processJoinAccept+0x180>
        }
    }

    // already incremented when JOIN REQ got sent off
    aes_sessKeys(LMIC.devNonce-1, &LMIC.frame[OFF_JA_ARTNONCE], LMIC.nwkKey, LMIC.artKey);
 8003474:	4b2c      	ldr	r3, [pc, #176]	@ (8003528 <processJoinAccept+0x26c>)
 8003476:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
 800347a:	3b01      	subs	r3, #1
 800347c:	b298      	uxth	r0, r3
 800347e:	4b32      	ldr	r3, [pc, #200]	@ (8003548 <processJoinAccept+0x28c>)
 8003480:	4a32      	ldr	r2, [pc, #200]	@ (800354c <processJoinAccept+0x290>)
 8003482:	492d      	ldr	r1, [pc, #180]	@ (8003538 <processJoinAccept+0x27c>)
 8003484:	f7fe fbac 	bl	8001be0 <aes_sessKeys>
                        e_.mic     = mic,
                        e_.reason  = ((LMIC.opmode & OP_REJOIN) != 0
                                      ? EV::joininfo_t::REJOIN_ACCEPT
                                      : EV::joininfo_t::ACCEPT)));
    
    ASSERT((LMIC.opmode & (OP_JOINING|OP_REJOIN))!=0);
 8003488:	4b27      	ldr	r3, [pc, #156]	@ (8003528 <processJoinAccept+0x26c>)
 800348a:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800348e:	f003 0324 	and.w	r3, r3, #36	@ 0x24
 8003492:	2b00      	cmp	r3, #0
 8003494:	d101      	bne.n	800349a <processJoinAccept+0x1de>
 8003496:	f7fe f883 	bl	80015a0 <hal_failed>
    if( (LMIC.opmode & OP_REJOIN) != 0 ) {
 800349a:	4b23      	ldr	r3, [pc, #140]	@ (8003528 <processJoinAccept+0x26c>)
 800349c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80034a0:	f003 0320 	and.w	r3, r3, #32
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d00e      	beq.n	80034c6 <processJoinAccept+0x20a>
        // Lower DR every try below current UP DR
        LMIC.datarate = lowerDR(LMIC.datarate, LMIC.rejoinCnt);
 80034a8:	4b1f      	ldr	r3, [pc, #124]	@ (8003528 <processJoinAccept+0x26c>)
 80034aa:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 80034ae:	4a1e      	ldr	r2, [pc, #120]	@ (8003528 <processJoinAccept+0x26c>)
 80034b0:	f892 20b2 	ldrb.w	r2, [r2, #178]	@ 0xb2
 80034b4:	4611      	mov	r1, r2
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7fe f968 	bl	800178c <lowerDR>
 80034bc:	4603      	mov	r3, r0
 80034be:	461a      	mov	r2, r3
 80034c0:	4b19      	ldr	r3, [pc, #100]	@ (8003528 <processJoinAccept+0x26c>)
 80034c2:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
    }
    LMIC.opmode &= ~(OP_JOINING|OP_TRACK|OP_REJOIN|OP_TXRXPEND|OP_PINGINI) | OP_NEXTCHNL;
 80034c6:	4b18      	ldr	r3, [pc, #96]	@ (8003528 <processJoinAccept+0x26c>)
 80034c8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80034cc:	f423 7329 	bic.w	r3, r3, #676	@ 0x2a4
 80034d0:	f023 0302 	bic.w	r3, r3, #2
 80034d4:	b29a      	uxth	r2, r3
 80034d6:	4b14      	ldr	r3, [pc, #80]	@ (8003528 <processJoinAccept+0x26c>)
 80034d8:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    LMIC.txCnt = 0;
 80034dc:	4b12      	ldr	r3, [pc, #72]	@ (8003528 <processJoinAccept+0x26c>)
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
    stateJustJoined();
 80034e4:	f7ff f9f2 	bl	80028cc <stateJustJoined>
    LMIC.dn2Dr = LMIC.frame[OFF_JA_DLSET] & 0x0F;
 80034e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003528 <processJoinAccept+0x26c>)
 80034ea:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 80034ee:	f003 030f 	and.w	r3, r3, #15
 80034f2:	b2da      	uxtb	r2, r3
 80034f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003528 <processJoinAccept+0x26c>)
 80034f6:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    LMIC.rxDelay = LMIC.frame[OFF_JA_RXDLY];
 80034fa:	4b0b      	ldr	r3, [pc, #44]	@ (8003528 <processJoinAccept+0x26c>)
 80034fc:	f893 2154 	ldrb.w	r2, [r3, #340]	@ 0x154
 8003500:	4b09      	ldr	r3, [pc, #36]	@ (8003528 <processJoinAccept+0x26c>)
 8003502:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    if (LMIC.rxDelay == 0) LMIC.rxDelay = 1;   
 8003506:	4b08      	ldr	r3, [pc, #32]	@ (8003528 <processJoinAccept+0x26c>)
 8003508:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 800350c:	2b00      	cmp	r3, #0
 800350e:	d103      	bne.n	8003518 <processJoinAccept+0x25c>
 8003510:	4b05      	ldr	r3, [pc, #20]	@ (8003528 <processJoinAccept+0x26c>)
 8003512:	2201      	movs	r2, #1
 8003514:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    reportEvent(EV_JOINED);
 8003518:	2006      	movs	r0, #6
 800351a:	f7ff f9b9 	bl	8002890 <reportEvent>
    return 1;
 800351e:	2301      	movs	r3, #1
}
 8003520:	4618      	mov	r0, r3
 8003522:	3718      	adds	r7, #24
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}
 8003528:	20000154 	.word	0x20000154
 800352c:	080032a5 	.word	0x080032a5
 8003530:	0800287d 	.word	0x0800287d
 8003534:	20000168 	.word	0x20000168
 8003538:	2000029d 	.word	0x2000029d
 800353c:	2000029c 	.word	0x2000029c
 8003540:	200002a3 	.word	0x200002a3
 8003544:	200002a0 	.word	0x200002a0
 8003548:	20000258 	.word	0x20000258
 800354c:	20000248 	.word	0x20000248

08003550 <processRx2Jacc>:


static void processRx2Jacc (xref2osjob_t osjob) {
 8003550:	b580      	push	{r7, lr}
 8003552:	b082      	sub	sp, #8
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen == 0 )
 8003558:	4b07      	ldr	r3, [pc, #28]	@ (8003578 <processRx2Jacc+0x28>)
 800355a:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 800355e:	2b00      	cmp	r3, #0
 8003560:	d103      	bne.n	800356a <processRx2Jacc+0x1a>
        LMIC.txrxFlags = 0;  // nothing in 1st/2nd DN slot
 8003562:	4b05      	ldr	r3, [pc, #20]	@ (8003578 <processRx2Jacc+0x28>)
 8003564:	2200      	movs	r2, #0
 8003566:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    processJoinAccept();
 800356a:	f7ff fea7 	bl	80032bc <processJoinAccept>
}
 800356e:	bf00      	nop
 8003570:	3708      	adds	r7, #8
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	20000154 	.word	0x20000154

0800357c <setupRx2Jacc>:


static void setupRx2Jacc (xref2osjob_t osjob) {
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
    LMIC.osjob.func = FUNC_ADDR(processRx2Jacc);
 8003584:	4b04      	ldr	r3, [pc, #16]	@ (8003598 <setupRx2Jacc+0x1c>)
 8003586:	4a05      	ldr	r2, [pc, #20]	@ (800359c <setupRx2Jacc+0x20>)
 8003588:	61da      	str	r2, [r3, #28]
    setupRx2();
 800358a:	f7ff fdcf 	bl	800312c <setupRx2>
}
 800358e:	bf00      	nop
 8003590:	3708      	adds	r7, #8
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	20000154 	.word	0x20000154
 800359c:	08003551 	.word	0x08003551

080035a0 <processRx1Jacc>:


static void processRx1Jacc (xref2osjob_t osjob) {
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b082      	sub	sp, #8
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen == 0 || !processJoinAccept() )
 80035a8:	4b08      	ldr	r3, [pc, #32]	@ (80035cc <processRx1Jacc+0x2c>)
 80035aa:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d004      	beq.n	80035bc <processRx1Jacc+0x1c>
 80035b2:	f7ff fe83 	bl	80032bc <processJoinAccept>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d103      	bne.n	80035c4 <processRx1Jacc+0x24>
        schedRx2(DELAY_JACC2_osticks, FUNC_ADDR(setupRx2Jacc));
 80035bc:	4904      	ldr	r1, [pc, #16]	@ (80035d0 <processRx1Jacc+0x30>)
 80035be:	4805      	ldr	r0, [pc, #20]	@ (80035d4 <processRx1Jacc+0x34>)
 80035c0:	f7ff fdd4 	bl	800316c <schedRx2>
}
 80035c4:	bf00      	nop
 80035c6:	3708      	adds	r7, #8
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}
 80035cc:	20000154 	.word	0x20000154
 80035d0:	0800357d 	.word	0x0800357d
 80035d4:	0002ee00 	.word	0x0002ee00

080035d8 <setupRx1Jacc>:


static void setupRx1Jacc (xref2osjob_t osjob) {
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
    setupRx1(FUNC_ADDR(processRx1Jacc));
 80035e0:	4803      	ldr	r0, [pc, #12]	@ (80035f0 <setupRx1Jacc+0x18>)
 80035e2:	f7ff fdeb 	bl	80031bc <setupRx1>
}
 80035e6:	bf00      	nop
 80035e8:	3708      	adds	r7, #8
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	080035a1 	.word	0x080035a1

080035f4 <jreqDone>:


static void jreqDone (xref2osjob_t osjob) {
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b082      	sub	sp, #8
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
    txDone(DELAY_JACC1_osticks, FUNC_ADDR(setupRx1Jacc));
 80035fc:	4903      	ldr	r1, [pc, #12]	@ (800360c <jreqDone+0x18>)
 80035fe:	4804      	ldr	r0, [pc, #16]	@ (8003610 <jreqDone+0x1c>)
 8003600:	f7ff fdfe 	bl	8003200 <txDone>
}
 8003604:	bf00      	nop
 8003606:	3708      	adds	r7, #8
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	080035d9 	.word	0x080035d9
 8003610:	00027100 	.word	0x00027100

08003614 <processRx2DnDataDelay>:
// ======================================== Data frames

// Fwd decl.
static bit_t processDnData(void);

static void processRx2DnDataDelay (xref2osjob_t osjob) {
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
    processDnData();
 800361c:	f000 fbc6 	bl	8003dac <processDnData>
}
 8003620:	bf00      	nop
 8003622:	3708      	adds	r7, #8
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}

08003628 <processRx2DnData>:

static void processRx2DnData (xref2osjob_t osjob) {
 8003628:	b590      	push	{r4, r7, lr}
 800362a:	b083      	sub	sp, #12
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen == 0 ) {
 8003630:	4b0f      	ldr	r3, [pc, #60]	@ (8003670 <processRx2DnData+0x48>)
 8003632:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8003636:	2b00      	cmp	r3, #0
 8003638:	d115      	bne.n	8003666 <processRx2DnData+0x3e>
        LMIC.txrxFlags = 0;  // nothing in 1st/2nd DN slot
 800363a:	4b0d      	ldr	r3, [pc, #52]	@ (8003670 <processRx2DnData+0x48>)
 800363c:	2200      	movs	r2, #0
 800363e:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
        // Delay callback processing to avoid up TX while gateway is txing our missed frame! 
        // Since DNW2 uses SF12 by default we wait 3 secs.
        os_setTimedCallback(&LMIC.osjob,
                            (os_getTime() + DNW2_SAFETY_ZONE + rndDelay(2)),
 8003642:	f001 f9f1 	bl	8004a28 <os_getTime>
 8003646:	4603      	mov	r3, r0
 8003648:	f503 34bb 	add.w	r4, r3, #95744	@ 0x17600
 800364c:	f504 7480 	add.w	r4, r4, #256	@ 0x100
 8003650:	2002      	movs	r0, #2
 8003652:	f7fe fd4f 	bl	80020f4 <rndDelay>
 8003656:	4603      	mov	r3, r0
        os_setTimedCallback(&LMIC.osjob,
 8003658:	4423      	add	r3, r4
 800365a:	4a06      	ldr	r2, [pc, #24]	@ (8003674 <processRx2DnData+0x4c>)
 800365c:	4619      	mov	r1, r3
 800365e:	4806      	ldr	r0, [pc, #24]	@ (8003678 <processRx2DnData+0x50>)
 8003660:	f001 fa4c 	bl	8004afc <os_setTimedCallback>
                            FUNC_ADDR(processRx2DnDataDelay));
        return;
 8003664:	e001      	b.n	800366a <processRx2DnData+0x42>
    }
    processDnData();
 8003666:	f000 fba1 	bl	8003dac <processDnData>
}
 800366a:	370c      	adds	r7, #12
 800366c:	46bd      	mov	sp, r7
 800366e:	bd90      	pop	{r4, r7, pc}
 8003670:	20000154 	.word	0x20000154
 8003674:	08003615 	.word	0x08003615
 8003678:	20000168 	.word	0x20000168

0800367c <setupRx2DnData>:


static void setupRx2DnData (xref2osjob_t osjob) {
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
    LMIC.osjob.func = FUNC_ADDR(processRx2DnData);
 8003684:	4b04      	ldr	r3, [pc, #16]	@ (8003698 <setupRx2DnData+0x1c>)
 8003686:	4a05      	ldr	r2, [pc, #20]	@ (800369c <setupRx2DnData+0x20>)
 8003688:	61da      	str	r2, [r3, #28]
    setupRx2();
 800368a:	f7ff fd4f 	bl	800312c <setupRx2>
}
 800368e:	bf00      	nop
 8003690:	3708      	adds	r7, #8
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	20000154 	.word	0x20000154
 800369c:	08003629 	.word	0x08003629

080036a0 <processRx1DnData>:


static void processRx1DnData (xref2osjob_t osjob) {
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen == 0 || !processDnData() )
 80036a8:	4b0d      	ldr	r3, [pc, #52]	@ (80036e0 <processRx1DnData+0x40>)
 80036aa:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d004      	beq.n	80036bc <processRx1DnData+0x1c>
 80036b2:	f000 fb7b 	bl	8003dac <processDnData>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d10c      	bne.n	80036d6 <processRx1DnData+0x36>
        schedRx2(sec2osticks(LMIC.rxDelay + (int)DELAY_EXTDNW2), FUNC_ADDR(setupRx2DnData));
 80036bc:	4b08      	ldr	r3, [pc, #32]	@ (80036e0 <processRx1DnData+0x40>)
 80036be:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 80036c2:	3301      	adds	r3, #1
 80036c4:	461a      	mov	r2, r3
 80036c6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80036ca:	fb02 f303 	mul.w	r3, r2, r3
 80036ce:	4905      	ldr	r1, [pc, #20]	@ (80036e4 <processRx1DnData+0x44>)
 80036d0:	4618      	mov	r0, r3
 80036d2:	f7ff fd4b 	bl	800316c <schedRx2>
}
 80036d6:	bf00      	nop
 80036d8:	3708      	adds	r7, #8
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	20000154 	.word	0x20000154
 80036e4:	0800367d 	.word	0x0800367d

080036e8 <setupRx1DnData>:


static void setupRx1DnData (xref2osjob_t osjob) {
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b082      	sub	sp, #8
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
    setupRx1(FUNC_ADDR(processRx1DnData));
 80036f0:	4803      	ldr	r0, [pc, #12]	@ (8003700 <setupRx1DnData+0x18>)
 80036f2:	f7ff fd63 	bl	80031bc <setupRx1>
}
 80036f6:	bf00      	nop
 80036f8:	3708      	adds	r7, #8
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	080036a1 	.word	0x080036a1

08003704 <updataDone>:


static void updataDone (xref2osjob_t osjob) {
 8003704:	b580      	push	{r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
    txDone(sec2osticks(LMIC.rxDelay), FUNC_ADDR(setupRx1DnData));
 800370c:	4b07      	ldr	r3, [pc, #28]	@ (800372c <updataDone+0x28>)
 800370e:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 8003712:	461a      	mov	r2, r3
 8003714:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003718:	fb02 f303 	mul.w	r3, r2, r3
 800371c:	4904      	ldr	r1, [pc, #16]	@ (8003730 <updataDone+0x2c>)
 800371e:	4618      	mov	r0, r3
 8003720:	f7ff fd6e 	bl	8003200 <txDone>
}
 8003724:	bf00      	nop
 8003726:	3708      	adds	r7, #8
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}
 800372c:	20000154 	.word	0x20000154
 8003730:	080036e9 	.word	0x080036e9

08003734 <buildDataFrame>:

// ======================================== 


static void buildDataFrame (void) {
 8003734:	b590      	push	{r4, r7, lr}
 8003736:	b087      	sub	sp, #28
 8003738:	af02      	add	r7, sp, #8
    bit_t txdata = ((LMIC.opmode & (OP_TXDATA|OP_POLL)) != OP_POLL);
 800373a:	4ba3      	ldr	r3, [pc, #652]	@ (80039c8 <buildDataFrame+0x294>)
 800373c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003740:	f003 0318 	and.w	r3, r3, #24
 8003744:	2b10      	cmp	r3, #16
 8003746:	bf14      	ite	ne
 8003748:	2301      	movne	r3, #1
 800374a:	2300      	moveq	r3, #0
 800374c:	b2db      	uxtb	r3, r3
 800374e:	73fb      	strb	r3, [r7, #15]
    u1_t dlen = txdata ? LMIC.pendTxLen : 0;
 8003750:	7bfb      	ldrb	r3, [r7, #15]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d003      	beq.n	800375e <buildDataFrame+0x2a>
 8003756:	4b9c      	ldr	r3, [pc, #624]	@ (80039c8 <buildDataFrame+0x294>)
 8003758:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 800375c:	e000      	b.n	8003760 <buildDataFrame+0x2c>
 800375e:	2300      	movs	r3, #0
 8003760:	71bb      	strb	r3, [r7, #6]

    // Piggyback MAC options
    // Prioritize by importance
    int  end = OFF_DAT_OPTS;
 8003762:	2308      	movs	r3, #8
 8003764:	60bb      	str	r3, [r7, #8]
    if( (LMIC.opmode & (OP_TRACK|OP_PINGABLE)) == (OP_TRACK|OP_PINGABLE) ) {
 8003766:	4b98      	ldr	r3, [pc, #608]	@ (80039c8 <buildDataFrame+0x294>)
 8003768:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800376c:	461a      	mov	r2, r3
 800376e:	f240 4302 	movw	r3, #1026	@ 0x402
 8003772:	4013      	ands	r3, r2
 8003774:	f240 4202 	movw	r2, #1026	@ 0x402
 8003778:	4293      	cmp	r3, r2
 800377a:	d11c      	bne.n	80037b6 <buildDataFrame+0x82>
        // Indicate pingability in every UP frame
        LMIC.frame[end] = MCMD_PING_IND;
 800377c:	4a92      	ldr	r2, [pc, #584]	@ (80039c8 <buildDataFrame+0x294>)
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	4413      	add	r3, r2
 8003782:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003786:	2210      	movs	r2, #16
 8003788:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.ping.dr | (LMIC.ping.intvExp<<4);
 800378a:	4b8f      	ldr	r3, [pc, #572]	@ (80039c8 <buildDataFrame+0x294>)
 800378c:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8003790:	b25a      	sxtb	r2, r3
 8003792:	4b8d      	ldr	r3, [pc, #564]	@ (80039c8 <buildDataFrame+0x294>)
 8003794:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 8003798:	011b      	lsls	r3, r3, #4
 800379a:	b25b      	sxtb	r3, r3
 800379c:	4313      	orrs	r3, r2
 800379e:	b25a      	sxtb	r2, r3
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	3301      	adds	r3, #1
 80037a4:	b2d1      	uxtb	r1, r2
 80037a6:	4a88      	ldr	r2, [pc, #544]	@ (80039c8 <buildDataFrame+0x294>)
 80037a8:	4413      	add	r3, r2
 80037aa:	460a      	mov	r2, r1
 80037ac:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 2;
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	3302      	adds	r3, #2
 80037b4:	60bb      	str	r3, [r7, #8]
    }
    if( LMIC.dutyCapAns ) {
 80037b6:	4b84      	ldr	r3, [pc, #528]	@ (80039c8 <buildDataFrame+0x294>)
 80037b8:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d00d      	beq.n	80037dc <buildDataFrame+0xa8>
        LMIC.frame[end] = MCMD_DCAP_ANS;
 80037c0:	4a81      	ldr	r2, [pc, #516]	@ (80039c8 <buildDataFrame+0x294>)
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	4413      	add	r3, r2
 80037c6:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 80037ca:	2204      	movs	r2, #4
 80037cc:	701a      	strb	r2, [r3, #0]
        end += 1;
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	3301      	adds	r3, #1
 80037d2:	60bb      	str	r3, [r7, #8]
        LMIC.dutyCapAns = 0;
 80037d4:	4b7c      	ldr	r3, [pc, #496]	@ (80039c8 <buildDataFrame+0x294>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
    }
    if( LMIC.dn2Ans ) {
 80037dc:	4b7a      	ldr	r3, [pc, #488]	@ (80039c8 <buildDataFrame+0x294>)
 80037de:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d01a      	beq.n	800381c <buildDataFrame+0xe8>
        LMIC.frame[end+0] = MCMD_DN2P_ANS;
 80037e6:	4a78      	ldr	r2, [pc, #480]	@ (80039c8 <buildDataFrame+0x294>)
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	4413      	add	r3, r2
 80037ec:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 80037f0:	2205      	movs	r2, #5
 80037f2:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.dn2Ans & ~MCMD_DN2P_ANS_RFU;
 80037f4:	4b74      	ldr	r3, [pc, #464]	@ (80039c8 <buildDataFrame+0x294>)
 80037f6:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	3301      	adds	r3, #1
 80037fe:	f002 0203 	and.w	r2, r2, #3
 8003802:	b2d1      	uxtb	r1, r2
 8003804:	4a70      	ldr	r2, [pc, #448]	@ (80039c8 <buildDataFrame+0x294>)
 8003806:	4413      	add	r3, r2
 8003808:	460a      	mov	r2, r1
 800380a:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 2;
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	3302      	adds	r3, #2
 8003812:	60bb      	str	r3, [r7, #8]
        LMIC.dn2Ans = 0;
 8003814:	4b6c      	ldr	r3, [pc, #432]	@ (80039c8 <buildDataFrame+0x294>)
 8003816:	2200      	movs	r2, #0
 8003818:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    }
    if( LMIC.devsAns ) {  // answer to device status
 800381c:	4b6a      	ldr	r3, [pc, #424]	@ (80039c8 <buildDataFrame+0x294>)
 800381e:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
 8003822:	2b00      	cmp	r3, #0
 8003824:	d021      	beq.n	800386a <buildDataFrame+0x136>
        LMIC.frame[end+0] = MCMD_DEVS_ANS;
 8003826:	4a68      	ldr	r2, [pc, #416]	@ (80039c8 <buildDataFrame+0x294>)
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	4413      	add	r3, r2
 800382c:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003830:	2206      	movs	r2, #6
 8003832:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = os_getBattLevel();
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	1c5c      	adds	r4, r3, #1
 8003838:	f7fe f869 	bl	800190e <os_getBattLevel>
 800383c:	4603      	mov	r3, r0
 800383e:	461a      	mov	r2, r3
 8003840:	4b61      	ldr	r3, [pc, #388]	@ (80039c8 <buildDataFrame+0x294>)
 8003842:	4423      	add	r3, r4
 8003844:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        LMIC.frame[end+2] = LMIC.margin;
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	3302      	adds	r3, #2
 800384c:	4a5e      	ldr	r2, [pc, #376]	@ (80039c8 <buildDataFrame+0x294>)
 800384e:	f892 1124 	ldrb.w	r1, [r2, #292]	@ 0x124
 8003852:	4a5d      	ldr	r2, [pc, #372]	@ (80039c8 <buildDataFrame+0x294>)
 8003854:	4413      	add	r3, r2
 8003856:	460a      	mov	r2, r1
 8003858:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 3;
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	3303      	adds	r3, #3
 8003860:	60bb      	str	r3, [r7, #8]
        LMIC.devsAns = 0;
 8003862:	4b59      	ldr	r3, [pc, #356]	@ (80039c8 <buildDataFrame+0x294>)
 8003864:	2200      	movs	r2, #0
 8003866:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
    }
    if( LMIC.ladrAns ) {  // answer to ADR change
 800386a:	4b57      	ldr	r3, [pc, #348]	@ (80039c8 <buildDataFrame+0x294>)
 800386c:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8003870:	2b00      	cmp	r3, #0
 8003872:	d01a      	beq.n	80038aa <buildDataFrame+0x176>
        LMIC.frame[end+0] = MCMD_LADR_ANS;
 8003874:	4a54      	ldr	r2, [pc, #336]	@ (80039c8 <buildDataFrame+0x294>)
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	4413      	add	r3, r2
 800387a:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 800387e:	2203      	movs	r2, #3
 8003880:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.ladrAns & ~MCMD_LADR_ANS_RFU;
 8003882:	4b51      	ldr	r3, [pc, #324]	@ (80039c8 <buildDataFrame+0x294>)
 8003884:	f893 2125 	ldrb.w	r2, [r3, #293]	@ 0x125
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	3301      	adds	r3, #1
 800388c:	f002 0207 	and.w	r2, r2, #7
 8003890:	b2d1      	uxtb	r1, r2
 8003892:	4a4d      	ldr	r2, [pc, #308]	@ (80039c8 <buildDataFrame+0x294>)
 8003894:	4413      	add	r3, r2
 8003896:	460a      	mov	r2, r1
 8003898:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 2;
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	3302      	adds	r3, #2
 80038a0:	60bb      	str	r3, [r7, #8]
        LMIC.ladrAns = 0;
 80038a2:	4b49      	ldr	r3, [pc, #292]	@ (80039c8 <buildDataFrame+0x294>)
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    }
    if( LMIC.bcninfoTries > 0 ) {
 80038aa:	4b47      	ldr	r3, [pc, #284]	@ (80039c8 <buildDataFrame+0x294>)
 80038ac:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d009      	beq.n	80038c8 <buildDataFrame+0x194>
        LMIC.frame[end] = MCMD_BCNI_REQ;
 80038b4:	4a44      	ldr	r2, [pc, #272]	@ (80039c8 <buildDataFrame+0x294>)
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	4413      	add	r3, r2
 80038ba:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 80038be:	2212      	movs	r2, #18
 80038c0:	701a      	strb	r2, [r3, #0]
        end += 1;
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	3301      	adds	r3, #1
 80038c6:	60bb      	str	r3, [r7, #8]
    }
    if( LMIC.adrChanged ) {
 80038c8:	4b3f      	ldr	r3, [pc, #252]	@ (80039c8 <buildDataFrame+0x294>)
 80038ca:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d00c      	beq.n	80038ec <buildDataFrame+0x1b8>
        if( LMIC.adrAckReq < 0 )
 80038d2:	4b3d      	ldr	r3, [pc, #244]	@ (80039c8 <buildDataFrame+0x294>)
 80038d4:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 80038d8:	2b00      	cmp	r3, #0
 80038da:	da03      	bge.n	80038e4 <buildDataFrame+0x1b0>
            LMIC.adrAckReq = 0;
 80038dc:	4b3a      	ldr	r3, [pc, #232]	@ (80039c8 <buildDataFrame+0x294>)
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
        LMIC.adrChanged = 0;
 80038e4:	4b38      	ldr	r3, [pc, #224]	@ (80039c8 <buildDataFrame+0x294>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    }
    if( LMIC.pingSetAns != 0 ) {
 80038ec:	4b36      	ldr	r3, [pc, #216]	@ (80039c8 <buildDataFrame+0x294>)
 80038ee:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d01a      	beq.n	800392c <buildDataFrame+0x1f8>
        LMIC.frame[end+0] = MCMD_PING_ANS;
 80038f6:	4a34      	ldr	r2, [pc, #208]	@ (80039c8 <buildDataFrame+0x294>)
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	4413      	add	r3, r2
 80038fc:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003900:	2211      	movs	r2, #17
 8003902:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.pingSetAns & ~MCMD_PING_ANS_RFU;
 8003904:	4b30      	ldr	r3, [pc, #192]	@ (80039c8 <buildDataFrame+0x294>)
 8003906:	f893 2133 	ldrb.w	r2, [r3, #307]	@ 0x133
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	3301      	adds	r3, #1
 800390e:	f002 0201 	and.w	r2, r2, #1
 8003912:	b2d1      	uxtb	r1, r2
 8003914:	4a2c      	ldr	r2, [pc, #176]	@ (80039c8 <buildDataFrame+0x294>)
 8003916:	4413      	add	r3, r2
 8003918:	460a      	mov	r2, r1
 800391a:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 2;
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	3302      	adds	r3, #2
 8003922:	60bb      	str	r3, [r7, #8]
        LMIC.pingSetAns = 0;
 8003924:	4b28      	ldr	r3, [pc, #160]	@ (80039c8 <buildDataFrame+0x294>)
 8003926:	2200      	movs	r2, #0
 8003928:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
    }
    if( LMIC.snchAns ) {
 800392c:	4b26      	ldr	r3, [pc, #152]	@ (80039c8 <buildDataFrame+0x294>)
 800392e:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8003932:	2b00      	cmp	r3, #0
 8003934:	d01a      	beq.n	800396c <buildDataFrame+0x238>
        LMIC.frame[end+0] = MCMD_SNCH_ANS;
 8003936:	4a24      	ldr	r2, [pc, #144]	@ (80039c8 <buildDataFrame+0x294>)
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	4413      	add	r3, r2
 800393c:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003940:	2207      	movs	r2, #7
 8003942:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.snchAns & ~MCMD_SNCH_ANS_RFU;
 8003944:	4b20      	ldr	r3, [pc, #128]	@ (80039c8 <buildDataFrame+0x294>)
 8003946:	f893 212a 	ldrb.w	r2, [r3, #298]	@ 0x12a
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	3301      	adds	r3, #1
 800394e:	f002 0203 	and.w	r2, r2, #3
 8003952:	b2d1      	uxtb	r1, r2
 8003954:	4a1c      	ldr	r2, [pc, #112]	@ (80039c8 <buildDataFrame+0x294>)
 8003956:	4413      	add	r3, r2
 8003958:	460a      	mov	r2, r1
 800395a:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 2;
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	3302      	adds	r3, #2
 8003962:	60bb      	str	r3, [r7, #8]
        LMIC.snchAns = 0;
 8003964:	4b18      	ldr	r3, [pc, #96]	@ (80039c8 <buildDataFrame+0x294>)
 8003966:	2200      	movs	r2, #0
 8003968:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
    }
    ASSERT(end <= OFF_DAT_OPTS+16);
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	2b18      	cmp	r3, #24
 8003970:	dd01      	ble.n	8003976 <buildDataFrame+0x242>
 8003972:	f7fd fe15 	bl	80015a0 <hal_failed>

    u1_t flen = end + (txdata ? 5+dlen : 4);
 8003976:	7bfb      	ldrb	r3, [r7, #15]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d003      	beq.n	8003984 <buildDataFrame+0x250>
 800397c:	79bb      	ldrb	r3, [r7, #6]
 800397e:	3305      	adds	r3, #5
 8003980:	b2db      	uxtb	r3, r3
 8003982:	e000      	b.n	8003986 <buildDataFrame+0x252>
 8003984:	2304      	movs	r3, #4
 8003986:	68ba      	ldr	r2, [r7, #8]
 8003988:	b2d2      	uxtb	r2, r2
 800398a:	4413      	add	r3, r2
 800398c:	71fb      	strb	r3, [r7, #7]
    if( flen > MAX_LEN_FRAME ) {
 800398e:	79fb      	ldrb	r3, [r7, #7]
 8003990:	2b40      	cmp	r3, #64	@ 0x40
 8003992:	d905      	bls.n	80039a0 <buildDataFrame+0x26c>
        // Options and payload too big - delay payload
        txdata = 0;
 8003994:	2300      	movs	r3, #0
 8003996:	73fb      	strb	r3, [r7, #15]
        flen = end+4;
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	b2db      	uxtb	r3, r3
 800399c:	3304      	adds	r3, #4
 800399e:	71fb      	strb	r3, [r7, #7]
    }
    LMIC.frame[OFF_DAT_HDR] = HDR_FTYPE_DAUP | HDR_MAJOR_V1;
 80039a0:	4b09      	ldr	r3, [pc, #36]	@ (80039c8 <buildDataFrame+0x294>)
 80039a2:	2240      	movs	r2, #64	@ 0x40
 80039a4:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
    LMIC.frame[OFF_DAT_FCT] = (LMIC.dnConf | LMIC.adrEnabled
 80039a8:	4b07      	ldr	r3, [pc, #28]	@ (80039c8 <buildDataFrame+0x294>)
 80039aa:	f893 2120 	ldrb.w	r2, [r3, #288]	@ 0x120
 80039ae:	4b06      	ldr	r3, [pc, #24]	@ (80039c8 <buildDataFrame+0x294>)
 80039b0:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
                              | (LMIC.adrAckReq >= 0 ? FCT_ADRARQ : 0)
 80039b4:	4313      	orrs	r3, r2
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	b25b      	sxtb	r3, r3
 80039ba:	4a03      	ldr	r2, [pc, #12]	@ (80039c8 <buildDataFrame+0x294>)
 80039bc:	f992 2121 	ldrsb.w	r2, [r2, #289]	@ 0x121
 80039c0:	2a00      	cmp	r2, #0
 80039c2:	db03      	blt.n	80039cc <buildDataFrame+0x298>
 80039c4:	2240      	movs	r2, #64	@ 0x40
 80039c6:	e002      	b.n	80039ce <buildDataFrame+0x29a>
 80039c8:	20000154 	.word	0x20000154
 80039cc:	2200      	movs	r2, #0
 80039ce:	4313      	orrs	r3, r2
 80039d0:	b25a      	sxtb	r2, r3
                              | (end-OFF_DAT_OPTS));
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	3b08      	subs	r3, #8
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	b25b      	sxtb	r3, r3
 80039dc:	4313      	orrs	r3, r2
 80039de:	b25b      	sxtb	r3, r3
 80039e0:	b2da      	uxtb	r2, r3
    LMIC.frame[OFF_DAT_FCT] = (LMIC.dnConf | LMIC.adrEnabled
 80039e2:	4b40      	ldr	r3, [pc, #256]	@ (8003ae4 <buildDataFrame+0x3b0>)
 80039e4:	f883 214d 	strb.w	r2, [r3, #333]	@ 0x14d
    os_wlsbf4(LMIC.frame+OFF_DAT_ADDR,  LMIC.devaddr);
 80039e8:	4a3f      	ldr	r2, [pc, #252]	@ (8003ae8 <buildDataFrame+0x3b4>)
 80039ea:	4b3e      	ldr	r3, [pc, #248]	@ (8003ae4 <buildDataFrame+0x3b0>)
 80039ec:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80039f0:	4619      	mov	r1, r3
 80039f2:	4610      	mov	r0, r2
 80039f4:	f7fd ff49 	bl	800188a <os_wlsbf4>

    if( LMIC.txCnt == 0 ) {
 80039f8:	4b3a      	ldr	r3, [pc, #232]	@ (8003ae4 <buildDataFrame+0x3b0>)
 80039fa:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d106      	bne.n	8003a10 <buildDataFrame+0x2dc>
        LMIC.seqnoUp += 1;
 8003a02:	4b38      	ldr	r3, [pc, #224]	@ (8003ae4 <buildDataFrame+0x3b0>)
 8003a04:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8003a08:	3301      	adds	r3, #1
 8003a0a:	4a36      	ldr	r2, [pc, #216]	@ (8003ae4 <buildDataFrame+0x3b0>)
 8003a0c:	f8c2 311c 	str.w	r3, [r2, #284]	@ 0x11c
                           e_.info   = LMIC.seqnoUp-1,
                           e_.info2  = ((LMIC.txCnt+1) |
                                        (DRADJUST[LMIC.txCnt+1] << 8) |
                                        ((LMIC.datarate|DR_PAGE)<<16))));
    }
    os_wlsbf2(LMIC.frame+OFF_DAT_SEQNO, LMIC.seqnoUp-1);
 8003a10:	4a36      	ldr	r2, [pc, #216]	@ (8003aec <buildDataFrame+0x3b8>)
 8003a12:	4b34      	ldr	r3, [pc, #208]	@ (8003ae4 <buildDataFrame+0x3b0>)
 8003a14:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	3b01      	subs	r3, #1
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	4619      	mov	r1, r3
 8003a20:	4610      	mov	r0, r2
 8003a22:	f7fd ff1b 	bl	800185c <os_wlsbf2>

    // Clear pending DN confirmation
    LMIC.dnConf = 0;
 8003a26:	4b2f      	ldr	r3, [pc, #188]	@ (8003ae4 <buildDataFrame+0x3b0>)
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120

    if( txdata ) {
 8003a2e:	7bfb      	ldrb	r3, [r7, #15]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d03e      	beq.n	8003ab2 <buildDataFrame+0x37e>
        if( LMIC.pendTxConf ) {
 8003a34:	4b2b      	ldr	r3, [pc, #172]	@ (8003ae4 <buildDataFrame+0x3b0>)
 8003a36:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d00c      	beq.n	8003a58 <buildDataFrame+0x324>
            // Confirmed only makes sense if we have a payload (or at least a port)
            LMIC.frame[OFF_DAT_HDR] = HDR_FTYPE_DCUP | HDR_MAJOR_V1;
 8003a3e:	4b29      	ldr	r3, [pc, #164]	@ (8003ae4 <buildDataFrame+0x3b0>)
 8003a40:	2280      	movs	r2, #128	@ 0x80
 8003a42:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
            if( LMIC.txCnt == 0 ) LMIC.txCnt = 1;
 8003a46:	4b27      	ldr	r3, [pc, #156]	@ (8003ae4 <buildDataFrame+0x3b0>)
 8003a48:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d103      	bne.n	8003a58 <buildDataFrame+0x324>
 8003a50:	4b24      	ldr	r3, [pc, #144]	@ (8003ae4 <buildDataFrame+0x3b0>)
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
        }
        LMIC.frame[end] = LMIC.pendTxPort;
 8003a58:	4b22      	ldr	r3, [pc, #136]	@ (8003ae4 <buildDataFrame+0x3b0>)
 8003a5a:	f893 10ba 	ldrb.w	r1, [r3, #186]	@ 0xba
 8003a5e:	4a21      	ldr	r2, [pc, #132]	@ (8003ae4 <buildDataFrame+0x3b0>)
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	4413      	add	r3, r2
 8003a64:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003a68:	460a      	mov	r2, r1
 8003a6a:	701a      	strb	r2, [r3, #0]
        os_copyMem(LMIC.frame+end+1, LMIC.pendTxData, dlen);
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	3301      	adds	r3, #1
 8003a70:	4a1f      	ldr	r2, [pc, #124]	@ (8003af0 <buildDataFrame+0x3bc>)
 8003a72:	4413      	add	r3, r2
 8003a74:	79ba      	ldrb	r2, [r7, #6]
 8003a76:	491f      	ldr	r1, [pc, #124]	@ (8003af4 <buildDataFrame+0x3c0>)
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f006 f859 	bl	8009b30 <memcpy>
        aes_cipher(LMIC.pendTxPort==0 ? LMIC.nwkKey : LMIC.artKey,
 8003a7e:	4b19      	ldr	r3, [pc, #100]	@ (8003ae4 <buildDataFrame+0x3b0>)
 8003a80:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d101      	bne.n	8003a8c <buildDataFrame+0x358>
 8003a88:	481b      	ldr	r0, [pc, #108]	@ (8003af8 <buildDataFrame+0x3c4>)
 8003a8a:	e000      	b.n	8003a8e <buildDataFrame+0x35a>
 8003a8c:	481b      	ldr	r0, [pc, #108]	@ (8003afc <buildDataFrame+0x3c8>)
 8003a8e:	4b15      	ldr	r3, [pc, #84]	@ (8003ae4 <buildDataFrame+0x3b0>)
 8003a90:	f8d3 1114 	ldr.w	r1, [r3, #276]	@ 0x114
                   LMIC.devaddr, LMIC.seqnoUp-1,
 8003a94:	4b13      	ldr	r3, [pc, #76]	@ (8003ae4 <buildDataFrame+0x3b0>)
 8003a96:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
        aes_cipher(LMIC.pendTxPort==0 ? LMIC.nwkKey : LMIC.artKey,
 8003a9a:	1e5c      	subs	r4, r3, #1
                   /*up*/0, LMIC.frame+end+1, dlen);
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	3301      	adds	r3, #1
        aes_cipher(LMIC.pendTxPort==0 ? LMIC.nwkKey : LMIC.artKey,
 8003aa0:	4a13      	ldr	r2, [pc, #76]	@ (8003af0 <buildDataFrame+0x3bc>)
 8003aa2:	4413      	add	r3, r2
 8003aa4:	79ba      	ldrb	r2, [r7, #6]
 8003aa6:	9201      	str	r2, [sp, #4]
 8003aa8:	9300      	str	r3, [sp, #0]
 8003aaa:	2300      	movs	r3, #0
 8003aac:	4622      	mov	r2, r4
 8003aae:	f7fe f853 	bl	8001b58 <aes_cipher>
    }
    aes_appendMic(LMIC.nwkKey, LMIC.devaddr, LMIC.seqnoUp-1, /*up*/0, LMIC.frame, flen-4);
 8003ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8003ae4 <buildDataFrame+0x3b0>)
 8003ab4:	f8d3 1114 	ldr.w	r1, [r3, #276]	@ 0x114
 8003ab8:	4b0a      	ldr	r3, [pc, #40]	@ (8003ae4 <buildDataFrame+0x3b0>)
 8003aba:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8003abe:	1e5a      	subs	r2, r3, #1
 8003ac0:	79fb      	ldrb	r3, [r7, #7]
 8003ac2:	3b04      	subs	r3, #4
 8003ac4:	9301      	str	r3, [sp, #4]
 8003ac6:	4b0a      	ldr	r3, [pc, #40]	@ (8003af0 <buildDataFrame+0x3bc>)
 8003ac8:	9300      	str	r3, [sp, #0]
 8003aca:	2300      	movs	r3, #0
 8003acc:	480a      	ldr	r0, [pc, #40]	@ (8003af8 <buildDataFrame+0x3c4>)
 8003ace:	f7fd ffc5 	bl	8001a5c <aes_appendMic>
                       e_.fct     = LMIC.frame[LORA::OFF_DAT_FCT],
                       e_.port    = LMIC.pendTxPort,
                       e_.plen    = txdata ? dlen : 0,
                       e_.opts.length = end-LORA::OFF_DAT_OPTS,
                       memcpy(&e_.opts[0], LMIC.frame+LORA::OFF_DAT_OPTS, end-LORA::OFF_DAT_OPTS)));
    LMIC.dataLen = flen;
 8003ad2:	4a04      	ldr	r2, [pc, #16]	@ (8003ae4 <buildDataFrame+0x3b0>)
 8003ad4:	79fb      	ldrb	r3, [r7, #7]
 8003ad6:	f882 3147 	strb.w	r3, [r2, #327]	@ 0x147
}
 8003ada:	bf00      	nop
 8003adc:	3714      	adds	r7, #20
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd90      	pop	{r4, r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	20000154 	.word	0x20000154
 8003ae8:	2000029d 	.word	0x2000029d
 8003aec:	200002a2 	.word	0x200002a2
 8003af0:	2000029c 	.word	0x2000029c
 8003af4:	20000211 	.word	0x20000211
 8003af8:	20000248 	.word	0x20000248
 8003afc:	20000258 	.word	0x20000258

08003b00 <onBcnRx>:


// Callback from HAL during scan mode or when job timer expires.
static void onBcnRx (xref2osjob_t job) {
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b082      	sub	sp, #8
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
    // If we arrive via job timer make sure to put radio to rest.
    os_radio(RADIO_RST);
 8003b08:	2000      	movs	r0, #0
 8003b0a:	f001 fdb3 	bl	8005674 <os_radio>
    os_clearCallback(&LMIC.osjob);
 8003b0e:	4823      	ldr	r0, [pc, #140]	@ (8003b9c <onBcnRx+0x9c>)
 8003b10:	f000 ffb0 	bl	8004a74 <os_clearCallback>
    if( LMIC.dataLen == 0 ) {
 8003b14:	4b22      	ldr	r3, [pc, #136]	@ (8003ba0 <onBcnRx+0xa0>)
 8003b16:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d10c      	bne.n	8003b38 <onBcnRx+0x38>
        // Nothing received - timeout
        LMIC.opmode &= ~(OP_SCAN | OP_TRACK);
 8003b1e:	4b20      	ldr	r3, [pc, #128]	@ (8003ba0 <onBcnRx+0xa0>)
 8003b20:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003b24:	f023 0303 	bic.w	r3, r3, #3
 8003b28:	b29a      	uxth	r2, r3
 8003b2a:	4b1d      	ldr	r3, [pc, #116]	@ (8003ba0 <onBcnRx+0xa0>)
 8003b2c:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        reportEvent(EV_SCAN_TIMEOUT);
 8003b30:	2001      	movs	r0, #1
 8003b32:	f7fe fead 	bl	8002890 <reportEvent>
        return;
 8003b36:	e02d      	b.n	8003b94 <onBcnRx+0x94>
    }
    if( decodeBeacon() <= 0 ) {
 8003b38:	f7fe ff2e 	bl	8002998 <decodeBeacon>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	dc0f      	bgt.n	8003b62 <onBcnRx+0x62>
        // Something is wrong with the beacon - continue scan
        LMIC.dataLen = 0;
 8003b42:	4b17      	ldr	r3, [pc, #92]	@ (8003ba0 <onBcnRx+0xa0>)
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
        os_radio(RADIO_RXON);
 8003b4a:	2003      	movs	r0, #3
 8003b4c:	f001 fd92 	bl	8005674 <os_radio>
        os_setTimedCallback(&LMIC.osjob, LMIC.bcninfo.txtime, FUNC_ADDR(onBcnRx));
 8003b50:	4b13      	ldr	r3, [pc, #76]	@ (8003ba0 <onBcnRx+0xa0>)
 8003b52:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8003b56:	4a13      	ldr	r2, [pc, #76]	@ (8003ba4 <onBcnRx+0xa4>)
 8003b58:	4619      	mov	r1, r3
 8003b5a:	4810      	ldr	r0, [pc, #64]	@ (8003b9c <onBcnRx+0x9c>)
 8003b5c:	f000 ffce 	bl	8004afc <os_setTimedCallback>
        return;
 8003b60:	e018      	b.n	8003b94 <onBcnRx+0x94>
    }
    // Found our 1st beacon
    // We don't have a previous beacon to calc some drift - assume
    // an max error of 13ms = 128sec*100ppm which is roughly +/-100ppm
    calcBcnRxWindowFromMillis(13,1);
 8003b62:	2101      	movs	r1, #1
 8003b64:	200d      	movs	r0, #13
 8003b66:	f7fe f983 	bl	8001e70 <calcBcnRxWindowFromMillis>
    LMIC.opmode &= ~OP_SCAN;          // turn SCAN off
 8003b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ba0 <onBcnRx+0xa0>)
 8003b6c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003b70:	f023 0301 	bic.w	r3, r3, #1
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	4b0a      	ldr	r3, [pc, #40]	@ (8003ba0 <onBcnRx+0xa0>)
 8003b78:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    LMIC.opmode |=  OP_TRACK;         // auto enable tracking
 8003b7c:	4b08      	ldr	r3, [pc, #32]	@ (8003ba0 <onBcnRx+0xa0>)
 8003b7e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003b82:	f043 0302 	orr.w	r3, r3, #2
 8003b86:	b29a      	uxth	r2, r3
 8003b88:	4b05      	ldr	r3, [pc, #20]	@ (8003ba0 <onBcnRx+0xa0>)
 8003b8a:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    reportEvent(EV_BEACON_FOUND);    // can be disabled in callback
 8003b8e:	2002      	movs	r0, #2
 8003b90:	f7fe fe7e 	bl	8002890 <reportEvent>
}
 8003b94:	3708      	adds	r7, #8
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	20000168 	.word	0x20000168
 8003ba0:	20000154 	.word	0x20000154
 8003ba4:	08003b01 	.word	0x08003b01

08003ba8 <startScan>:
// Enable receiver to listen to incoming beacons
// netid defines when scan stops (any or specific beacon)
// This mode ends with events: EV_SCAN_TIMEOUT/EV_SCAN_BEACON
// Implicitely cancels any pending TX/RX transaction.
// Also cancels an onpoing joining procedure.
static void startScan (void) {
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	af00      	add	r7, sp, #0
    ASSERT(LMIC.devaddr!=0 && (LMIC.opmode & OP_JOINING)==0);
 8003bac:	4b27      	ldr	r3, [pc, #156]	@ (8003c4c <startScan+0xa4>)
 8003bae:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d006      	beq.n	8003bc4 <startScan+0x1c>
 8003bb6:	4b25      	ldr	r3, [pc, #148]	@ (8003c4c <startScan+0xa4>)
 8003bb8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003bbc:	f003 0304 	and.w	r3, r3, #4
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d001      	beq.n	8003bc8 <startScan+0x20>
 8003bc4:	f7fd fcec 	bl	80015a0 <hal_failed>
    if( (LMIC.opmode & OP_SHUTDOWN) != 0 )
 8003bc8:	4b20      	ldr	r3, [pc, #128]	@ (8003c4c <startScan+0xa4>)
 8003bca:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003bce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d137      	bne.n	8003c46 <startScan+0x9e>
        return;
    // Cancel onging TX/RX transaction
    LMIC.txCnt = LMIC.dnConf = LMIC.bcninfo.flags = 0;
 8003bd6:	4b1d      	ldr	r3, [pc, #116]	@ (8003c4c <startScan+0xa4>)
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
 8003bde:	4b1b      	ldr	r3, [pc, #108]	@ (8003c4c <startScan+0xa4>)
 8003be0:	f893 2196 	ldrb.w	r2, [r3, #406]	@ 0x196
 8003be4:	4b19      	ldr	r3, [pc, #100]	@ (8003c4c <startScan+0xa4>)
 8003be6:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
 8003bea:	4b18      	ldr	r3, [pc, #96]	@ (8003c4c <startScan+0xa4>)
 8003bec:	f893 2120 	ldrb.w	r2, [r3, #288]	@ 0x120
 8003bf0:	4b16      	ldr	r3, [pc, #88]	@ (8003c4c <startScan+0xa4>)
 8003bf2:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
    LMIC.opmode = (LMIC.opmode | OP_SCAN) & ~(OP_TXRXPEND);
 8003bf6:	4b15      	ldr	r3, [pc, #84]	@ (8003c4c <startScan+0xa4>)
 8003bf8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003bfc:	f043 0301 	orr.w	r3, r3, #1
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c06:	b29a      	uxth	r2, r3
 8003c08:	4b10      	ldr	r3, [pc, #64]	@ (8003c4c <startScan+0xa4>)
 8003c0a:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    setBcnRxParams();
 8003c0e:	f7fe fd71 	bl	80026f4 <setBcnRxParams>
    LMIC.rxtime = LMIC.bcninfo.txtime = os_getTime() + sec2osticks(BCN_INTV_sec+1);
 8003c12:	f000 ff09 	bl	8004a28 <os_getTime>
 8003c16:	4603      	mov	r3, r0
 8003c18:	f503 137b 	add.w	r3, r3, #4112384	@ 0x3ec000
 8003c1c:	f503 5374 	add.w	r3, r3, #15616	@ 0x3d00
 8003c20:	4a0a      	ldr	r2, [pc, #40]	@ (8003c4c <startScan+0xa4>)
 8003c22:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
 8003c26:	4b09      	ldr	r3, [pc, #36]	@ (8003c4c <startScan+0xa4>)
 8003c28:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8003c2c:	4a07      	ldr	r2, [pc, #28]	@ (8003c4c <startScan+0xa4>)
 8003c2e:	6053      	str	r3, [r2, #4]
    os_setTimedCallback(&LMIC.osjob, LMIC.rxtime, FUNC_ADDR(onBcnRx));
 8003c30:	4b06      	ldr	r3, [pc, #24]	@ (8003c4c <startScan+0xa4>)
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	4a06      	ldr	r2, [pc, #24]	@ (8003c50 <startScan+0xa8>)
 8003c36:	4619      	mov	r1, r3
 8003c38:	4806      	ldr	r0, [pc, #24]	@ (8003c54 <startScan+0xac>)
 8003c3a:	f000 ff5f 	bl	8004afc <os_setTimedCallback>
    os_radio(RADIO_RXON);
 8003c3e:	2003      	movs	r0, #3
 8003c40:	f001 fd18 	bl	8005674 <os_radio>
 8003c44:	e000      	b.n	8003c48 <startScan+0xa0>
        return;
 8003c46:	bf00      	nop
}
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	20000154 	.word	0x20000154
 8003c50:	08003b01 	.word	0x08003b01
 8003c54:	20000168 	.word	0x20000168

08003c58 <buildJoinRequest>:
//
// Join stuff
//
// ================================================================================

static void buildJoinRequest (u1_t ftype) {
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	4603      	mov	r3, r0
 8003c60:	71fb      	strb	r3, [r7, #7]
    // Do not use pendTxData since we might have a pending
    // user level frame in there. Use RX holding area instead.
    xref2u1_t d = LMIC.frame;
 8003c62:	4b16      	ldr	r3, [pc, #88]	@ (8003cbc <buildJoinRequest+0x64>)
 8003c64:	60fb      	str	r3, [r7, #12]
    d[OFF_JR_HDR] = ftype;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	79fa      	ldrb	r2, [r7, #7]
 8003c6a:	701a      	strb	r2, [r3, #0]
    os_getArtEui(d + OFF_JR_ARTEUI);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	3301      	adds	r3, #1
 8003c70:	4618      	mov	r0, r3
 8003c72:	f000 fd33 	bl	80046dc <os_getArtEui>
    os_getDevEui(d + OFF_JR_DEVEUI);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	3309      	adds	r3, #9
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f000 fd42 	bl	8004704 <os_getDevEui>
    os_wlsbf2(d + OFF_JR_DEVNONCE, LMIC.devNonce);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	3311      	adds	r3, #17
 8003c84:	4a0e      	ldr	r2, [pc, #56]	@ (8003cc0 <buildJoinRequest+0x68>)
 8003c86:	f8b2 20f2 	ldrh.w	r2, [r2, #242]	@ 0xf2
 8003c8a:	4611      	mov	r1, r2
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f7fd fde5 	bl	800185c <os_wlsbf2>
    aes_appendMic0(d, OFF_JR_MIC);
 8003c92:	2113      	movs	r1, #19
 8003c94:	68f8      	ldr	r0, [r7, #12]
 8003c96:	f7fd ff09 	bl	8001aac <aes_appendMic0>
                      e_.oldaddr = LMIC.devaddr,
                      e_.mic     = Base::lsbf4(&d[LORA::OFF_JR_MIC]),
                      e_.reason  = ((LMIC.opmode & OP_REJOIN) != 0
                                    ? EV::joininfo_t::REJOIN_REQUEST
                                    : EV::joininfo_t::REQUEST)));
    LMIC.dataLen = LEN_JR;
 8003c9a:	4b09      	ldr	r3, [pc, #36]	@ (8003cc0 <buildJoinRequest+0x68>)
 8003c9c:	2217      	movs	r2, #23
 8003c9e:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    LMIC.devNonce++;
 8003ca2:	4b07      	ldr	r3, [pc, #28]	@ (8003cc0 <buildJoinRequest+0x68>)
 8003ca4:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
 8003ca8:	3301      	adds	r3, #1
 8003caa:	b29a      	uxth	r2, r3
 8003cac:	4b04      	ldr	r3, [pc, #16]	@ (8003cc0 <buildJoinRequest+0x68>)
 8003cae:	f8a3 20f2 	strh.w	r2, [r3, #242]	@ 0xf2
    DO_DEVDB(LMIC.devNonce,devNonce);
}
 8003cb2:	bf00      	nop
 8003cb4:	3710      	adds	r7, #16
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}
 8003cba:	bf00      	nop
 8003cbc:	2000029c 	.word	0x2000029c
 8003cc0:	20000154 	.word	0x20000154

08003cc4 <startJoining>:

static void startJoining (xref2osjob_t osjob) {
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b082      	sub	sp, #8
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
    reportEvent(EV_JOINING);
 8003ccc:	2005      	movs	r0, #5
 8003cce:	f7fe fddf 	bl	8002890 <reportEvent>
}
 8003cd2:	bf00      	nop
 8003cd4:	3708      	adds	r7, #8
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
	...

08003cdc <LMIC_startJoining>:

// Start join procedure if not already joined.
bit_t LMIC_startJoining (void) {
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	af00      	add	r7, sp, #0
    if( LMIC.devaddr == 0 ) {
 8003ce0:	4b20      	ldr	r3, [pc, #128]	@ (8003d64 <LMIC_startJoining+0x88>)
 8003ce2:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d138      	bne.n	8003d5c <LMIC_startJoining+0x80>
        // There should be no TX/RX going on
        ASSERT((LMIC.opmode & (OP_POLL|OP_TXRXPEND)) == 0);
 8003cea:	4b1e      	ldr	r3, [pc, #120]	@ (8003d64 <LMIC_startJoining+0x88>)
 8003cec:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003cf0:	f003 0390 	and.w	r3, r3, #144	@ 0x90
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d001      	beq.n	8003cfc <LMIC_startJoining+0x20>
 8003cf8:	f7fd fc52 	bl	80015a0 <hal_failed>
        // Lift any previous duty limitation
        LMIC.globalDutyRate = 0;
 8003cfc:	4b19      	ldr	r3, [pc, #100]	@ (8003d64 <LMIC_startJoining+0x88>)
 8003cfe:	2200      	movs	r2, #0
 8003d00:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3
        // Cancel scanning
        LMIC.opmode &= ~(OP_SCAN|OP_REJOIN|OP_LINKDEAD|OP_NEXTCHNL);
 8003d04:	4b17      	ldr	r3, [pc, #92]	@ (8003d64 <LMIC_startJoining+0x88>)
 8003d06:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003d0a:	f423 53c1 	bic.w	r3, r3, #6176	@ 0x1820
 8003d0e:	f023 0301 	bic.w	r3, r3, #1
 8003d12:	b29a      	uxth	r2, r3
 8003d14:	4b13      	ldr	r3, [pc, #76]	@ (8003d64 <LMIC_startJoining+0x88>)
 8003d16:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        // Setup state
        LMIC.rejoinCnt = LMIC.txCnt = LMIC.pendTxConf = 0;
 8003d1a:	4b12      	ldr	r3, [pc, #72]	@ (8003d64 <LMIC_startJoining+0x88>)
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
 8003d22:	4b10      	ldr	r3, [pc, #64]	@ (8003d64 <LMIC_startJoining+0x88>)
 8003d24:	f893 20bb 	ldrb.w	r2, [r3, #187]	@ 0xbb
 8003d28:	4b0e      	ldr	r3, [pc, #56]	@ (8003d64 <LMIC_startJoining+0x88>)
 8003d2a:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
 8003d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d64 <LMIC_startJoining+0x88>)
 8003d30:	f893 2144 	ldrb.w	r2, [r3, #324]	@ 0x144
 8003d34:	4b0b      	ldr	r3, [pc, #44]	@ (8003d64 <LMIC_startJoining+0x88>)
 8003d36:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
        initJoinLoop();
 8003d3a:	f7fe fd01 	bl	8002740 <initJoinLoop>
        LMIC.opmode |= OP_JOINING;
 8003d3e:	4b09      	ldr	r3, [pc, #36]	@ (8003d64 <LMIC_startJoining+0x88>)
 8003d40:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003d44:	f043 0304 	orr.w	r3, r3, #4
 8003d48:	b29a      	uxth	r2, r3
 8003d4a:	4b06      	ldr	r3, [pc, #24]	@ (8003d64 <LMIC_startJoining+0x88>)
 8003d4c:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        // reportEvent will call engineUpdate which then starts sending JOIN REQUESTS
        os_setCallback(&LMIC.osjob, FUNC_ADDR(startJoining));
 8003d50:	4905      	ldr	r1, [pc, #20]	@ (8003d68 <LMIC_startJoining+0x8c>)
 8003d52:	4806      	ldr	r0, [pc, #24]	@ (8003d6c <LMIC_startJoining+0x90>)
 8003d54:	f000 feac 	bl	8004ab0 <os_setCallback>
        return 1;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e000      	b.n	8003d5e <LMIC_startJoining+0x82>
    }
    return 0; // already joined
 8003d5c:	2300      	movs	r3, #0
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	20000154 	.word	0x20000154
 8003d68:	08003cc5 	.word	0x08003cc5
 8003d6c:	20000168 	.word	0x20000168

08003d70 <processPingRx>:
//
//
//
// ================================================================================

static void processPingRx (xref2osjob_t osjob) {
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b082      	sub	sp, #8
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen != 0 ) {
 8003d78:	4b0b      	ldr	r3, [pc, #44]	@ (8003da8 <processPingRx+0x38>)
 8003d7a:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d00c      	beq.n	8003d9c <processPingRx+0x2c>
        LMIC.txrxFlags = TXRX_PING;
 8003d82:	4b09      	ldr	r3, [pc, #36]	@ (8003da8 <processPingRx+0x38>)
 8003d84:	2204      	movs	r2, #4
 8003d86:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
        if( decodeFrame() ) {
 8003d8a:	f7fe fe99 	bl	8002ac0 <decodeFrame>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d003      	beq.n	8003d9c <processPingRx+0x2c>
            reportEvent(EV_RXCOMPLETE);
 8003d94:	200d      	movs	r0, #13
 8003d96:	f7fe fd7b 	bl	8002890 <reportEvent>
            return;
 8003d9a:	e001      	b.n	8003da0 <processPingRx+0x30>
        }
    }
    // Pick next ping slot
    engineUpdate();
 8003d9c:	f000 fa2a 	bl	80041f4 <engineUpdate>
}
 8003da0:	3708      	adds	r7, #8
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	20000154 	.word	0x20000154

08003dac <processDnData>:


static bit_t processDnData (void) {
 8003dac:	b580      	push	{r7, lr}
 8003dae:	af00      	add	r7, sp, #0
    ASSERT((LMIC.opmode & OP_TXRXPEND)!=0);
 8003db0:	4b76      	ldr	r3, [pc, #472]	@ (8003f8c <processDnData+0x1e0>)
 8003db2:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003db6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d101      	bne.n	8003dc2 <processDnData+0x16>
 8003dbe:	f7fd fbef 	bl	80015a0 <hal_failed>

    if( LMIC.dataLen == 0 ) {
 8003dc2:	4b72      	ldr	r3, [pc, #456]	@ (8003f8c <processDnData+0x1e0>)
 8003dc4:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	f040 80ce 	bne.w	8003f6a <processDnData+0x1be>
      norx:
 8003dce:	bf00      	nop
 8003dd0:	e000      	b.n	8003dd4 <processDnData+0x28>
        return 1;
    }
    if( !decodeFrame() ) {
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
            return 0;
        goto norx;
 8003dd2:	bf00      	nop
        if( LMIC.txCnt != 0 ) {
 8003dd4:	4b6d      	ldr	r3, [pc, #436]	@ (8003f8c <processDnData+0x1e0>)
 8003dd6:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d038      	beq.n	8003e50 <processDnData+0xa4>
            if( LMIC.txCnt < TXCONF_ATTEMPTS ) {
 8003dde:	4b6b      	ldr	r3, [pc, #428]	@ (8003f8c <processDnData+0x1e0>)
 8003de0:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8003de4:	2b07      	cmp	r3, #7
 8003de6:	d82e      	bhi.n	8003e46 <processDnData+0x9a>
                LMIC.txCnt += 1;
 8003de8:	4b68      	ldr	r3, [pc, #416]	@ (8003f8c <processDnData+0x1e0>)
 8003dea:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8003dee:	3301      	adds	r3, #1
 8003df0:	b2da      	uxtb	r2, r3
 8003df2:	4b66      	ldr	r3, [pc, #408]	@ (8003f8c <processDnData+0x1e0>)
 8003df4:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
                setDrTxpow(DRCHG_NOACK, lowerDR(LMIC.datarate, DRADJUST[LMIC.txCnt]), KEEP_TXPOW);
 8003df8:	4b64      	ldr	r3, [pc, #400]	@ (8003f8c <processDnData+0x1e0>)
 8003dfa:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8003dfe:	4a63      	ldr	r2, [pc, #396]	@ (8003f8c <processDnData+0x1e0>)
 8003e00:	f892 2144 	ldrb.w	r2, [r2, #324]	@ 0x144
 8003e04:	4611      	mov	r1, r2
 8003e06:	4a62      	ldr	r2, [pc, #392]	@ (8003f90 <processDnData+0x1e4>)
 8003e08:	5c52      	ldrb	r2, [r2, r1]
 8003e0a:	4611      	mov	r1, r2
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f7fd fcbd 	bl	800178c <lowerDR>
 8003e12:	4603      	mov	r3, r0
 8003e14:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8003e18:	4619      	mov	r1, r3
 8003e1a:	2002      	movs	r0, #2
 8003e1c:	f7fe f9ea 	bl	80021f4 <setDrTxpow>
                txDelay(LMIC.rxtime, RETRY_PERIOD_secs);
 8003e20:	4b5a      	ldr	r3, [pc, #360]	@ (8003f8c <processDnData+0x1e0>)
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	2103      	movs	r1, #3
 8003e26:	4618      	mov	r0, r3
 8003e28:	f7fe f9a2 	bl	8002170 <txDelay>
                LMIC.opmode &= ~OP_TXRXPEND;
 8003e2c:	4b57      	ldr	r3, [pc, #348]	@ (8003f8c <processDnData+0x1e0>)
 8003e2e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003e32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e36:	b29a      	uxth	r2, r3
 8003e38:	4b54      	ldr	r3, [pc, #336]	@ (8003f8c <processDnData+0x1e0>)
 8003e3a:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
                engineUpdate();
 8003e3e:	f000 f9d9 	bl	80041f4 <engineUpdate>
                return 1;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e09f      	b.n	8003f86 <processDnData+0x1da>
            LMIC.txrxFlags = TXRX_NACK | TXRX_NOPORT;
 8003e46:	4b51      	ldr	r3, [pc, #324]	@ (8003f8c <processDnData+0x1e0>)
 8003e48:	2260      	movs	r2, #96	@ 0x60
 8003e4a:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
 8003e4e:	e003      	b.n	8003e58 <processDnData+0xac>
            LMIC.txrxFlags = TXRX_NOPORT;
 8003e50:	4b4e      	ldr	r3, [pc, #312]	@ (8003f8c <processDnData+0x1e0>)
 8003e52:	2220      	movs	r2, #32
 8003e54:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
        if( LMIC.adrAckReq != LINK_CHECK_OFF )
 8003e58:	4b4c      	ldr	r3, [pc, #304]	@ (8003f8c <processDnData+0x1e0>)
 8003e5a:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 8003e5e:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8003e62:	d009      	beq.n	8003e78 <processDnData+0xcc>
            LMIC.adrAckReq += 1;
 8003e64:	4b49      	ldr	r3, [pc, #292]	@ (8003f8c <processDnData+0x1e0>)
 8003e66:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	3301      	adds	r3, #1
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	b25a      	sxtb	r2, r3
 8003e72:	4b46      	ldr	r3, [pc, #280]	@ (8003f8c <processDnData+0x1e0>)
 8003e74:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
        LMIC.dataBeg = LMIC.dataLen = 0;
 8003e78:	4b44      	ldr	r3, [pc, #272]	@ (8003f8c <processDnData+0x1e0>)
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
 8003e80:	4b42      	ldr	r3, [pc, #264]	@ (8003f8c <processDnData+0x1e0>)
 8003e82:	f893 2147 	ldrb.w	r2, [r3, #327]	@ 0x147
 8003e86:	4b41      	ldr	r3, [pc, #260]	@ (8003f8c <processDnData+0x1e0>)
 8003e88:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
 8003e8c:	e000      	b.n	8003e90 <processDnData+0xe4>
    }
    goto txcomplete;
 8003e8e:	bf00      	nop
        LMIC.opmode &= ~(OP_TXDATA|OP_TXRXPEND);
 8003e90:	4b3e      	ldr	r3, [pc, #248]	@ (8003f8c <processDnData+0x1e0>)
 8003e92:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003e96:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003e9a:	b29a      	uxth	r2, r3
 8003e9c:	4b3b      	ldr	r3, [pc, #236]	@ (8003f8c <processDnData+0x1e0>)
 8003e9e:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        if( (LMIC.txrxFlags & (TXRX_DNW1|TXRX_DNW2|TXRX_PING)) != 0  &&  (LMIC.opmode & OP_LINKDEAD) != 0 ) {
 8003ea2:	4b3a      	ldr	r3, [pc, #232]	@ (8003f8c <processDnData+0x1e0>)
 8003ea4:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 8003ea8:	f003 0307 	and.w	r3, r3, #7
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d012      	beq.n	8003ed6 <processDnData+0x12a>
 8003eb0:	4b36      	ldr	r3, [pc, #216]	@ (8003f8c <processDnData+0x1e0>)
 8003eb2:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003eb6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d00b      	beq.n	8003ed6 <processDnData+0x12a>
            LMIC.opmode &= ~OP_LINKDEAD;
 8003ebe:	4b33      	ldr	r3, [pc, #204]	@ (8003f8c <processDnData+0x1e0>)
 8003ec0:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003ec4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003ec8:	b29a      	uxth	r2, r3
 8003eca:	4b30      	ldr	r3, [pc, #192]	@ (8003f8c <processDnData+0x1e0>)
 8003ecc:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            reportEvent(EV_LINK_ALIVE);
 8003ed0:	200f      	movs	r0, #15
 8003ed2:	f7fe fcdd 	bl	8002890 <reportEvent>
        reportEvent(EV_TXCOMPLETE);
 8003ed6:	200a      	movs	r0, #10
 8003ed8:	f7fe fcda 	bl	8002890 <reportEvent>
        if( LMIC.adrAckReq > LINK_CHECK_DEAD ) {
 8003edc:	4b2b      	ldr	r3, [pc, #172]	@ (8003f8c <processDnData+0x1e0>)
 8003ede:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 8003ee2:	2b18      	cmp	r3, #24
 8003ee4:	dd1c      	ble.n	8003f20 <processDnData+0x174>
            setDrTxpow(DRCHG_NOADRACK, decDR((dr_t)LMIC.datarate), KEEP_TXPOW);
 8003ee6:	4b29      	ldr	r3, [pc, #164]	@ (8003f8c <processDnData+0x1e0>)
 8003ee8:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8003eec:	4618      	mov	r0, r3
 8003eee:	f7fd fc1f 	bl	8001730 <decDR>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8003ef8:	4619      	mov	r1, r3
 8003efa:	2003      	movs	r0, #3
 8003efc:	f7fe f97a 	bl	80021f4 <setDrTxpow>
            LMIC.adrAckReq = LINK_CHECK_CONT;
 8003f00:	4b22      	ldr	r3, [pc, #136]	@ (8003f8c <processDnData+0x1e0>)
 8003f02:	220c      	movs	r2, #12
 8003f04:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
            LMIC.opmode |= OP_REJOIN|OP_LINKDEAD;
 8003f08:	4b20      	ldr	r3, [pc, #128]	@ (8003f8c <processDnData+0x1e0>)
 8003f0a:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003f0e:	f443 5381 	orr.w	r3, r3, #4128	@ 0x1020
 8003f12:	b29a      	uxth	r2, r3
 8003f14:	4b1d      	ldr	r3, [pc, #116]	@ (8003f8c <processDnData+0x1e0>)
 8003f16:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            reportEvent(EV_LINK_DEAD);
 8003f1a:	200e      	movs	r0, #14
 8003f1c:	f7fe fcb8 	bl	8002890 <reportEvent>
        if( LMIC.bcninfoTries > 0 ) {
 8003f20:	4b1a      	ldr	r3, [pc, #104]	@ (8003f8c <processDnData+0x1e0>)
 8003f22:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d01d      	beq.n	8003f66 <processDnData+0x1ba>
            if( (LMIC.opmode & OP_TRACK) != 0 ) {
 8003f2a:	4b18      	ldr	r3, [pc, #96]	@ (8003f8c <processDnData+0x1e0>)
 8003f2c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003f30:	f003 0302 	and.w	r3, r3, #2
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d007      	beq.n	8003f48 <processDnData+0x19c>
                reportEvent(EV_BEACON_FOUND);
 8003f38:	2002      	movs	r0, #2
 8003f3a:	f7fe fca9 	bl	8002890 <reportEvent>
                LMIC.bcninfoTries = 0;
 8003f3e:	4b13      	ldr	r3, [pc, #76]	@ (8003f8c <processDnData+0x1e0>)
 8003f40:	2200      	movs	r2, #0
 8003f42:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
 8003f46:	e00e      	b.n	8003f66 <processDnData+0x1ba>
            else if( --LMIC.bcninfoTries == 0 ) {
 8003f48:	4b10      	ldr	r3, [pc, #64]	@ (8003f8c <processDnData+0x1e0>)
 8003f4a:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8003f4e:	3b01      	subs	r3, #1
 8003f50:	b2da      	uxtb	r2, r3
 8003f52:	4b0e      	ldr	r3, [pc, #56]	@ (8003f8c <processDnData+0x1e0>)
 8003f54:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
 8003f58:	4b0c      	ldr	r3, [pc, #48]	@ (8003f8c <processDnData+0x1e0>)
 8003f5a:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d101      	bne.n	8003f66 <processDnData+0x1ba>
                startScan();   // NWK did not answer - try scan
 8003f62:	f7ff fe21 	bl	8003ba8 <startScan>
        return 1;
 8003f66:	2301      	movs	r3, #1
 8003f68:	e00d      	b.n	8003f86 <processDnData+0x1da>
    if( !decodeFrame() ) {
 8003f6a:	f7fe fda9 	bl	8002ac0 <decodeFrame>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d18c      	bne.n	8003e8e <processDnData+0xe2>
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
 8003f74:	4b05      	ldr	r3, [pc, #20]	@ (8003f8c <processDnData+0x1e0>)
 8003f76:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 8003f7a:	f003 0301 	and.w	r3, r3, #1
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	f43f af27 	beq.w	8003dd2 <processDnData+0x26>
            return 0;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	20000154 	.word	0x20000154
 8003f90:	0800acc0 	.word	0x0800acc0

08003f94 <processBeacon>:


static void processBeacon (xref2osjob_t osjob) {
 8003f94:	b590      	push	{r4, r7, lr}
 8003f96:	b087      	sub	sp, #28
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
    ostime_t lasttx = LMIC.bcninfo.txtime;   // save here - decodeBeacon might overwrite
 8003f9c:	4b81      	ldr	r3, [pc, #516]	@ (80041a4 <processBeacon+0x210>)
 8003f9e:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8003fa2:	60fb      	str	r3, [r7, #12]
    u1_t flags = LMIC.bcninfo.flags;
 8003fa4:	4b7f      	ldr	r3, [pc, #508]	@ (80041a4 <processBeacon+0x210>)
 8003fa6:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8003faa:	72fb      	strb	r3, [r7, #11]
    ev_t ev;

    if( LMIC.dataLen != 0 && decodeBeacon() >= 1 ) {
 8003fac:	4b7d      	ldr	r3, [pc, #500]	@ (80041a4 <processBeacon+0x210>)
 8003fae:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	f000 8087 	beq.w	80040c6 <processBeacon+0x132>
 8003fb8:	f7fe fcee 	bl	8002998 <decodeBeacon>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	f340 8081 	ble.w	80040c6 <processBeacon+0x132>
        ev = EV_BEACON_TRACKED;
 8003fc4:	2304      	movs	r3, #4
 8003fc6:	75fb      	strb	r3, [r7, #23]
        if( (flags & (BCN_PARTIAL|BCN_FULL)) == 0 ) {
 8003fc8:	7afb      	ldrb	r3, [r7, #11]
 8003fca:	f003 0303 	and.w	r3, r3, #3
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d104      	bne.n	8003fdc <processBeacon+0x48>
            // We don't have a previous beacon to calc some drift - assume
            // an max error of 13ms = 128sec*100ppm which is roughly +/-100ppm
            calcBcnRxWindowFromMillis(13,0);
 8003fd2:	2100      	movs	r1, #0
 8003fd4:	200d      	movs	r0, #13
 8003fd6:	f7fd ff4b 	bl	8001e70 <calcBcnRxWindowFromMillis>
            goto rev;
 8003fda:	e0d2      	b.n	8004182 <processBeacon+0x1ee>
        }
        // We have a previous BEACON to calculate some drift
        s2_t drift = BCN_INTV_osticks - (LMIC.bcninfo.txtime - lasttx);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	b29a      	uxth	r2, r3
 8003fe0:	4b70      	ldr	r3, [pc, #448]	@ (80041a4 <processBeacon+0x210>)
 8003fe2:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	82bb      	strh	r3, [r7, #20]
        if( LMIC.missedBcns > 0 ) {
 8003ff4:	4b6b      	ldr	r3, [pc, #428]	@ (80041a4 <processBeacon+0x210>)
 8003ff6:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d013      	beq.n	8004026 <processBeacon+0x92>
            drift = LMIC.drift + (drift - LMIC.drift) / (LMIC.missedBcns+1);
 8003ffe:	4b69      	ldr	r3, [pc, #420]	@ (80041a4 <processBeacon+0x210>)
 8004000:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 8004004:	b29a      	uxth	r2, r3
 8004006:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800400a:	4966      	ldr	r1, [pc, #408]	@ (80041a4 <processBeacon+0x210>)
 800400c:	f9b1 10b4 	ldrsh.w	r1, [r1, #180]	@ 0xb4
 8004010:	1a59      	subs	r1, r3, r1
 8004012:	4b64      	ldr	r3, [pc, #400]	@ (80041a4 <processBeacon+0x210>)
 8004014:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8004018:	3301      	adds	r3, #1
 800401a:	fb91 f3f3 	sdiv	r3, r1, r3
 800401e:	b29b      	uxth	r3, r3
 8004020:	4413      	add	r3, r2
 8004022:	b29b      	uxth	r3, r3
 8004024:	82bb      	strh	r3, [r7, #20]
        }
        if( (LMIC.bcninfo.flags & BCN_NODRIFT) == 0 ) {
 8004026:	4b5f      	ldr	r3, [pc, #380]	@ (80041a4 <processBeacon+0x210>)
 8004028:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 800402c:	f003 0304 	and.w	r3, r3, #4
 8004030:	2b00      	cmp	r3, #0
 8004032:	d127      	bne.n	8004084 <processBeacon+0xf0>
            s2_t diff = LMIC.drift - drift;
 8004034:	4b5b      	ldr	r3, [pc, #364]	@ (80041a4 <processBeacon+0x210>)
 8004036:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 800403a:	b29a      	uxth	r2, r3
 800403c:	8abb      	ldrh	r3, [r7, #20]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	b29b      	uxth	r3, r3
 8004042:	827b      	strh	r3, [r7, #18]
            if( diff < 0 ) diff = -diff;
 8004044:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004048:	2b00      	cmp	r3, #0
 800404a:	da03      	bge.n	8004054 <processBeacon+0xc0>
 800404c:	8a7b      	ldrh	r3, [r7, #18]
 800404e:	425b      	negs	r3, r3
 8004050:	b29b      	uxth	r3, r3
 8004052:	827b      	strh	r3, [r7, #18]
            LMIC.lastDriftDiff = diff;
 8004054:	4a53      	ldr	r2, [pc, #332]	@ (80041a4 <processBeacon+0x210>)
 8004056:	8a7b      	ldrh	r3, [r7, #18]
 8004058:	f8a2 30b6 	strh.w	r3, [r2, #182]	@ 0xb6
            if( LMIC.maxDriftDiff < diff )
 800405c:	4b51      	ldr	r3, [pc, #324]	@ (80041a4 <processBeacon+0x210>)
 800405e:	f9b3 30b8 	ldrsh.w	r3, [r3, #184]	@ 0xb8
 8004062:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004066:	429a      	cmp	r2, r3
 8004068:	dd03      	ble.n	8004072 <processBeacon+0xde>
                LMIC.maxDriftDiff = diff;
 800406a:	4a4e      	ldr	r2, [pc, #312]	@ (80041a4 <processBeacon+0x210>)
 800406c:	8a7b      	ldrh	r3, [r7, #18]
 800406e:	f8a2 30b8 	strh.w	r3, [r2, #184]	@ 0xb8
            LMIC.bcninfo.flags &= ~BCN_NODDIFF;
 8004072:	4b4c      	ldr	r3, [pc, #304]	@ (80041a4 <processBeacon+0x210>)
 8004074:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8004078:	f023 0308 	bic.w	r3, r3, #8
 800407c:	b2da      	uxtb	r2, r3
 800407e:	4b49      	ldr	r3, [pc, #292]	@ (80041a4 <processBeacon+0x210>)
 8004080:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        }
        LMIC.drift = drift;
 8004084:	4a47      	ldr	r2, [pc, #284]	@ (80041a4 <processBeacon+0x210>)
 8004086:	8abb      	ldrh	r3, [r7, #20]
 8004088:	f8a2 30b4 	strh.w	r3, [r2, #180]	@ 0xb4
        LMIC.missedBcns = LMIC.rejoinCnt = 0;
 800408c:	4b45      	ldr	r3, [pc, #276]	@ (80041a4 <processBeacon+0x210>)
 800408e:	2200      	movs	r2, #0
 8004090:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
 8004094:	4b43      	ldr	r3, [pc, #268]	@ (80041a4 <processBeacon+0x210>)
 8004096:	f893 20b2 	ldrb.w	r2, [r3, #178]	@ 0xb2
 800409a:	4b42      	ldr	r3, [pc, #264]	@ (80041a4 <processBeacon+0x210>)
 800409c:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
        LMIC.bcninfo.flags &= ~BCN_NODRIFT;
 80040a0:	4b40      	ldr	r3, [pc, #256]	@ (80041a4 <processBeacon+0x210>)
 80040a2:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 80040a6:	f023 0304 	bic.w	r3, r3, #4
 80040aa:	b2da      	uxtb	r2, r3
 80040ac:	4b3d      	ldr	r3, [pc, #244]	@ (80041a4 <processBeacon+0x210>)
 80040ae:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        EV(devCond,INFO,(e_.reason = EV::devCond_t::CLOCK_DRIFT,
                         e_.eui    = MAIN::CDEV->getEui(),
                         e_.info   = drift,
                         e_.info2  = /*occasion BEACON*/0));
        ASSERT((LMIC.bcninfo.flags & (BCN_PARTIAL|BCN_FULL)) != 0);
 80040b2:	4b3c      	ldr	r3, [pc, #240]	@ (80041a4 <processBeacon+0x210>)
 80040b4:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 80040b8:	f003 0303 	and.w	r3, r3, #3
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d14c      	bne.n	800415a <processBeacon+0x1c6>
 80040c0:	f7fd fa6e 	bl	80015a0 <hal_failed>
    if( LMIC.dataLen != 0 && decodeBeacon() >= 1 ) {
 80040c4:	e049      	b.n	800415a <processBeacon+0x1c6>
    } else {
        ev = EV_BEACON_MISSED;
 80040c6:	2303      	movs	r3, #3
 80040c8:	75fb      	strb	r3, [r7, #23]
        LMIC.bcninfo.txtime += BCN_INTV_osticks - LMIC.drift;
 80040ca:	4b36      	ldr	r3, [pc, #216]	@ (80041a4 <processBeacon+0x210>)
 80040cc:	f8d3 2190 	ldr.w	r2, [r3, #400]	@ 0x190
 80040d0:	4b34      	ldr	r3, [pc, #208]	@ (80041a4 <processBeacon+0x210>)
 80040d2:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 80040d6:	f5c3 137a 	rsb	r3, r3, #4096000	@ 0x3e8000
 80040da:	4413      	add	r3, r2
 80040dc:	4a31      	ldr	r2, [pc, #196]	@ (80041a4 <processBeacon+0x210>)
 80040de:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
        LMIC.bcninfo.time   += BCN_INTV_sec;
 80040e2:	4b30      	ldr	r3, [pc, #192]	@ (80041a4 <processBeacon+0x210>)
 80040e4:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 80040e8:	3380      	adds	r3, #128	@ 0x80
 80040ea:	4a2e      	ldr	r2, [pc, #184]	@ (80041a4 <processBeacon+0x210>)
 80040ec:	f8c2 3198 	str.w	r3, [r2, #408]	@ 0x198
        LMIC.missedBcns++;
 80040f0:	4b2c      	ldr	r3, [pc, #176]	@ (80041a4 <processBeacon+0x210>)
 80040f2:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 80040f6:	3301      	adds	r3, #1
 80040f8:	b2da      	uxtb	r2, r3
 80040fa:	4b2a      	ldr	r3, [pc, #168]	@ (80041a4 <processBeacon+0x210>)
 80040fc:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
        // Delay any possible TX after surmised beacon - it's there although we missed it
        txDelay(LMIC.bcninfo.txtime + BCN_RESERVE_osticks, 4);
 8004100:	4b28      	ldr	r3, [pc, #160]	@ (80041a4 <processBeacon+0x210>)
 8004102:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8004106:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 800410a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800410e:	2104      	movs	r1, #4
 8004110:	4618      	mov	r0, r3
 8004112:	f7fe f82d 	bl	8002170 <txDelay>
        if( LMIC.missedBcns > MAX_MISSED_BCNS )
 8004116:	4b23      	ldr	r3, [pc, #140]	@ (80041a4 <processBeacon+0x210>)
 8004118:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 800411c:	2b14      	cmp	r3, #20
 800411e:	d908      	bls.n	8004132 <processBeacon+0x19e>
            LMIC.opmode |= OP_REJOIN;  // try if we can roam to another network
 8004120:	4b20      	ldr	r3, [pc, #128]	@ (80041a4 <processBeacon+0x210>)
 8004122:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004126:	f043 0320 	orr.w	r3, r3, #32
 800412a:	b29a      	uxth	r2, r3
 800412c:	4b1d      	ldr	r3, [pc, #116]	@ (80041a4 <processBeacon+0x210>)
 800412e:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        if( LMIC.bcnRxsyms > MAX_RXSYMS ) {
 8004132:	4b1c      	ldr	r3, [pc, #112]	@ (80041a4 <processBeacon+0x210>)
 8004134:	f893 3189 	ldrb.w	r3, [r3, #393]	@ 0x189
 8004138:	2b64      	cmp	r3, #100	@ 0x64
 800413a:	d90f      	bls.n	800415c <processBeacon+0x1c8>
            LMIC.opmode &= ~(OP_TRACK|OP_PINGABLE|OP_PINGINI|OP_REJOIN);
 800413c:	4b19      	ldr	r3, [pc, #100]	@ (80041a4 <processBeacon+0x210>)
 800413e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004142:	f423 63c4 	bic.w	r3, r3, #1568	@ 0x620
 8004146:	f023 0302 	bic.w	r3, r3, #2
 800414a:	b29a      	uxth	r2, r3
 800414c:	4b15      	ldr	r3, [pc, #84]	@ (80041a4 <processBeacon+0x210>)
 800414e:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            reportEvent(EV_LOST_TSYNC);
 8004152:	200b      	movs	r0, #11
 8004154:	f7fe fb9c 	bl	8002890 <reportEvent>
            return;
 8004158:	e021      	b.n	800419e <processBeacon+0x20a>
    if( LMIC.dataLen != 0 && decodeBeacon() >= 1 ) {
 800415a:	bf00      	nop
        }
    }
    LMIC.bcnRxtime = LMIC.bcninfo.txtime + BCN_INTV_osticks - calcRxWindow(0,DR_BCN);
 800415c:	4b11      	ldr	r3, [pc, #68]	@ (80041a4 <processBeacon+0x210>)
 800415e:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8004162:	f503 147a 	add.w	r4, r3, #4096000	@ 0x3e8000
 8004166:	2103      	movs	r1, #3
 8004168:	2000      	movs	r0, #0
 800416a:	f7fd fe2d 	bl	8001dc8 <calcRxWindow>
 800416e:	4603      	mov	r3, r0
 8004170:	1ae3      	subs	r3, r4, r3
 8004172:	4a0c      	ldr	r2, [pc, #48]	@ (80041a4 <processBeacon+0x210>)
 8004174:	f8c2 318c 	str.w	r3, [r2, #396]	@ 0x18c
    LMIC.bcnRxsyms = LMIC.rxsyms;    
 8004178:	4b0a      	ldr	r3, [pc, #40]	@ (80041a4 <processBeacon+0x210>)
 800417a:	7c1a      	ldrb	r2, [r3, #16]
 800417c:	4b09      	ldr	r3, [pc, #36]	@ (80041a4 <processBeacon+0x210>)
 800417e:	f883 2189 	strb.w	r2, [r3, #393]	@ 0x189
  rev:
#if CFG_us915
    LMIC.bcnChnl = (LMIC.bcnChnl+1) & 7;
#endif
    if( (LMIC.opmode & OP_PINGINI) != 0 )
 8004182:	4b08      	ldr	r3, [pc, #32]	@ (80041a4 <processBeacon+0x210>)
 8004184:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004188:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800418c:	2b00      	cmp	r3, #0
 800418e:	d002      	beq.n	8004196 <processBeacon+0x202>
        rxschedInit(&LMIC.ping);  // note: reuses LMIC.frame buffer!
 8004190:	4805      	ldr	r0, [pc, #20]	@ (80041a8 <processBeacon+0x214>)
 8004192:	f7fd fef3 	bl	8001f7c <rxschedInit>
    reportEvent(ev);
 8004196:	7dfb      	ldrb	r3, [r7, #23]
 8004198:	4618      	mov	r0, r3
 800419a:	f7fe fb79 	bl	8002890 <reportEvent>
}
 800419e:	371c      	adds	r7, #28
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd90      	pop	{r4, r7, pc}
 80041a4:	20000154 	.word	0x20000154
 80041a8:	20000288 	.word	0x20000288

080041ac <startRxBcn>:


static void startRxBcn (xref2osjob_t osjob) {
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
    LMIC.osjob.func = FUNC_ADDR(processBeacon);
 80041b4:	4b04      	ldr	r3, [pc, #16]	@ (80041c8 <startRxBcn+0x1c>)
 80041b6:	4a05      	ldr	r2, [pc, #20]	@ (80041cc <startRxBcn+0x20>)
 80041b8:	61da      	str	r2, [r3, #28]
    os_radio(RADIO_RX);
 80041ba:	2002      	movs	r0, #2
 80041bc:	f001 fa5a 	bl	8005674 <os_radio>
}
 80041c0:	bf00      	nop
 80041c2:	3708      	adds	r7, #8
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	20000154 	.word	0x20000154
 80041cc:	08003f95 	.word	0x08003f95

080041d0 <startRxPing>:


static void startRxPing (xref2osjob_t osjob) {
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b082      	sub	sp, #8
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
    LMIC.osjob.func = FUNC_ADDR(processPingRx);
 80041d8:	4b04      	ldr	r3, [pc, #16]	@ (80041ec <startRxPing+0x1c>)
 80041da:	4a05      	ldr	r2, [pc, #20]	@ (80041f0 <startRxPing+0x20>)
 80041dc:	61da      	str	r2, [r3, #28]
    os_radio(RADIO_RX);
 80041de:	2002      	movs	r0, #2
 80041e0:	f001 fa48 	bl	8005674 <os_radio>
}
 80041e4:	bf00      	nop
 80041e6:	3708      	adds	r7, #8
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	20000154 	.word	0x20000154
 80041f0:	08003d71 	.word	0x08003d71

080041f4 <engineUpdate>:


// Decide what to do next for the MAC layer of a device
static void engineUpdate (void) {
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b086      	sub	sp, #24
 80041f8:	af00      	add	r7, sp, #0
    // Check for ongoing state: scan or TX/RX transaction
    if( (LMIC.opmode & (OP_SCAN|OP_TXRXPEND|OP_SHUTDOWN)) != 0 ) 
 80041fa:	4b90      	ldr	r3, [pc, #576]	@ (800443c <engineUpdate+0x248>)
 80041fc:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004200:	f003 03c1 	and.w	r3, r3, #193	@ 0xc1
 8004204:	2b00      	cmp	r3, #0
 8004206:	f040 81ab 	bne.w	8004560 <engineUpdate+0x36c>
        return;

    if( LMIC.devaddr == 0 && (LMIC.opmode & OP_JOINING) == 0 ) {
 800420a:	4b8c      	ldr	r3, [pc, #560]	@ (800443c <engineUpdate+0x248>)
 800420c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8004210:	2b00      	cmp	r3, #0
 8004212:	d109      	bne.n	8004228 <engineUpdate+0x34>
 8004214:	4b89      	ldr	r3, [pc, #548]	@ (800443c <engineUpdate+0x248>)
 8004216:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800421a:	f003 0304 	and.w	r3, r3, #4
 800421e:	2b00      	cmp	r3, #0
 8004220:	d102      	bne.n	8004228 <engineUpdate+0x34>
        LMIC_startJoining();
 8004222:	f7ff fd5b 	bl	8003cdc <LMIC_startJoining>
        return;
 8004226:	e19e      	b.n	8004566 <engineUpdate+0x372>
    }

    ostime_t now    = os_getTime();
 8004228:	f000 fbfe 	bl	8004a28 <os_getTime>
 800422c:	60b8      	str	r0, [r7, #8]
    ostime_t rxtime = 0;
 800422e:	2300      	movs	r3, #0
 8004230:	617b      	str	r3, [r7, #20]
    ostime_t txbeg  = 0;
 8004232:	2300      	movs	r3, #0
 8004234:	613b      	str	r3, [r7, #16]

    if( (LMIC.opmode & OP_TRACK) != 0 ) {
 8004236:	4b81      	ldr	r3, [pc, #516]	@ (800443c <engineUpdate+0x248>)
 8004238:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800423c:	f003 0302 	and.w	r3, r3, #2
 8004240:	2b00      	cmp	r3, #0
 8004242:	d00f      	beq.n	8004264 <engineUpdate+0x70>
        // We are tracking a beacon
        ASSERT( now + RX_RAMPUP - LMIC.bcnRxtime <= 0 );
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 800424a:	4b7c      	ldr	r3, [pc, #496]	@ (800443c <engineUpdate+0x248>)
 800424c:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	2b00      	cmp	r3, #0
 8004254:	dd01      	ble.n	800425a <engineUpdate+0x66>
 8004256:	f7fd f9a3 	bl	80015a0 <hal_failed>
        rxtime = LMIC.bcnRxtime - RX_RAMPUP;
 800425a:	4b78      	ldr	r3, [pc, #480]	@ (800443c <engineUpdate+0x248>)
 800425c:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 8004260:	3b40      	subs	r3, #64	@ 0x40
 8004262:	617b      	str	r3, [r7, #20]
    }

    if( (LMIC.opmode & (OP_JOINING|OP_REJOIN|OP_TXDATA|OP_POLL)) != 0 ) {
 8004264:	4b75      	ldr	r3, [pc, #468]	@ (800443c <engineUpdate+0x248>)
 8004266:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800426a:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800426e:	2b00      	cmp	r3, #0
 8004270:	f000 80f2 	beq.w	8004458 <engineUpdate+0x264>
        // Need to TX some data...
        // Assuming txChnl points to channel which first becomes available again.
        bit_t jacc = ((LMIC.opmode & (OP_JOINING|OP_REJOIN)) != 0 ? 1 : 0);
 8004274:	4b71      	ldr	r3, [pc, #452]	@ (800443c <engineUpdate+0x248>)
 8004276:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800427a:	f003 0324 	and.w	r3, r3, #36	@ 0x24
 800427e:	2b00      	cmp	r3, #0
 8004280:	bf14      	ite	ne
 8004282:	2301      	movne	r3, #1
 8004284:	2300      	moveq	r3, #0
 8004286:	b2db      	uxtb	r3, r3
 8004288:	71fb      	strb	r3, [r7, #7]
        // Find next suitable channel and return availability time
        if( (LMIC.opmode & OP_NEXTCHNL) != 0 ) {
 800428a:	4b6c      	ldr	r3, [pc, #432]	@ (800443c <engineUpdate+0x248>)
 800428c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004290:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004294:	2b00      	cmp	r3, #0
 8004296:	d012      	beq.n	80042be <engineUpdate+0xca>
            txbeg = LMIC.txend = nextTx(now);
 8004298:	68b8      	ldr	r0, [r7, #8]
 800429a:	f7fe f98f 	bl	80025bc <nextTx>
 800429e:	4603      	mov	r3, r0
 80042a0:	4a66      	ldr	r2, [pc, #408]	@ (800443c <engineUpdate+0x248>)
 80042a2:	6013      	str	r3, [r2, #0]
 80042a4:	4b65      	ldr	r3, [pc, #404]	@ (800443c <engineUpdate+0x248>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	613b      	str	r3, [r7, #16]
            LMIC.opmode &= ~OP_NEXTCHNL;
 80042aa:	4b64      	ldr	r3, [pc, #400]	@ (800443c <engineUpdate+0x248>)
 80042ac:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80042b0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80042b4:	b29a      	uxth	r2, r3
 80042b6:	4b61      	ldr	r3, [pc, #388]	@ (800443c <engineUpdate+0x248>)
 80042b8:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
 80042bc:	e002      	b.n	80042c4 <engineUpdate+0xd0>
        } else {
            txbeg = LMIC.txend;
 80042be:	4b5f      	ldr	r3, [pc, #380]	@ (800443c <engineUpdate+0x248>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	613b      	str	r3, [r7, #16]
        }
        // Delayed TX or waiting for duty cycle?
        if( (LMIC.globalDutyRate != 0 || (LMIC.opmode & OP_RNDTX) != 0)  &&  (txbeg - LMIC.globalDutyAvail) < 0 )
 80042c4:	4b5d      	ldr	r3, [pc, #372]	@ (800443c <engineUpdate+0x248>)
 80042c6:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d106      	bne.n	80042dc <engineUpdate+0xe8>
 80042ce:	4b5b      	ldr	r3, [pc, #364]	@ (800443c <engineUpdate+0x248>)
 80042d0:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80042d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d00a      	beq.n	80042f2 <engineUpdate+0xfe>
 80042dc:	4b57      	ldr	r3, [pc, #348]	@ (800443c <engineUpdate+0x248>)
 80042de:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80042e2:	693a      	ldr	r2, [r7, #16]
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	da03      	bge.n	80042f2 <engineUpdate+0xfe>
            txbeg = LMIC.globalDutyAvail;
 80042ea:	4b54      	ldr	r3, [pc, #336]	@ (800443c <engineUpdate+0x248>)
 80042ec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80042f0:	613b      	str	r3, [r7, #16]
        // If we're tracking a beacon...
        // then make sure TX-RX transaction is complete before beacon
        if( (LMIC.opmode & OP_TRACK) != 0 &&
 80042f2:	4b52      	ldr	r3, [pc, #328]	@ (800443c <engineUpdate+0x248>)
 80042f4:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80042f8:	f003 0302 	and.w	r3, r3, #2
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d017      	beq.n	8004330 <engineUpdate+0x13c>
            txbeg + (jacc ? JOIN_GUARD_osticks : TXRX_GUARD_osticks) - rxtime > 0 ) {
 8004300:	79fb      	ldrb	r3, [r7, #7]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d001      	beq.n	800430a <engineUpdate+0x116>
 8004306:	4a4e      	ldr	r2, [pc, #312]	@ (8004440 <engineUpdate+0x24c>)
 8004308:	e000      	b.n	800430c <engineUpdate+0x118>
 800430a:	4a4e      	ldr	r2, [pc, #312]	@ (8004444 <engineUpdate+0x250>)
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	441a      	add	r2, r3
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	1ad3      	subs	r3, r2, r3
        if( (LMIC.opmode & OP_TRACK) != 0 &&
 8004314:	2b00      	cmp	r3, #0
 8004316:	dd0b      	ble.n	8004330 <engineUpdate+0x13c>
            // Not enough time to complete TX-RX before beacon - postpone after beacon.
            // In order to avoid clustering of postponed TX right after beacon randomize start!
            txDelay(rxtime + BCN_RESERVE_osticks, 16);
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 800431e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004322:	2110      	movs	r1, #16
 8004324:	4618      	mov	r0, r3
 8004326:	f7fd ff23 	bl	8002170 <txDelay>
            txbeg = 0;
 800432a:	2300      	movs	r3, #0
 800432c:	613b      	str	r3, [r7, #16]
            goto checkrx;
 800432e:	e09b      	b.n	8004468 <engineUpdate+0x274>
        }
        // Earliest possible time vs overhead to setup radio
        if( txbeg - (now + TX_RAMPUP) < 0 ) {
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	3340      	adds	r3, #64	@ 0x40
 8004334:	693a      	ldr	r2, [r7, #16]
 8004336:	1ad3      	subs	r3, r2, r3
 8004338:	2b00      	cmp	r3, #0
 800433a:	da70      	bge.n	800441e <engineUpdate+0x22a>
            // We could send right now!
        txbeg = now;
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	613b      	str	r3, [r7, #16]
            dr_t txdr = (dr_t)LMIC.datarate;
 8004340:	4b3e      	ldr	r3, [pc, #248]	@ (800443c <engineUpdate+0x248>)
 8004342:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8004346:	73fb      	strb	r3, [r7, #15]
            if( jacc ) {
 8004348:	79fb      	ldrb	r3, [r7, #7]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d01d      	beq.n	800438a <engineUpdate+0x196>
                u1_t ftype;
                if( (LMIC.opmode & OP_REJOIN) != 0 ) {
 800434e:	4b3b      	ldr	r3, [pc, #236]	@ (800443c <engineUpdate+0x248>)
 8004350:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004354:	f003 0320 	and.w	r3, r3, #32
 8004358:	2b00      	cmp	r3, #0
 800435a:	d00c      	beq.n	8004376 <engineUpdate+0x182>
                    txdr = lowerDR(txdr, LMIC.rejoinCnt);
 800435c:	4b37      	ldr	r3, [pc, #220]	@ (800443c <engineUpdate+0x248>)
 800435e:	f893 20b2 	ldrb.w	r2, [r3, #178]	@ 0xb2
 8004362:	7bfb      	ldrb	r3, [r7, #15]
 8004364:	4611      	mov	r1, r2
 8004366:	4618      	mov	r0, r3
 8004368:	f7fd fa10 	bl	800178c <lowerDR>
 800436c:	4603      	mov	r3, r0
 800436e:	73fb      	strb	r3, [r7, #15]
                    ftype = HDR_FTYPE_REJOIN;
 8004370:	23c0      	movs	r3, #192	@ 0xc0
 8004372:	73bb      	strb	r3, [r7, #14]
 8004374:	e001      	b.n	800437a <engineUpdate+0x186>
                } else {
                    ftype = HDR_FTYPE_JREQ;
 8004376:	2300      	movs	r3, #0
 8004378:	73bb      	strb	r3, [r7, #14]
                }
                buildJoinRequest(ftype);
 800437a:	7bbb      	ldrb	r3, [r7, #14]
 800437c:	4618      	mov	r0, r3
 800437e:	f7ff fc6b 	bl	8003c58 <buildJoinRequest>
                LMIC.osjob.func = FUNC_ADDR(jreqDone);
 8004382:	4b2e      	ldr	r3, [pc, #184]	@ (800443c <engineUpdate+0x248>)
 8004384:	4a30      	ldr	r2, [pc, #192]	@ (8004448 <engineUpdate+0x254>)
 8004386:	61da      	str	r2, [r3, #28]
 8004388:	e01d      	b.n	80043c6 <engineUpdate+0x1d2>
            } else {
                if( LMIC.seqnoDn >= 0xFFFFFF80 ) {
 800438a:	4b2c      	ldr	r3, [pc, #176]	@ (800443c <engineUpdate+0x248>)
 800438c:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8004390:	f113 0f81 	cmn.w	r3, #129	@ 0x81
 8004394:	d907      	bls.n	80043a6 <engineUpdate+0x1b2>
                                        e_.eui    = MAIN::CDEV->getEui(),
                                        e_.info   = LMIC.seqnoDn, 
                                        e_.info2  = 0));
                    // Device has to react! NWK will not roll over and just stop sending.
                    // Thus, we have N frames to detect a possible lock up.
                  reset:
 8004396:	bf00      	nop
 8004398:	e000      	b.n	800439c <engineUpdate+0x1a8>
                    EV(specCond, ERR, (e_.reason = EV::specCond_t::UPSEQNO_ROLL_OVER,
                                       e_.eui    = MAIN::CDEV->getEui(),
                                       e_.info2  = LMIC.seqnoUp));
                    // Do not run RESET event callback from here!
                    // App code might do some stuff after send unaware of RESET.
                    goto reset;
 800439a:	bf00      	nop
                    os_setCallback(&LMIC.osjob, FUNC_ADDR(runReset));
 800439c:	492b      	ldr	r1, [pc, #172]	@ (800444c <engineUpdate+0x258>)
 800439e:	482c      	ldr	r0, [pc, #176]	@ (8004450 <engineUpdate+0x25c>)
 80043a0:	f000 fb86 	bl	8004ab0 <os_setCallback>
                    return;
 80043a4:	e0df      	b.n	8004566 <engineUpdate+0x372>
                if( (LMIC.txCnt==0 && LMIC.seqnoUp == 0xFFFFFFFF) ) {
 80043a6:	4b25      	ldr	r3, [pc, #148]	@ (800443c <engineUpdate+0x248>)
 80043a8:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d105      	bne.n	80043bc <engineUpdate+0x1c8>
 80043b0:	4b22      	ldr	r3, [pc, #136]	@ (800443c <engineUpdate+0x248>)
 80043b2:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 80043b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043ba:	d0ee      	beq.n	800439a <engineUpdate+0x1a6>
                }
                buildDataFrame();
 80043bc:	f7ff f9ba 	bl	8003734 <buildDataFrame>
                LMIC.osjob.func = FUNC_ADDR(updataDone);
 80043c0:	4b1e      	ldr	r3, [pc, #120]	@ (800443c <engineUpdate+0x248>)
 80043c2:	4a24      	ldr	r2, [pc, #144]	@ (8004454 <engineUpdate+0x260>)
 80043c4:	61da      	str	r2, [r3, #28]
            }
            LMIC.rps    = setCr(updr2rps(txdr), (cr_t)LMIC.errcr);
 80043c6:	7bfb      	ldrb	r3, [r7, #15]
 80043c8:	4618      	mov	r0, r3
 80043ca:	f7fd f98b 	bl	80016e4 <updr2rps>
 80043ce:	4603      	mov	r3, r0
 80043d0:	461a      	mov	r2, r3
 80043d2:	4b1a      	ldr	r3, [pc, #104]	@ (800443c <engineUpdate+0x248>)
 80043d4:	f893 30b1 	ldrb.w	r3, [r3, #177]	@ 0xb1
 80043d8:	4619      	mov	r1, r3
 80043da:	4610      	mov	r0, r2
 80043dc:	f7fd f91c 	bl	8001618 <setCr>
 80043e0:	4603      	mov	r3, r0
 80043e2:	461a      	mov	r2, r3
 80043e4:	4b15      	ldr	r3, [pc, #84]	@ (800443c <engineUpdate+0x248>)
 80043e6:	81da      	strh	r2, [r3, #14]
            LMIC.dndr   = txdr;  // carry TX datarate (can be != LMIC.datarate) over to txDone/setupRx1
 80043e8:	4a14      	ldr	r2, [pc, #80]	@ (800443c <engineUpdate+0x248>)
 80043ea:	7bfb      	ldrb	r3, [r7, #15]
 80043ec:	7453      	strb	r3, [r2, #17]
            LMIC.opmode = (LMIC.opmode & ~(OP_POLL|OP_RNDTX)) | OP_TXRXPEND | OP_NEXTCHNL;
 80043ee:	4b13      	ldr	r3, [pc, #76]	@ (800443c <engineUpdate+0x248>)
 80043f0:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80043f4:	b21b      	sxth	r3, r3
 80043f6:	f423 6319 	bic.w	r3, r3, #2448	@ 0x990
 80043fa:	b21b      	sxth	r3, r3
 80043fc:	f443 6308 	orr.w	r3, r3, #2176	@ 0x880
 8004400:	b21b      	sxth	r3, r3
 8004402:	b29a      	uxth	r2, r3
 8004404:	4b0d      	ldr	r3, [pc, #52]	@ (800443c <engineUpdate+0x248>)
 8004406:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            updateTx(txbeg);
 800440a:	6938      	ldr	r0, [r7, #16]
 800440c:	f7fe f88c 	bl	8002528 <updateTx>
            reportEvent(EV_TXSTART);
 8004410:	2011      	movs	r0, #17
 8004412:	f7fe fa3d 	bl	8002890 <reportEvent>
            os_radio(RADIO_TX);
 8004416:	2001      	movs	r0, #1
 8004418:	f001 f92c 	bl	8005674 <os_radio>
            return;
 800441c:	e0a3      	b.n	8004566 <engineUpdate+0x372>
        }
        // Cannot yet TX
        if( (LMIC.opmode & OP_TRACK) == 0 )
 800441e:	4b07      	ldr	r3, [pc, #28]	@ (800443c <engineUpdate+0x248>)
 8004420:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004424:	f003 0302 	and.w	r3, r3, #2
 8004428:	2b00      	cmp	r3, #0
 800442a:	f000 808c 	beq.w	8004546 <engineUpdate+0x352>
            goto txdelay; // We don't track the beacon - nothing else to do - so wait for the time to TX
        // Consider RX tasks
        if( txbeg == 0 ) // zero indicates no TX pending
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d119      	bne.n	8004468 <engineUpdate+0x274>
            txbeg += 1;  // TX delayed by one tick (insignificant amount of time)
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	3301      	adds	r3, #1
 8004438:	613b      	str	r3, [r7, #16]
 800443a:	e015      	b.n	8004468 <engineUpdate+0x274>
 800443c:	20000154 	.word	0x20000154
 8004440:	00046500 	.word	0x00046500
 8004444:	0002ee00 	.word	0x0002ee00
 8004448:	080035f5 	.word	0x080035f5
 800444c:	080028af 	.word	0x080028af
 8004450:	20000168 	.word	0x20000168
 8004454:	08003705 	.word	0x08003705
    } else {
        // No TX pending - no scheduled RX
        if( (LMIC.opmode & OP_TRACK) == 0 )
 8004458:	4b44      	ldr	r3, [pc, #272]	@ (800456c <engineUpdate+0x378>)
 800445a:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800445e:	f003 0302 	and.w	r3, r3, #2
 8004462:	2b00      	cmp	r3, #0
 8004464:	d07e      	beq.n	8004564 <engineUpdate+0x370>
            return;
    }

    // Are we pingable?
  checkrx:
 8004466:	bf00      	nop
    if( (LMIC.opmode & OP_PINGINI) != 0 ) {
 8004468:	4b40      	ldr	r3, [pc, #256]	@ (800456c <engineUpdate+0x378>)
 800446a:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800446e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004472:	2b00      	cmp	r3, #0
 8004474:	d041      	beq.n	80044fa <engineUpdate+0x306>
        // One more RX slot in this beacon period?
        if( rxschedNext(&LMIC.ping, now+RX_RAMPUP) ) {
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	3340      	adds	r3, #64	@ 0x40
 800447a:	4619      	mov	r1, r3
 800447c:	483c      	ldr	r0, [pc, #240]	@ (8004570 <engineUpdate+0x37c>)
 800447e:	f7fd fdeb 	bl	8002058 <rxschedNext>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d038      	beq.n	80044fa <engineUpdate+0x306>
            if( txbeg != 0  &&  (txbeg - LMIC.ping.rxtime) < 0 )
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d006      	beq.n	800449c <engineUpdate+0x2a8>
 800448e:	4b37      	ldr	r3, [pc, #220]	@ (800456c <engineUpdate+0x378>)
 8004490:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 8004494:	693a      	ldr	r2, [r7, #16]
 8004496:	1ad3      	subs	r3, r2, r3
 8004498:	2b00      	cmp	r3, #0
 800449a:	db56      	blt.n	800454a <engineUpdate+0x356>
                goto txdelay;
            LMIC.rxsyms  = LMIC.ping.rxsyms;
 800449c:	4b33      	ldr	r3, [pc, #204]	@ (800456c <engineUpdate+0x378>)
 800449e:	f893 2137 	ldrb.w	r2, [r3, #311]	@ 0x137
 80044a2:	4b32      	ldr	r3, [pc, #200]	@ (800456c <engineUpdate+0x378>)
 80044a4:	741a      	strb	r2, [r3, #16]
            LMIC.rxtime  = LMIC.ping.rxtime;
 80044a6:	4b31      	ldr	r3, [pc, #196]	@ (800456c <engineUpdate+0x378>)
 80044a8:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 80044ac:	4a2f      	ldr	r2, [pc, #188]	@ (800456c <engineUpdate+0x378>)
 80044ae:	6053      	str	r3, [r2, #4]
            LMIC.freq    = LMIC.ping.freq;
 80044b0:	4b2e      	ldr	r3, [pc, #184]	@ (800456c <engineUpdate+0x378>)
 80044b2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80044b6:	4a2d      	ldr	r2, [pc, #180]	@ (800456c <engineUpdate+0x378>)
 80044b8:	6093      	str	r3, [r2, #8]
            LMIC.rps     = dndr2rps(LMIC.ping.dr);
 80044ba:	4b2c      	ldr	r3, [pc, #176]	@ (800456c <engineUpdate+0x378>)
 80044bc:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 80044c0:	4618      	mov	r0, r3
 80044c2:	f7fd f921 	bl	8001708 <dndr2rps>
 80044c6:	4603      	mov	r3, r0
 80044c8:	461a      	mov	r2, r3
 80044ca:	4b28      	ldr	r3, [pc, #160]	@ (800456c <engineUpdate+0x378>)
 80044cc:	81da      	strh	r2, [r3, #14]
            LMIC.dataLen = 0;
 80044ce:	4b27      	ldr	r3, [pc, #156]	@ (800456c <engineUpdate+0x378>)
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
            ASSERT(LMIC.rxtime - now+RX_RAMPUP >= 0 );
 80044d6:	4b25      	ldr	r3, [pc, #148]	@ (800456c <engineUpdate+0x378>)
 80044d8:	685a      	ldr	r2, [r3, #4]
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	f113 0f40 	cmn.w	r3, #64	@ 0x40
 80044e2:	da01      	bge.n	80044e8 <engineUpdate+0x2f4>
 80044e4:	f7fd f85c 	bl	80015a0 <hal_failed>
            os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, FUNC_ADDR(startRxPing));
 80044e8:	4b20      	ldr	r3, [pc, #128]	@ (800456c <engineUpdate+0x378>)
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	3b40      	subs	r3, #64	@ 0x40
 80044ee:	4a21      	ldr	r2, [pc, #132]	@ (8004574 <engineUpdate+0x380>)
 80044f0:	4619      	mov	r1, r3
 80044f2:	4821      	ldr	r0, [pc, #132]	@ (8004578 <engineUpdate+0x384>)
 80044f4:	f000 fb02 	bl	8004afc <os_setTimedCallback>
            return;
 80044f8:	e035      	b.n	8004566 <engineUpdate+0x372>
        }
        // no - just wait for the beacon
    }

    if( txbeg != 0  &&  (txbeg - rxtime) < 0 )
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d004      	beq.n	800450a <engineUpdate+0x316>
 8004500:	693a      	ldr	r2, [r7, #16]
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	2b00      	cmp	r3, #0
 8004508:	db21      	blt.n	800454e <engineUpdate+0x35a>
        goto txdelay;

    setBcnRxParams();
 800450a:	f7fe f8f3 	bl	80026f4 <setBcnRxParams>
    LMIC.rxsyms = LMIC.bcnRxsyms;
 800450e:	4b17      	ldr	r3, [pc, #92]	@ (800456c <engineUpdate+0x378>)
 8004510:	f893 2189 	ldrb.w	r2, [r3, #393]	@ 0x189
 8004514:	4b15      	ldr	r3, [pc, #84]	@ (800456c <engineUpdate+0x378>)
 8004516:	741a      	strb	r2, [r3, #16]
    LMIC.rxtime = LMIC.bcnRxtime;
 8004518:	4b14      	ldr	r3, [pc, #80]	@ (800456c <engineUpdate+0x378>)
 800451a:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 800451e:	4a13      	ldr	r2, [pc, #76]	@ (800456c <engineUpdate+0x378>)
 8004520:	6053      	str	r3, [r2, #4]
    if( now - rxtime >= 0 ) {
 8004522:	68ba      	ldr	r2, [r7, #8]
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	1ad3      	subs	r3, r2, r3
 8004528:	2b00      	cmp	r3, #0
 800452a:	db06      	blt.n	800453a <engineUpdate+0x346>
        LMIC.osjob.func = FUNC_ADDR(processBeacon);
 800452c:	4b0f      	ldr	r3, [pc, #60]	@ (800456c <engineUpdate+0x378>)
 800452e:	4a13      	ldr	r2, [pc, #76]	@ (800457c <engineUpdate+0x388>)
 8004530:	61da      	str	r2, [r3, #28]
        os_radio(RADIO_RX);
 8004532:	2002      	movs	r0, #2
 8004534:	f001 f89e 	bl	8005674 <os_radio>
        return;
 8004538:	e015      	b.n	8004566 <engineUpdate+0x372>
    }
    os_setTimedCallback(&LMIC.osjob, rxtime, FUNC_ADDR(startRxBcn));
 800453a:	4a11      	ldr	r2, [pc, #68]	@ (8004580 <engineUpdate+0x38c>)
 800453c:	6979      	ldr	r1, [r7, #20]
 800453e:	480e      	ldr	r0, [pc, #56]	@ (8004578 <engineUpdate+0x384>)
 8004540:	f000 fadc 	bl	8004afc <os_setTimedCallback>
    return;
 8004544:	e00f      	b.n	8004566 <engineUpdate+0x372>
            goto txdelay; // We don't track the beacon - nothing else to do - so wait for the time to TX
 8004546:	bf00      	nop
 8004548:	e002      	b.n	8004550 <engineUpdate+0x35c>
                goto txdelay;
 800454a:	bf00      	nop
 800454c:	e000      	b.n	8004550 <engineUpdate+0x35c>
        goto txdelay;
 800454e:	bf00      	nop
  txdelay:
    EV(devCond, INFO, (e_.reason = EV::devCond_t::TX_DELAY,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = osticks2ms(txbeg-now),
                       e_.info2  = LMIC.seqnoUp-1));
    os_setTimedCallback(&LMIC.osjob, txbeg-TX_RAMPUP, FUNC_ADDR(runEngineUpdate));
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	3b40      	subs	r3, #64	@ 0x40
 8004554:	4a0b      	ldr	r2, [pc, #44]	@ (8004584 <engineUpdate+0x390>)
 8004556:	4619      	mov	r1, r3
 8004558:	4807      	ldr	r0, [pc, #28]	@ (8004578 <engineUpdate+0x384>)
 800455a:	f000 facf 	bl	8004afc <os_setTimedCallback>
 800455e:	e002      	b.n	8004566 <engineUpdate+0x372>
        return;
 8004560:	bf00      	nop
 8004562:	e000      	b.n	8004566 <engineUpdate+0x372>
            return;
 8004564:	bf00      	nop
}
 8004566:	3718      	adds	r7, #24
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}
 800456c:	20000154 	.word	0x20000154
 8004570:	20000288 	.word	0x20000288
 8004574:	080041d1 	.word	0x080041d1
 8004578:	20000168 	.word	0x20000168
 800457c:	08003f95 	.word	0x08003f95
 8004580:	080041ad 	.word	0x080041ad
 8004584:	0800287d 	.word	0x0800287d

08004588 <LMIC_reset>:
    os_radio(RADIO_RST);
    LMIC.opmode |= OP_SHUTDOWN;
}


void LMIC_reset (void) {
 8004588:	b598      	push	{r3, r4, r7, lr}
 800458a:	af00      	add	r7, sp, #0
    EV(devCond, INFO, (e_.reason = EV::devCond_t::LMIC_EV,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = EV_RESET));
    os_radio(RADIO_RST);
 800458c:	2000      	movs	r0, #0
 800458e:	f001 f871 	bl	8005674 <os_radio>
    os_clearCallback(&LMIC.osjob);
 8004592:	4821      	ldr	r0, [pc, #132]	@ (8004618 <LMIC_reset+0x90>)
 8004594:	f000 fa6e 	bl	8004a74 <os_clearCallback>

    os_clearMem((xref2u1_t)&LMIC,SIZEOFEXPR(LMIC));
 8004598:	f44f 72d6 	mov.w	r2, #428	@ 0x1ac
 800459c:	2100      	movs	r1, #0
 800459e:	481f      	ldr	r0, [pc, #124]	@ (800461c <LMIC_reset+0x94>)
 80045a0:	f005 fa9a 	bl	8009ad8 <memset>
    LMIC.devaddr      =  0;
 80045a4:	4b1d      	ldr	r3, [pc, #116]	@ (800461c <LMIC_reset+0x94>)
 80045a6:	2200      	movs	r2, #0
 80045a8:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    LMIC.devNonce     =  os_getRndU2();
 80045ac:	f000 ff66 	bl	800547c <radio_rand1>
 80045b0:	4603      	mov	r3, r0
 80045b2:	021b      	lsls	r3, r3, #8
 80045b4:	b21c      	sxth	r4, r3
 80045b6:	f000 ff61 	bl	800547c <radio_rand1>
 80045ba:	4603      	mov	r3, r0
 80045bc:	b21b      	sxth	r3, r3
 80045be:	4323      	orrs	r3, r4
 80045c0:	b21b      	sxth	r3, r3
 80045c2:	b29a      	uxth	r2, r3
 80045c4:	4b15      	ldr	r3, [pc, #84]	@ (800461c <LMIC_reset+0x94>)
 80045c6:	f8a3 20f2 	strh.w	r2, [r3, #242]	@ 0xf2
    LMIC.opmode       =  OP_NONE;
 80045ca:	4b14      	ldr	r3, [pc, #80]	@ (800461c <LMIC_reset+0x94>)
 80045cc:	2200      	movs	r2, #0
 80045ce:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    LMIC.errcr        =  CR_4_5;
 80045d2:	4b12      	ldr	r3, [pc, #72]	@ (800461c <LMIC_reset+0x94>)
 80045d4:	2200      	movs	r2, #0
 80045d6:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
    LMIC.adrEnabled   =  FCT_ADREN;
 80045da:	4b10      	ldr	r3, [pc, #64]	@ (800461c <LMIC_reset+0x94>)
 80045dc:	2280      	movs	r2, #128	@ 0x80
 80045de:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    LMIC.dn2Dr        =  DR_DNW2;   // we need this for 2nd DN window of join accept
 80045e2:	4b0e      	ldr	r3, [pc, #56]	@ (800461c <LMIC_reset+0x94>)
 80045e4:	2200      	movs	r2, #0
 80045e6:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    LMIC.dn2Freq      =  FREQ_DNW2; // ditto
 80045ea:	4b0c      	ldr	r3, [pc, #48]	@ (800461c <LMIC_reset+0x94>)
 80045ec:	4a0c      	ldr	r2, [pc, #48]	@ (8004620 <LMIC_reset+0x98>)
 80045ee:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
    LMIC.rxDelay      =  DELAY_DNW1;
 80045f2:	4b0a      	ldr	r3, [pc, #40]	@ (800461c <LMIC_reset+0x94>)
 80045f4:	2201      	movs	r2, #1
 80045f6:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    LMIC.ping.freq    =  FREQ_PING; // defaults for ping
 80045fa:	4b08      	ldr	r3, [pc, #32]	@ (800461c <LMIC_reset+0x94>)
 80045fc:	4a08      	ldr	r2, [pc, #32]	@ (8004620 <LMIC_reset+0x98>)
 80045fe:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    LMIC.ping.dr      =  DR_PING;   // ditto
 8004602:	4b06      	ldr	r3, [pc, #24]	@ (800461c <LMIC_reset+0x94>)
 8004604:	2203      	movs	r2, #3
 8004606:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
    LMIC.ping.intvExp =  0xFF;
 800460a:	4b04      	ldr	r3, [pc, #16]	@ (800461c <LMIC_reset+0x94>)
 800460c:	22ff      	movs	r2, #255	@ 0xff
 800460e:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
    DO_DEVDB(LMIC.dn2Dr,        dn2Dr);
    DO_DEVDB(LMIC.dn2Freq,      dn2Freq);
    DO_DEVDB(LMIC.ping.freq,    pingFreq);
    DO_DEVDB(LMIC.ping.dr,      pingDr);
    DO_DEVDB(LMIC.ping.intvExp, pingIntvExp);
}
 8004612:	bf00      	nop
 8004614:	bd98      	pop	{r3, r4, r7, pc}
 8004616:	bf00      	nop
 8004618:	20000168 	.word	0x20000168
 800461c:	20000154 	.word	0x20000154
 8004620:	33d3e608 	.word	0x33d3e608

08004624 <LMIC_init>:


void LMIC_init (void) {
 8004624:	b480      	push	{r7}
 8004626:	af00      	add	r7, sp, #0
    LMIC.opmode = OP_SHUTDOWN;
 8004628:	4b04      	ldr	r3, [pc, #16]	@ (800463c <LMIC_init+0x18>)
 800462a:	2240      	movs	r2, #64	@ 0x40
 800462c:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
}
 8004630:	bf00      	nop
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr
 800463a:	bf00      	nop
 800463c:	20000154 	.word	0x20000154

08004640 <LMIC_setTxData>:
    os_radio(RADIO_RST);
    engineUpdate();
}


void LMIC_setTxData (void) {
 8004640:	b580      	push	{r7, lr}
 8004642:	af00      	add	r7, sp, #0
    LMIC.opmode |= OP_TXDATA;
 8004644:	4b0b      	ldr	r3, [pc, #44]	@ (8004674 <LMIC_setTxData+0x34>)
 8004646:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800464a:	f043 0308 	orr.w	r3, r3, #8
 800464e:	b29a      	uxth	r2, r3
 8004650:	4b08      	ldr	r3, [pc, #32]	@ (8004674 <LMIC_setTxData+0x34>)
 8004652:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    if( (LMIC.opmode & OP_JOINING) == 0 )
 8004656:	4b07      	ldr	r3, [pc, #28]	@ (8004674 <LMIC_setTxData+0x34>)
 8004658:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800465c:	f003 0304 	and.w	r3, r3, #4
 8004660:	2b00      	cmp	r3, #0
 8004662:	d103      	bne.n	800466c <LMIC_setTxData+0x2c>
        LMIC.txCnt = 0;             // cancel any ongoing TX/RX retries
 8004664:	4b03      	ldr	r3, [pc, #12]	@ (8004674 <LMIC_setTxData+0x34>)
 8004666:	2200      	movs	r2, #0
 8004668:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
    engineUpdate();
 800466c:	f7ff fdc2 	bl	80041f4 <engineUpdate>
}
 8004670:	bf00      	nop
 8004672:	bd80      	pop	{r7, pc}
 8004674:	20000154 	.word	0x20000154

08004678 <LMIC_setTxData2>:


//
int LMIC_setTxData2 (u1_t port, xref2u1_t data, u1_t dlen, u1_t confirmed) {
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0
 800467e:	6039      	str	r1, [r7, #0]
 8004680:	4611      	mov	r1, r2
 8004682:	461a      	mov	r2, r3
 8004684:	4603      	mov	r3, r0
 8004686:	71fb      	strb	r3, [r7, #7]
 8004688:	460b      	mov	r3, r1
 800468a:	71bb      	strb	r3, [r7, #6]
 800468c:	4613      	mov	r3, r2
 800468e:	717b      	strb	r3, [r7, #5]
    if( dlen > SIZEOFEXPR(LMIC.pendTxData) )
 8004690:	79bb      	ldrb	r3, [r7, #6]
 8004692:	2b34      	cmp	r3, #52	@ 0x34
 8004694:	d902      	bls.n	800469c <LMIC_setTxData2+0x24>
        return -2;
 8004696:	f06f 0301 	mvn.w	r3, #1
 800469a:	e017      	b.n	80046cc <LMIC_setTxData2+0x54>
    if( data != (xref2u1_t)0 )
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d005      	beq.n	80046ae <LMIC_setTxData2+0x36>
        os_copyMem(LMIC.pendTxData, data, dlen);
 80046a2:	79bb      	ldrb	r3, [r7, #6]
 80046a4:	461a      	mov	r2, r3
 80046a6:	6839      	ldr	r1, [r7, #0]
 80046a8:	480a      	ldr	r0, [pc, #40]	@ (80046d4 <LMIC_setTxData2+0x5c>)
 80046aa:	f005 fa41 	bl	8009b30 <memcpy>
    LMIC.pendTxConf = confirmed;
 80046ae:	4a0a      	ldr	r2, [pc, #40]	@ (80046d8 <LMIC_setTxData2+0x60>)
 80046b0:	797b      	ldrb	r3, [r7, #5]
 80046b2:	f882 30bb 	strb.w	r3, [r2, #187]	@ 0xbb
    LMIC.pendTxPort = port;
 80046b6:	4a08      	ldr	r2, [pc, #32]	@ (80046d8 <LMIC_setTxData2+0x60>)
 80046b8:	79fb      	ldrb	r3, [r7, #7]
 80046ba:	f882 30ba 	strb.w	r3, [r2, #186]	@ 0xba
    LMIC.pendTxLen  = dlen;
 80046be:	4a06      	ldr	r2, [pc, #24]	@ (80046d8 <LMIC_setTxData2+0x60>)
 80046c0:	79bb      	ldrb	r3, [r7, #6]
 80046c2:	f882 30bc 	strb.w	r3, [r2, #188]	@ 0xbc
    LMIC_setTxData();
 80046c6:	f7ff ffbb 	bl	8004640 <LMIC_setTxData>
    return 0;
 80046ca:	2300      	movs	r3, #0
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3708      	adds	r7, #8
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	20000211 	.word	0x20000211
 80046d8:	20000154 	.word	0x20000154

080046dc <os_getArtEui>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// provide application router ID (8 bytes, LSBF)
void os_getArtEui (u1_t* buf) {
 80046dc:	b480      	push	{r7}
 80046de:	b083      	sub	sp, #12
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
	memcpy(buf, APPEUI, 8);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4906      	ldr	r1, [pc, #24]	@ (8004700 <os_getArtEui+0x24>)
 80046e8:	461a      	mov	r2, r3
 80046ea:	460b      	mov	r3, r1
 80046ec:	cb03      	ldmia	r3!, {r0, r1}
 80046ee:	6010      	str	r0, [r2, #0]
 80046f0:	6051      	str	r1, [r2, #4]
}
 80046f2:	bf00      	nop
 80046f4:	370c      	adds	r7, #12
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	0800ad1c 	.word	0x0800ad1c

08004704 <os_getDevEui>:
// provide device ID (8 bytes, LSBF)
void os_getDevEui (u1_t* buf) {
 8004704:	b480      	push	{r7}
 8004706:	b083      	sub	sp, #12
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
	memcpy(buf, DEVEUI, 8);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	4906      	ldr	r1, [pc, #24]	@ (8004728 <os_getDevEui+0x24>)
 8004710:	461a      	mov	r2, r3
 8004712:	460b      	mov	r3, r1
 8004714:	cb03      	ldmia	r3!, {r0, r1}
 8004716:	6010      	str	r0, [r2, #0]
 8004718:	6051      	str	r1, [r2, #4]
}
 800471a:	bf00      	nop
 800471c:	370c      	adds	r7, #12
 800471e:	46bd      	mov	sp, r7
 8004720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004724:	4770      	bx	lr
 8004726:	bf00      	nop
 8004728:	0800ad24 	.word	0x0800ad24

0800472c <os_getDevKey>:
// provide device key (16 bytes)
void os_getDevKey (u1_t* buf) {
 800472c:	b4b0      	push	{r4, r5, r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
	memcpy(buf, DEVKEY, 16);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	4a06      	ldr	r2, [pc, #24]	@ (8004750 <os_getDevKey+0x24>)
 8004738:	461c      	mov	r4, r3
 800473a:	4615      	mov	r5, r2
 800473c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800473e:	6020      	str	r0, [r4, #0]
 8004740:	6061      	str	r1, [r4, #4]
 8004742:	60a2      	str	r2, [r4, #8]
 8004744:	60e3      	str	r3, [r4, #12]
}
 8004746:	bf00      	nop
 8004748:	370c      	adds	r7, #12
 800474a:	46bd      	mov	sp, r7
 800474c:	bcb0      	pop	{r4, r5, r7}
 800474e:	4770      	bx	lr
 8004750:	0800ad2c 	.word	0x0800ad2c

08004754 <initsensor>:
void initsensor(){
 8004754:	b580      	push	{r7, lr}
 8004756:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Alim_temp_GPIO_Port, Alim_temp_Pin, GPIO_PIN_SET); //alimente le capteur de temperature
 8004758:	2201      	movs	r2, #1
 800475a:	2180      	movs	r1, #128	@ 0x80
 800475c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004760:	f003 f834 	bl	80077cc <HAL_GPIO_WritePin>
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8004764:	217f      	movs	r1, #127	@ 0x7f
 8004766:	4802      	ldr	r0, [pc, #8]	@ (8004770 <initsensor+0x1c>)
 8004768:	f002 fce2 	bl	8007130 <HAL_ADCEx_Calibration_Start>
}
 800476c:	bf00      	nop
 800476e:	bd80      	pop	{r7, pc}
 8004770:	20000028 	.word	0x20000028

08004774 <initfunc>:

void initfunc (osjob_t* j) {
 8004774:	b580      	push	{r7, lr}
 8004776:	b082      	sub	sp, #8
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
	// intialize sensor hardware
	initsensor();
 800477c:	f7ff ffea 	bl	8004754 <initsensor>
	// reset MAC state
	LMIC_reset();
 8004780:	f7ff ff02 	bl	8004588 <LMIC_reset>
	// start joining
	LMIC_startJoining();
 8004784:	f7ff faaa 	bl	8003cdc <LMIC_startJoining>
	// init done - onEvent() callback will be invoked...
}
 8004788:	bf00      	nop
 800478a:	3708      	adds	r7, #8
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <readsensor_temp>:
int readsensor_temp(){
 8004790:	b480      	push	{r7}
 8004792:	af00      	add	r7, sp, #0
	return  (188686 - 147 * raw_adc1_in15);
 8004794:	4b07      	ldr	r3, [pc, #28]	@ (80047b4 <readsensor_temp+0x24>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f06f 0292 	mvn.w	r2, #146	@ 0x92
 800479c:	fb02 f303 	mul.w	r3, r2, r3
 80047a0:	f503 3338 	add.w	r3, r3, #188416	@ 0x2e000
 80047a4:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr
 80047b2:	bf00      	nop
 80047b4:	20000300 	.word	0x20000300

080047b8 <reportfunc>:

static osjob_t reportjob;
// report sensor value every minute
static void reportfunc (osjob_t* j) {
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
	// read sensor
	int val = readsensor_temp() - TEMP_OFFSET;
 80047c0:	f7ff ffe6 	bl	8004790 <readsensor_temp>
 80047c4:	60f8      	str	r0, [r7, #12]

	// prepare and schedule data for transmission
	val = val / 100; //temperature en 10e de degres
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	4a17      	ldr	r2, [pc, #92]	@ (8004828 <reportfunc+0x70>)
 80047ca:	fb82 1203 	smull	r1, r2, r2, r3
 80047ce:	1152      	asrs	r2, r2, #5
 80047d0:	17db      	asrs	r3, r3, #31
 80047d2:	1ad3      	subs	r3, r2, r3
 80047d4:	60fb      	str	r3, [r7, #12]
	LMIC.frame[0] = 0;
 80047d6:	4b15      	ldr	r3, [pc, #84]	@ (800482c <reportfunc+0x74>)
 80047d8:	2200      	movs	r2, #0
 80047da:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
	LMIC.frame[1] = 0x67; //adresse capteur
 80047de:	4b13      	ldr	r3, [pc, #76]	@ (800482c <reportfunc+0x74>)
 80047e0:	2267      	movs	r2, #103	@ 0x67
 80047e2:	f883 2149 	strb.w	r2, [r3, #329]	@ 0x149

	LMIC.frame[2] = val >> 8; //valeur capteur
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	121b      	asrs	r3, r3, #8
 80047ea:	b2da      	uxtb	r2, r3
 80047ec:	4b0f      	ldr	r3, [pc, #60]	@ (800482c <reportfunc+0x74>)
 80047ee:	f883 214a 	strb.w	r2, [r3, #330]	@ 0x14a
	LMIC.frame[3] = val;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	b2da      	uxtb	r2, r3
 80047f6:	4b0d      	ldr	r3, [pc, #52]	@ (800482c <reportfunc+0x74>)
 80047f8:	f883 214b 	strb.w	r2, [r3, #331]	@ 0x14b

	LMIC_setTxData2(1, LMIC.frame, 4, 0); // (port 1, 2 bytes, unconfirmed)
 80047fc:	2300      	movs	r3, #0
 80047fe:	2204      	movs	r2, #4
 8004800:	490b      	ldr	r1, [pc, #44]	@ (8004830 <reportfunc+0x78>)
 8004802:	2001      	movs	r0, #1
 8004804:	f7ff ff38 	bl	8004678 <LMIC_setTxData2>
	// reschedule job in 60 seconds
	os_setTimedCallback(j, os_getTime()+sec2osticks(15), reportfunc);
 8004808:	f000 f90e 	bl	8004a28 <os_getTime>
 800480c:	4603      	mov	r3, r0
 800480e:	f503 23ea 	add.w	r3, r3, #479232	@ 0x75000
 8004812:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8004816:	4a07      	ldr	r2, [pc, #28]	@ (8004834 <reportfunc+0x7c>)
 8004818:	4619      	mov	r1, r3
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f000 f96e 	bl	8004afc <os_setTimedCallback>
}
 8004820:	bf00      	nop
 8004822:	3710      	adds	r7, #16
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}
 8004828:	51eb851f 	.word	0x51eb851f
 800482c:	20000154 	.word	0x20000154
 8004830:	2000029c 	.word	0x2000029c
 8004834:	080047b9 	.word	0x080047b9

08004838 <onEvent>:


//////////////////////////////////////////////////
// LMIC EVENT CALLBACK
//////////////////////////////////////////////////
void onEvent (ev_t ev) {
 8004838:	b580      	push	{r7, lr}
 800483a:	b082      	sub	sp, #8
 800483c:	af00      	add	r7, sp, #0
 800483e:	4603      	mov	r3, r0
 8004840:	71fb      	strb	r3, [r7, #7]
	switch(ev) {
 8004842:	79fb      	ldrb	r3, [r7, #7]
 8004844:	3b01      	subs	r3, #1
 8004846:	2b0e      	cmp	r3, #14
 8004848:	d82f      	bhi.n	80048aa <onEvent+0x72>
 800484a:	a201      	add	r2, pc, #4	@ (adr r2, 8004850 <onEvent+0x18>)
 800484c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004850:	080048ab 	.word	0x080048ab
 8004854:	080048ab 	.word	0x080048ab
 8004858:	080048ab 	.word	0x080048ab
 800485c:	080048ab 	.word	0x080048ab
 8004860:	080048ab 	.word	0x080048ab
 8004864:	0800488d 	.word	0x0800488d
 8004868:	080048ab 	.word	0x080048ab
 800486c:	080048ab 	.word	0x080048ab
 8004870:	080048ab 	.word	0x080048ab
 8004874:	08004895 	.word	0x08004895
 8004878:	080048ab 	.word	0x080048ab
 800487c:	080048ab 	.word	0x080048ab
 8004880:	080048ab 	.word	0x080048ab
 8004884:	080048ab 	.word	0x080048ab
 8004888:	080048ab 	.word	0x080048ab
			// nothing
			break;

		case EV_JOINED:
			// kick-off periodic sensor job
			reportfunc(&reportjob);
 800488c:	480a      	ldr	r0, [pc, #40]	@ (80048b8 <onEvent+0x80>)
 800488e:	f7ff ff93 	bl	80047b8 <reportfunc>
			break;
 8004892:	e00d      	b.n	80048b0 <onEvent+0x78>
		case EV_RFU1:
			break;
		case EV_REJOIN_FAILED:
			break;
		case EV_TXCOMPLETE:
			if (LMIC.txrxFlags & TXRX_ACK)
 8004894:	4b09      	ldr	r3, [pc, #36]	@ (80048bc <onEvent+0x84>)
 8004896:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 800489a:	b25b      	sxtb	r3, r3
 800489c:	2b00      	cmp	r3, #0
 800489e:	da06      	bge.n	80048ae <onEvent+0x76>
			if (LMIC.dataLen)
 80048a0:	4b06      	ldr	r3, [pc, #24]	@ (80048bc <onEvent+0x84>)
 80048a2:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80048a6:	2b00      	cmp	r3, #0
			break;
		case EV_LOST_TSYNC:
			break;
 80048a8:	e001      	b.n	80048ae <onEvent+0x76>
		case EV_LINK_DEAD:
			break;
		case EV_LINK_ALIVE:
			break;
		default:
			break;
 80048aa:	bf00      	nop
 80048ac:	e000      	b.n	80048b0 <onEvent+0x78>
			break;
 80048ae:	bf00      	nop
	}
}
 80048b0:	bf00      	nop
 80048b2:	3708      	adds	r7, #8
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}
 80048b8:	20000304 	.word	0x20000304
 80048bc:	20000154 	.word	0x20000154

080048c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80048c6:	f001 f8fe 	bl	8005ac6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80048ca:	f000 f82f 	bl	800492c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80048ce:	f7fc fc57 	bl	8001180 <MX_GPIO_Init>
  MX_SPI3_Init();
 80048d2:	f000 fefb 	bl	80056cc <MX_SPI3_Init>
  MX_TIM7_Init();
 80048d6:	f001 f853 	bl	8005980 <MX_TIM7_Init>
  MX_TIM6_Init();
 80048da:	f001 f819 	bl	8005910 <MX_TIM6_Init>
  MX_ADC1_Init();
 80048de:	f7fb fe3d 	bl	800055c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6); //demarrage du timer 6 en interruption toutes les secondes pour la mesure temperature
 80048e2:	480e      	ldr	r0, [pc, #56]	@ (800491c <main+0x5c>)
 80048e4:	f004 fe80 	bl	80095e8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);   // <----------- change to your setup
 80048e8:	480d      	ldr	r0, [pc, #52]	@ (8004920 <main+0x60>)
 80048ea:	f004 fe7d 	bl	80095e8 <HAL_TIM_Base_Start_IT>
  __HAL_SPI_ENABLE(&hspi3);        // <----------- change to your setup
 80048ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004924 <main+0x64>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004924 <main+0x64>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048fc:	601a      	str	r2, [r3, #0]
  osjob_t initjob;
  // initialize runtime env
  os_init();
 80048fe:	f000 f881 	bl	8004a04 <os_init>
  // setup initial job
  os_setCallback(&initjob, initfunc);
 8004902:	1d3b      	adds	r3, r7, #4
 8004904:	4908      	ldr	r1, [pc, #32]	@ (8004928 <main+0x68>)
 8004906:	4618      	mov	r0, r3
 8004908:	f000 f8d2 	bl	8004ab0 <os_setCallback>
//  os_setCallback(&hellojob, hellofunc);
  // execute scheduled jobs and events
  os_runloop();
 800490c:	f000 f92c 	bl	8004b68 <os_runloop>
  // (not reached)
  return 0;
 8004910:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8004912:	4618      	mov	r0, r3
 8004914:	3710      	adds	r7, #16
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop
 800491c:	2000038c 	.word	0x2000038c
 8004920:	200003d8 	.word	0x200003d8
 8004924:	20000328 	.word	0x20000328
 8004928:	08004775 	.word	0x08004775

0800492c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b096      	sub	sp, #88	@ 0x58
 8004930:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004932:	f107 0314 	add.w	r3, r7, #20
 8004936:	2244      	movs	r2, #68	@ 0x44
 8004938:	2100      	movs	r1, #0
 800493a:	4618      	mov	r0, r3
 800493c:	f005 f8cc 	bl	8009ad8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004940:	463b      	mov	r3, r7
 8004942:	2200      	movs	r2, #0
 8004944:	601a      	str	r2, [r3, #0]
 8004946:	605a      	str	r2, [r3, #4]
 8004948:	609a      	str	r2, [r3, #8]
 800494a:	60da      	str	r2, [r3, #12]
 800494c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800494e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004952:	f002 ff79 	bl	8007848 <HAL_PWREx_ControlVoltageScaling>
 8004956:	4603      	mov	r3, r0
 8004958:	2b00      	cmp	r3, #0
 800495a:	d001      	beq.n	8004960 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800495c:	f000 f84c 	bl	80049f8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004960:	2302      	movs	r3, #2
 8004962:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004964:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004968:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800496a:	2310      	movs	r3, #16
 800496c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800496e:	2302      	movs	r3, #2
 8004970:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004972:	2302      	movs	r3, #2
 8004974:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8004976:	2301      	movs	r3, #1
 8004978:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800497a:	230a      	movs	r3, #10
 800497c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800497e:	2307      	movs	r3, #7
 8004980:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004982:	2302      	movs	r3, #2
 8004984:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004986:	2302      	movs	r3, #2
 8004988:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800498a:	f107 0314 	add.w	r3, r7, #20
 800498e:	4618      	mov	r0, r3
 8004990:	f002 ffb0 	bl	80078f4 <HAL_RCC_OscConfig>
 8004994:	4603      	mov	r3, r0
 8004996:	2b00      	cmp	r3, #0
 8004998:	d001      	beq.n	800499e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800499a:	f000 f82d 	bl	80049f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800499e:	230f      	movs	r3, #15
 80049a0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80049a2:	2303      	movs	r3, #3
 80049a4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80049a6:	2300      	movs	r3, #0
 80049a8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80049aa:	2300      	movs	r3, #0
 80049ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80049ae:	2300      	movs	r3, #0
 80049b0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80049b2:	463b      	mov	r3, r7
 80049b4:	2104      	movs	r1, #4
 80049b6:	4618      	mov	r0, r3
 80049b8:	f003 fbb0 	bl	800811c <HAL_RCC_ClockConfig>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d001      	beq.n	80049c6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80049c2:	f000 f819 	bl	80049f8 <Error_Handler>
  }
}
 80049c6:	bf00      	nop
 80049c8:	3758      	adds	r7, #88	@ 0x58
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}
	...

080049d0 <HAL_ADC_ConvCpltCallback>:
//	}
//}


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
	raw_adc1_in15 = HAL_ADC_GetValue(&hadc1);
 80049d8:	4805      	ldr	r0, [pc, #20]	@ (80049f0 <HAL_ADC_ConvCpltCallback+0x20>)
 80049da:	f001 fcdf 	bl	800639c <HAL_ADC_GetValue>
 80049de:	4603      	mov	r3, r0
 80049e0:	461a      	mov	r2, r3
 80049e2:	4b04      	ldr	r3, [pc, #16]	@ (80049f4 <HAL_ADC_ConvCpltCallback+0x24>)
 80049e4:	601a      	str	r2, [r3, #0]
}
 80049e6:	bf00      	nop
 80049e8:	3708      	adds	r7, #8
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	20000028 	.word	0x20000028
 80049f4:	20000300 	.word	0x20000300

080049f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80049f8:	b480      	push	{r7}
 80049fa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80049fc:	b672      	cpsid	i
}
 80049fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004a00:	bf00      	nop
 8004a02:	e7fd      	b.n	8004a00 <Error_Handler+0x8>

08004a04 <os_init>:
static struct {
    osjob_t* scheduledjobs;
    osjob_t* runnablejobs;
} OS;

void os_init () {
 8004a04:	b580      	push	{r7, lr}
 8004a06:	af00      	add	r7, sp, #0
    memset(&OS, 0x00, sizeof(OS));
 8004a08:	2208      	movs	r2, #8
 8004a0a:	2100      	movs	r1, #0
 8004a0c:	4805      	ldr	r0, [pc, #20]	@ (8004a24 <os_init+0x20>)
 8004a0e:	f005 f863 	bl	8009ad8 <memset>
    hal_init();
 8004a12:	f7fc fdaf 	bl	8001574 <hal_init>
    radio_init();
 8004a16:	f000 fcbd 	bl	8005394 <radio_init>
    LMIC_init();
 8004a1a:	f7ff fe03 	bl	8004624 <LMIC_init>
}
 8004a1e:	bf00      	nop
 8004a20:	bd80      	pop	{r7, pc}
 8004a22:	bf00      	nop
 8004a24:	20000310 	.word	0x20000310

08004a28 <os_getTime>:

ostime_t os_getTime () {
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	af00      	add	r7, sp, #0
    return hal_ticks();
 8004a2c:	f7fc fcb8 	bl	80013a0 <hal_ticks>
 8004a30:	4603      	mov	r3, r0
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	bd80      	pop	{r7, pc}

08004a36 <unlinkjob>:

// unlink job from queue, return if removed
static int unlinkjob (osjob_t** pnext, osjob_t* job) {
 8004a36:	b480      	push	{r7}
 8004a38:	b083      	sub	sp, #12
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	6078      	str	r0, [r7, #4]
 8004a3e:	6039      	str	r1, [r7, #0]
    for( ; *pnext; pnext = &((*pnext)->next)) {
 8004a40:	e00d      	b.n	8004a5e <unlinkjob+0x28>
        if(*pnext == job) { // unlink
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	683a      	ldr	r2, [r7, #0]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d105      	bne.n	8004a58 <unlinkjob+0x22>
            *pnext = job->next;
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	601a      	str	r2, [r3, #0]
            return 1;
 8004a54:	2301      	movs	r3, #1
 8004a56:	e007      	b.n	8004a68 <unlinkjob+0x32>
    for( ; *pnext; pnext = &((*pnext)->next)) {
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	607b      	str	r3, [r7, #4]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d1ed      	bne.n	8004a42 <unlinkjob+0xc>
        }
    }
    return 0;
 8004a66:	2300      	movs	r3, #0
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	370c      	adds	r7, #12
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a72:	4770      	bx	lr

08004a74 <os_clearCallback>:

// clear scheduled job
void os_clearCallback (osjob_t* job) {
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b082      	sub	sp, #8
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
    hal_disableIRQs();
 8004a7c:	f7fc fd4e 	bl	800151c <hal_disableIRQs>
    unlinkjob(&OS.scheduledjobs, job) || unlinkjob(&OS.runnablejobs, job);
 8004a80:	6879      	ldr	r1, [r7, #4]
 8004a82:	4809      	ldr	r0, [pc, #36]	@ (8004aa8 <os_clearCallback+0x34>)
 8004a84:	f7ff ffd7 	bl	8004a36 <unlinkjob>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d105      	bne.n	8004a9a <os_clearCallback+0x26>
 8004a8e:	6879      	ldr	r1, [r7, #4]
 8004a90:	4806      	ldr	r0, [pc, #24]	@ (8004aac <os_clearCallback+0x38>)
 8004a92:	f7ff ffd0 	bl	8004a36 <unlinkjob>
 8004a96:	4603      	mov	r3, r0
 8004a98:	2b00      	cmp	r3, #0
    hal_enableIRQs();
 8004a9a:	f7fc fd4f 	bl	800153c <hal_enableIRQs>
}
 8004a9e:	bf00      	nop
 8004aa0:	3708      	adds	r7, #8
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bd80      	pop	{r7, pc}
 8004aa6:	bf00      	nop
 8004aa8:	20000310 	.word	0x20000310
 8004aac:	20000314 	.word	0x20000314

08004ab0 <os_setCallback>:

// schedule immediately runnable job
void os_setCallback (osjob_t* job, osjobcb_t cb) {
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b084      	sub	sp, #16
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	6039      	str	r1, [r7, #0]
    osjob_t** pnext;
    hal_disableIRQs();
 8004aba:	f7fc fd2f 	bl	800151c <hal_disableIRQs>
    // remove if job was already queued
    unlinkjob(&OS.runnablejobs, job);
 8004abe:	6879      	ldr	r1, [r7, #4]
 8004ac0:	480d      	ldr	r0, [pc, #52]	@ (8004af8 <os_setCallback+0x48>)
 8004ac2:	f7ff ffb8 	bl	8004a36 <unlinkjob>
    // fill-in job
    job->func = cb;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	683a      	ldr	r2, [r7, #0]
 8004aca:	609a      	str	r2, [r3, #8]
    job->next = NULL;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	601a      	str	r2, [r3, #0]
    // add to end of run queue
    for(pnext=&OS.runnablejobs; *pnext; pnext=&((*pnext)->next));
 8004ad2:	4b09      	ldr	r3, [pc, #36]	@ (8004af8 <os_setCallback+0x48>)
 8004ad4:	60fb      	str	r3, [r7, #12]
 8004ad6:	e002      	b.n	8004ade <os_setCallback+0x2e>
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	60fb      	str	r3, [r7, #12]
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d1f8      	bne.n	8004ad8 <os_setCallback+0x28>
    *pnext = job;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	687a      	ldr	r2, [r7, #4]
 8004aea:	601a      	str	r2, [r3, #0]
    hal_enableIRQs();
 8004aec:	f7fc fd26 	bl	800153c <hal_enableIRQs>
}
 8004af0:	bf00      	nop
 8004af2:	3710      	adds	r7, #16
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	20000314 	.word	0x20000314

08004afc <os_setTimedCallback>:

// schedule timed job
void os_setTimedCallback (osjob_t* job, ostime_t time, osjobcb_t cb) {
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b086      	sub	sp, #24
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	607a      	str	r2, [r7, #4]
    osjob_t** pnext;
    hal_disableIRQs();
 8004b08:	f7fc fd08 	bl	800151c <hal_disableIRQs>
    // remove if job was already queued
    unlinkjob(&OS.scheduledjobs, job);
 8004b0c:	68f9      	ldr	r1, [r7, #12]
 8004b0e:	4815      	ldr	r0, [pc, #84]	@ (8004b64 <os_setTimedCallback+0x68>)
 8004b10:	f7ff ff91 	bl	8004a36 <unlinkjob>
    // fill-in job
    job->deadline = time;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	68ba      	ldr	r2, [r7, #8]
 8004b18:	605a      	str	r2, [r3, #4]
    job->func = cb;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	687a      	ldr	r2, [r7, #4]
 8004b1e:	609a      	str	r2, [r3, #8]
    job->next = NULL;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2200      	movs	r2, #0
 8004b24:	601a      	str	r2, [r3, #0]
    // insert into schedule
    for(pnext=&OS.scheduledjobs; *pnext; pnext=&((*pnext)->next)) {
 8004b26:	4b0f      	ldr	r3, [pc, #60]	@ (8004b64 <os_setTimedCallback+0x68>)
 8004b28:	617b      	str	r3, [r7, #20]
 8004b2a:	e00e      	b.n	8004b4a <os_setTimedCallback+0x4e>
        if((*pnext)->deadline - time > 0) { // (cmp diff, not abs!)
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	685a      	ldr	r2, [r3, #4]
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	dd04      	ble.n	8004b44 <os_setTimedCallback+0x48>
            // enqueue before next element and stop
            job->next = *pnext;
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	601a      	str	r2, [r3, #0]
            break;
 8004b42:	e006      	b.n	8004b52 <os_setTimedCallback+0x56>
    for(pnext=&OS.scheduledjobs; *pnext; pnext=&((*pnext)->next)) {
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	617b      	str	r3, [r7, #20]
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d1ec      	bne.n	8004b2c <os_setTimedCallback+0x30>
        }
    }
    *pnext = job;
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	68fa      	ldr	r2, [r7, #12]
 8004b56:	601a      	str	r2, [r3, #0]
    hal_enableIRQs();
 8004b58:	f7fc fcf0 	bl	800153c <hal_enableIRQs>
}
 8004b5c:	bf00      	nop
 8004b5e:	3718      	adds	r7, #24
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	20000310 	.word	0x20000310

08004b68 <os_runloop>:

// execute jobs from timer and from run queue
void os_runloop () {
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b082      	sub	sp, #8
 8004b6c:	af00      	add	r7, sp, #0
    while(1) {
        osjob_t* j = NULL;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	607b      	str	r3, [r7, #4]
        hal_disableIRQs();
 8004b72:	f7fc fcd3 	bl	800151c <hal_disableIRQs>
        // check for runnable jobs
        if(OS.runnablejobs) {
 8004b76:	4b16      	ldr	r3, [pc, #88]	@ (8004bd0 <os_runloop+0x68>)
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d007      	beq.n	8004b8e <os_runloop+0x26>
            j = OS.runnablejobs;
 8004b7e:	4b14      	ldr	r3, [pc, #80]	@ (8004bd0 <os_runloop+0x68>)
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	607b      	str	r3, [r7, #4]
            OS.runnablejobs = j->next;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a11      	ldr	r2, [pc, #68]	@ (8004bd0 <os_runloop+0x68>)
 8004b8a:	6053      	str	r3, [r2, #4]
 8004b8c:	e016      	b.n	8004bbc <os_runloop+0x54>
        } else if(OS.scheduledjobs && hal_checkTimer(OS.scheduledjobs->deadline)) { // check for expired timed jobs
 8004b8e:	4b10      	ldr	r3, [pc, #64]	@ (8004bd0 <os_runloop+0x68>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d010      	beq.n	8004bb8 <os_runloop+0x50>
 8004b96:	4b0e      	ldr	r3, [pc, #56]	@ (8004bd0 <os_runloop+0x68>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f7fc fc5d 	bl	800145c <hal_checkTimer>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d007      	beq.n	8004bb8 <os_runloop+0x50>
            j = OS.scheduledjobs;
 8004ba8:	4b09      	ldr	r3, [pc, #36]	@ (8004bd0 <os_runloop+0x68>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	607b      	str	r3, [r7, #4]
            OS.scheduledjobs = j->next;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a07      	ldr	r2, [pc, #28]	@ (8004bd0 <os_runloop+0x68>)
 8004bb4:	6013      	str	r3, [r2, #0]
 8004bb6:	e001      	b.n	8004bbc <os_runloop+0x54>
        } else { // nothing pending
            hal_sleep(); // wake by irq (timer already restarted)
 8004bb8:	f7fc fcd4 	bl	8001564 <hal_sleep>
        }
        hal_enableIRQs();
 8004bbc:	f7fc fcbe 	bl	800153c <hal_enableIRQs>
        if(j) { // run job callback
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d0d3      	beq.n	8004b6e <os_runloop+0x6>
            j->func(j);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	4798      	blx	r3
    while(1) {
 8004bce:	e7ce      	b.n	8004b6e <os_runloop+0x6>
 8004bd0:	20000310 	.word	0x20000310

08004bd4 <writeReg>:
#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif


static void writeReg (u1_t addr, u1_t data ) {
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b082      	sub	sp, #8
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	4603      	mov	r3, r0
 8004bdc:	460a      	mov	r2, r1
 8004bde:	71fb      	strb	r3, [r7, #7]
 8004be0:	4613      	mov	r3, r2
 8004be2:	71bb      	strb	r3, [r7, #6]
    hal_pin_nss(0);
 8004be4:	2000      	movs	r0, #0
 8004be6:	f7fc fb53 	bl	8001290 <hal_pin_nss>
    hal_spi(addr | 0x80);
 8004bea:	79fb      	ldrb	r3, [r7, #7]
 8004bec:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	f7fc fbae 	bl	8001354 <hal_spi>
    hal_spi(data);
 8004bf8:	79bb      	ldrb	r3, [r7, #6]
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f7fc fbaa 	bl	8001354 <hal_spi>
    hal_pin_nss(1);
 8004c00:	2001      	movs	r0, #1
 8004c02:	f7fc fb45 	bl	8001290 <hal_pin_nss>
}
 8004c06:	bf00      	nop
 8004c08:	3708      	adds	r7, #8
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}

08004c0e <readReg>:

static u1_t readReg (u1_t addr) {
 8004c0e:	b580      	push	{r7, lr}
 8004c10:	b084      	sub	sp, #16
 8004c12:	af00      	add	r7, sp, #0
 8004c14:	4603      	mov	r3, r0
 8004c16:	71fb      	strb	r3, [r7, #7]
    hal_pin_nss(0);
 8004c18:	2000      	movs	r0, #0
 8004c1a:	f7fc fb39 	bl	8001290 <hal_pin_nss>
    hal_spi(addr & 0x7F);
 8004c1e:	79fb      	ldrb	r3, [r7, #7]
 8004c20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	4618      	mov	r0, r3
 8004c28:	f7fc fb94 	bl	8001354 <hal_spi>
    u1_t val = hal_spi(0x00);
 8004c2c:	2000      	movs	r0, #0
 8004c2e:	f7fc fb91 	bl	8001354 <hal_spi>
 8004c32:	4603      	mov	r3, r0
 8004c34:	73fb      	strb	r3, [r7, #15]
    hal_pin_nss(1);
 8004c36:	2001      	movs	r0, #1
 8004c38:	f7fc fb2a 	bl	8001290 <hal_pin_nss>
    return val;
 8004c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3710      	adds	r7, #16
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}

08004c46 <writeBuf>:

static void writeBuf (u1_t addr, xref2u1_t buf, u1_t len) {
 8004c46:	b580      	push	{r7, lr}
 8004c48:	b084      	sub	sp, #16
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	6039      	str	r1, [r7, #0]
 8004c50:	71fb      	strb	r3, [r7, #7]
 8004c52:	4613      	mov	r3, r2
 8004c54:	71bb      	strb	r3, [r7, #6]
    hal_pin_nss(0);
 8004c56:	2000      	movs	r0, #0
 8004c58:	f7fc fb1a 	bl	8001290 <hal_pin_nss>
    hal_spi(addr | 0x80);
 8004c5c:	79fb      	ldrb	r3, [r7, #7]
 8004c5e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	4618      	mov	r0, r3
 8004c66:	f7fc fb75 	bl	8001354 <hal_spi>
    for (u1_t i=0; i<len; i++) {
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	73fb      	strb	r3, [r7, #15]
 8004c6e:	e009      	b.n	8004c84 <writeBuf+0x3e>
        hal_spi(buf[i]);
 8004c70:	7bfb      	ldrb	r3, [r7, #15]
 8004c72:	683a      	ldr	r2, [r7, #0]
 8004c74:	4413      	add	r3, r2
 8004c76:	781b      	ldrb	r3, [r3, #0]
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f7fc fb6b 	bl	8001354 <hal_spi>
    for (u1_t i=0; i<len; i++) {
 8004c7e:	7bfb      	ldrb	r3, [r7, #15]
 8004c80:	3301      	adds	r3, #1
 8004c82:	73fb      	strb	r3, [r7, #15]
 8004c84:	7bfa      	ldrb	r2, [r7, #15]
 8004c86:	79bb      	ldrb	r3, [r7, #6]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d3f1      	bcc.n	8004c70 <writeBuf+0x2a>
    }
    hal_pin_nss(1);
 8004c8c:	2001      	movs	r0, #1
 8004c8e:	f7fc faff 	bl	8001290 <hal_pin_nss>
}
 8004c92:	bf00      	nop
 8004c94:	3710      	adds	r7, #16
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}

08004c9a <readBuf>:

static void readBuf (u1_t addr, xref2u1_t buf, u1_t len) {
 8004c9a:	b590      	push	{r4, r7, lr}
 8004c9c:	b085      	sub	sp, #20
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	6039      	str	r1, [r7, #0]
 8004ca4:	71fb      	strb	r3, [r7, #7]
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	71bb      	strb	r3, [r7, #6]
    hal_pin_nss(0);
 8004caa:	2000      	movs	r0, #0
 8004cac:	f7fc faf0 	bl	8001290 <hal_pin_nss>
    hal_spi(addr & 0x7F);
 8004cb0:	79fb      	ldrb	r3, [r7, #7]
 8004cb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f7fc fb4b 	bl	8001354 <hal_spi>
    for (u1_t i=0; i<len; i++) {
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	73fb      	strb	r3, [r7, #15]
 8004cc2:	e00a      	b.n	8004cda <readBuf+0x40>
        buf[i] = hal_spi(0x00);
 8004cc4:	7bfb      	ldrb	r3, [r7, #15]
 8004cc6:	683a      	ldr	r2, [r7, #0]
 8004cc8:	18d4      	adds	r4, r2, r3
 8004cca:	2000      	movs	r0, #0
 8004ccc:	f7fc fb42 	bl	8001354 <hal_spi>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	7023      	strb	r3, [r4, #0]
    for (u1_t i=0; i<len; i++) {
 8004cd4:	7bfb      	ldrb	r3, [r7, #15]
 8004cd6:	3301      	adds	r3, #1
 8004cd8:	73fb      	strb	r3, [r7, #15]
 8004cda:	7bfa      	ldrb	r2, [r7, #15]
 8004cdc:	79bb      	ldrb	r3, [r7, #6]
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	d3f0      	bcc.n	8004cc4 <readBuf+0x2a>
    }
    hal_pin_nss(1);
 8004ce2:	2001      	movs	r0, #1
 8004ce4:	f7fc fad4 	bl	8001290 <hal_pin_nss>
}
 8004ce8:	bf00      	nop
 8004cea:	3714      	adds	r7, #20
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd90      	pop	{r4, r7, pc}

08004cf0 <opmode>:

static void opmode (u1_t mode) {
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b082      	sub	sp, #8
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	71fb      	strb	r3, [r7, #7]
    writeReg(RegOpMode, (readReg(RegOpMode) & ~OPMODE_MASK) | mode);
 8004cfa:	2001      	movs	r0, #1
 8004cfc:	f7ff ff87 	bl	8004c0e <readReg>
 8004d00:	4603      	mov	r3, r0
 8004d02:	b25b      	sxtb	r3, r3
 8004d04:	f023 0307 	bic.w	r3, r3, #7
 8004d08:	b25a      	sxtb	r2, r3
 8004d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	b25b      	sxtb	r3, r3
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	4619      	mov	r1, r3
 8004d16:	2001      	movs	r0, #1
 8004d18:	f7ff ff5c 	bl	8004bd4 <writeReg>
}
 8004d1c:	bf00      	nop
 8004d1e:	3708      	adds	r7, #8
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <opmodeLora>:

static void opmodeLora() {
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b082      	sub	sp, #8
 8004d28:	af00      	add	r7, sp, #0
    u1_t u = OPMODE_LORA;
 8004d2a:	2380      	movs	r3, #128	@ 0x80
 8004d2c:	71fb      	strb	r3, [r7, #7]
#ifdef CFG_sx1276_radio
    u |= 0x8;   // TBD: sx1276 high freq
 8004d2e:	79fb      	ldrb	r3, [r7, #7]
 8004d30:	f043 0308 	orr.w	r3, r3, #8
 8004d34:	71fb      	strb	r3, [r7, #7]
#endif
    writeReg(RegOpMode, u);
 8004d36:	79fb      	ldrb	r3, [r7, #7]
 8004d38:	4619      	mov	r1, r3
 8004d3a:	2001      	movs	r0, #1
 8004d3c:	f7ff ff4a 	bl	8004bd4 <writeReg>
}
 8004d40:	bf00      	nop
 8004d42:	3708      	adds	r7, #8
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}

08004d48 <opmodeFSK>:

static void opmodeFSK() {
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b082      	sub	sp, #8
 8004d4c:	af00      	add	r7, sp, #0
    u1_t u = 0;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	71fb      	strb	r3, [r7, #7]
#ifdef CFG_sx1276_radio
    u |= 0x8;   // TBD: sx1276 high freq
 8004d52:	79fb      	ldrb	r3, [r7, #7]
 8004d54:	f043 0308 	orr.w	r3, r3, #8
 8004d58:	71fb      	strb	r3, [r7, #7]
#endif
    writeReg(RegOpMode, u);
 8004d5a:	79fb      	ldrb	r3, [r7, #7]
 8004d5c:	4619      	mov	r1, r3
 8004d5e:	2001      	movs	r0, #1
 8004d60:	f7ff ff38 	bl	8004bd4 <writeReg>
}
 8004d64:	bf00      	nop
 8004d66:	3708      	adds	r7, #8
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}

08004d6c <configLoraModem>:

// configure LoRa modem (cfg1, cfg2)
static void configLoraModem () {
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b082      	sub	sp, #8
 8004d70:	af00      	add	r7, sp, #0
    sf_t sf = getSf(LMIC.rps);
 8004d72:	4b54      	ldr	r3, [pc, #336]	@ (8004ec4 <configLoraModem+0x158>)
 8004d74:	89db      	ldrh	r3, [r3, #14]
 8004d76:	4618      	mov	r0, r3
 8004d78:	f7fc fc1a 	bl	80015b0 <getSf>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	713b      	strb	r3, [r7, #4]

#ifdef CFG_sx1276_radio
        u1_t mc1 = 0, mc2 = 0, mc3 = 0;
 8004d80:	2300      	movs	r3, #0
 8004d82:	71fb      	strb	r3, [r7, #7]
 8004d84:	2300      	movs	r3, #0
 8004d86:	71bb      	strb	r3, [r7, #6]
 8004d88:	2300      	movs	r3, #0
 8004d8a:	717b      	strb	r3, [r7, #5]

        switch (getBw(LMIC.rps)) {
 8004d8c:	4b4d      	ldr	r3, [pc, #308]	@ (8004ec4 <configLoraModem+0x158>)
 8004d8e:	89db      	ldrh	r3, [r3, #14]
 8004d90:	4618      	mov	r0, r3
 8004d92:	f7fc fc1d 	bl	80015d0 <getBw>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b02      	cmp	r3, #2
 8004d9a:	d010      	beq.n	8004dbe <configLoraModem+0x52>
 8004d9c:	2b02      	cmp	r3, #2
 8004d9e:	dc13      	bgt.n	8004dc8 <configLoraModem+0x5c>
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d002      	beq.n	8004daa <configLoraModem+0x3e>
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d005      	beq.n	8004db4 <configLoraModem+0x48>
 8004da8:	e00e      	b.n	8004dc8 <configLoraModem+0x5c>
        case BW125: mc1 |= SX1276_MC1_BW_125; break;
 8004daa:	79fb      	ldrb	r3, [r7, #7]
 8004dac:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8004db0:	71fb      	strb	r3, [r7, #7]
 8004db2:	e00b      	b.n	8004dcc <configLoraModem+0x60>
        case BW250: mc1 |= SX1276_MC1_BW_250; break;
 8004db4:	79fb      	ldrb	r3, [r7, #7]
 8004db6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004dba:	71fb      	strb	r3, [r7, #7]
 8004dbc:	e006      	b.n	8004dcc <configLoraModem+0x60>
        case BW500: mc1 |= SX1276_MC1_BW_500; break;
 8004dbe:	79fb      	ldrb	r3, [r7, #7]
 8004dc0:	f063 036f 	orn	r3, r3, #111	@ 0x6f
 8004dc4:	71fb      	strb	r3, [r7, #7]
 8004dc6:	e001      	b.n	8004dcc <configLoraModem+0x60>
        default:
            ASSERT(0);
 8004dc8:	f7fc fbea 	bl	80015a0 <hal_failed>
        }
        switch( getCr(LMIC.rps) ) {
 8004dcc:	4b3d      	ldr	r3, [pc, #244]	@ (8004ec4 <configLoraModem+0x158>)
 8004dce:	89db      	ldrh	r3, [r3, #14]
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f7fc fc0f 	bl	80015f4 <getCr>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	2b03      	cmp	r3, #3
 8004dda:	d81f      	bhi.n	8004e1c <configLoraModem+0xb0>
 8004ddc:	a201      	add	r2, pc, #4	@ (adr r2, 8004de4 <configLoraModem+0x78>)
 8004dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004de2:	bf00      	nop
 8004de4:	08004df5 	.word	0x08004df5
 8004de8:	08004dff 	.word	0x08004dff
 8004dec:	08004e09 	.word	0x08004e09
 8004df0:	08004e13 	.word	0x08004e13
        case CR_4_5: mc1 |= SX1276_MC1_CR_4_5; break;
 8004df4:	79fb      	ldrb	r3, [r7, #7]
 8004df6:	f043 0302 	orr.w	r3, r3, #2
 8004dfa:	71fb      	strb	r3, [r7, #7]
 8004dfc:	e010      	b.n	8004e20 <configLoraModem+0xb4>
        case CR_4_6: mc1 |= SX1276_MC1_CR_4_6; break;
 8004dfe:	79fb      	ldrb	r3, [r7, #7]
 8004e00:	f043 0304 	orr.w	r3, r3, #4
 8004e04:	71fb      	strb	r3, [r7, #7]
 8004e06:	e00b      	b.n	8004e20 <configLoraModem+0xb4>
        case CR_4_7: mc1 |= SX1276_MC1_CR_4_7; break;
 8004e08:	79fb      	ldrb	r3, [r7, #7]
 8004e0a:	f043 0306 	orr.w	r3, r3, #6
 8004e0e:	71fb      	strb	r3, [r7, #7]
 8004e10:	e006      	b.n	8004e20 <configLoraModem+0xb4>
        case CR_4_8: mc1 |= SX1276_MC1_CR_4_8; break;
 8004e12:	79fb      	ldrb	r3, [r7, #7]
 8004e14:	f043 0308 	orr.w	r3, r3, #8
 8004e18:	71fb      	strb	r3, [r7, #7]
 8004e1a:	e001      	b.n	8004e20 <configLoraModem+0xb4>
        default:
            ASSERT(0);
 8004e1c:	f7fc fbc0 	bl	80015a0 <hal_failed>
        }

        if (getIh(LMIC.rps)) {
 8004e20:	4b28      	ldr	r3, [pc, #160]	@ (8004ec4 <configLoraModem+0x158>)
 8004e22:	89db      	ldrh	r3, [r3, #14]
 8004e24:	4618      	mov	r0, r3
 8004e26:	f7fc fc37 	bl	8001698 <getIh>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d00e      	beq.n	8004e4e <configLoraModem+0xe2>
            mc1 |= SX1276_MC1_IMPLICIT_HEADER_MODE_ON;
 8004e30:	79fb      	ldrb	r3, [r7, #7]
 8004e32:	f043 0301 	orr.w	r3, r3, #1
 8004e36:	71fb      	strb	r3, [r7, #7]
            writeReg(LORARegPayloadLength, getIh(LMIC.rps)); // required length
 8004e38:	4b22      	ldr	r3, [pc, #136]	@ (8004ec4 <configLoraModem+0x158>)
 8004e3a:	89db      	ldrh	r3, [r3, #14]
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	f7fc fc2b 	bl	8001698 <getIh>
 8004e42:	4603      	mov	r3, r0
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	4619      	mov	r1, r3
 8004e48:	2022      	movs	r0, #34	@ 0x22
 8004e4a:	f7ff fec3 	bl	8004bd4 <writeReg>
        }
        // set ModemConfig1
        writeReg(LORARegModemConfig1, mc1);
 8004e4e:	79fb      	ldrb	r3, [r7, #7]
 8004e50:	4619      	mov	r1, r3
 8004e52:	201d      	movs	r0, #29
 8004e54:	f7ff febe 	bl	8004bd4 <writeReg>

        mc2 = (SX1272_MC2_SF7 + ((sf-1)<<4));
 8004e58:	793b      	ldrb	r3, [r7, #4]
 8004e5a:	3b01      	subs	r3, #1
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	011b      	lsls	r3, r3, #4
 8004e60:	b2db      	uxtb	r3, r3
 8004e62:	3370      	adds	r3, #112	@ 0x70
 8004e64:	71bb      	strb	r3, [r7, #6]
        if (getNocrc(LMIC.rps) == 0) {
 8004e66:	4b17      	ldr	r3, [pc, #92]	@ (8004ec4 <configLoraModem+0x158>)
 8004e68:	89db      	ldrh	r3, [r3, #14]
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f7fc fbed 	bl	800164a <getNocrc>
 8004e70:	4603      	mov	r3, r0
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d103      	bne.n	8004e7e <configLoraModem+0x112>
            mc2 |= SX1276_MC2_RX_PAYLOAD_CRCON;
 8004e76:	79bb      	ldrb	r3, [r7, #6]
 8004e78:	f043 0304 	orr.w	r3, r3, #4
 8004e7c:	71bb      	strb	r3, [r7, #6]
        }
        writeReg(LORARegModemConfig2, mc2);
 8004e7e:	79bb      	ldrb	r3, [r7, #6]
 8004e80:	4619      	mov	r1, r3
 8004e82:	201e      	movs	r0, #30
 8004e84:	f7ff fea6 	bl	8004bd4 <writeReg>
        
        mc3 = SX1276_MC3_AGCAUTO;
 8004e88:	2304      	movs	r3, #4
 8004e8a:	717b      	strb	r3, [r7, #5]
        if ((sf == SF11 || sf == SF12) && getBw(LMIC.rps) == BW125) {
 8004e8c:	793b      	ldrb	r3, [r7, #4]
 8004e8e:	2b05      	cmp	r3, #5
 8004e90:	d002      	beq.n	8004e98 <configLoraModem+0x12c>
 8004e92:	793b      	ldrb	r3, [r7, #4]
 8004e94:	2b06      	cmp	r3, #6
 8004e96:	d10b      	bne.n	8004eb0 <configLoraModem+0x144>
 8004e98:	4b0a      	ldr	r3, [pc, #40]	@ (8004ec4 <configLoraModem+0x158>)
 8004e9a:	89db      	ldrh	r3, [r3, #14]
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f7fc fb97 	bl	80015d0 <getBw>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d103      	bne.n	8004eb0 <configLoraModem+0x144>
            mc3 |= SX1276_MC3_LOW_DATA_RATE_OPTIMIZE;
 8004ea8:	797b      	ldrb	r3, [r7, #5]
 8004eaa:	f043 0308 	orr.w	r3, r3, #8
 8004eae:	717b      	strb	r3, [r7, #5]
        }
        writeReg(LORARegModemConfig3, mc3);
 8004eb0:	797b      	ldrb	r3, [r7, #5]
 8004eb2:	4619      	mov	r1, r3
 8004eb4:	2026      	movs	r0, #38	@ 0x26
 8004eb6:	f7ff fe8d 	bl	8004bd4 <writeReg>
#endif

#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif /* CFG_sx1272_radio */
}
 8004eba:	bf00      	nop
 8004ebc:	3708      	adds	r7, #8
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}
 8004ec2:	bf00      	nop
 8004ec4:	20000154 	.word	0x20000154

08004ec8 <configChannel>:

static void configChannel () {
 8004ec8:	b5b0      	push	{r4, r5, r7, lr}
 8004eca:	b082      	sub	sp, #8
 8004ecc:	af00      	add	r7, sp, #0
    // set frequency: FQ = (FRF * 32 Mhz) / (2 ^ 19)
    u8_t frf = ((u8_t)LMIC.freq << 19) / 32000000;
 8004ece:	4c1b      	ldr	r4, [pc, #108]	@ (8004f3c <configChannel+0x74>)
 8004ed0:	68a4      	ldr	r4, [r4, #8]
 8004ed2:	2500      	movs	r5, #0
 8004ed4:	4622      	mov	r2, r4
 8004ed6:	462b      	mov	r3, r5
 8004ed8:	0b51      	lsrs	r1, r2, #13
 8004eda:	04d0      	lsls	r0, r2, #19
 8004edc:	4a18      	ldr	r2, [pc, #96]	@ (8004f40 <configChannel+0x78>)
 8004ede:	f04f 0300 	mov.w	r3, #0
 8004ee2:	f7fb f9c3 	bl	800026c <__aeabi_uldivmod>
 8004ee6:	4602      	mov	r2, r0
 8004ee8:	460b      	mov	r3, r1
 8004eea:	e9c7 2300 	strd	r2, r3, [r7]
    writeReg(RegFrfMsb, (u1_t)(frf>>16));
 8004eee:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ef2:	f04f 0200 	mov.w	r2, #0
 8004ef6:	f04f 0300 	mov.w	r3, #0
 8004efa:	0c02      	lsrs	r2, r0, #16
 8004efc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004f00:	0c0b      	lsrs	r3, r1, #16
 8004f02:	b2d3      	uxtb	r3, r2
 8004f04:	4619      	mov	r1, r3
 8004f06:	2006      	movs	r0, #6
 8004f08:	f7ff fe64 	bl	8004bd4 <writeReg>
    writeReg(RegFrfMid, (u1_t)(frf>> 8));
 8004f0c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f10:	f04f 0200 	mov.w	r2, #0
 8004f14:	f04f 0300 	mov.w	r3, #0
 8004f18:	0a02      	lsrs	r2, r0, #8
 8004f1a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8004f1e:	0a0b      	lsrs	r3, r1, #8
 8004f20:	b2d3      	uxtb	r3, r2
 8004f22:	4619      	mov	r1, r3
 8004f24:	2007      	movs	r0, #7
 8004f26:	f7ff fe55 	bl	8004bd4 <writeReg>
    writeReg(RegFrfLsb, (u1_t)(frf>> 0));
 8004f2a:	783b      	ldrb	r3, [r7, #0]
 8004f2c:	4619      	mov	r1, r3
 8004f2e:	2008      	movs	r0, #8
 8004f30:	f7ff fe50 	bl	8004bd4 <writeReg>
}
 8004f34:	bf00      	nop
 8004f36:	3708      	adds	r7, #8
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bdb0      	pop	{r4, r5, r7, pc}
 8004f3c:	20000154 	.word	0x20000154
 8004f40:	01e84800 	.word	0x01e84800

08004f44 <configPower>:



static void configPower () {
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b082      	sub	sp, #8
 8004f48:	af00      	add	r7, sp, #0
#ifdef CFG_sx1276_radio
    // no boost used for now
    s1_t pw = (s1_t)LMIC.txpow;
 8004f4a:	4b15      	ldr	r3, [pc, #84]	@ (8004fa0 <configPower+0x5c>)
 8004f4c:	7c9b      	ldrb	r3, [r3, #18]
 8004f4e:	71fb      	strb	r3, [r7, #7]
    if(pw >= 17) {
 8004f50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f54:	2b10      	cmp	r3, #16
 8004f56:	dd02      	ble.n	8004f5e <configPower+0x1a>
        pw = 15;
 8004f58:	230f      	movs	r3, #15
 8004f5a:	71fb      	strb	r3, [r7, #7]
 8004f5c:	e005      	b.n	8004f6a <configPower+0x26>
    } else if(pw < 2) {
 8004f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	dc01      	bgt.n	8004f6a <configPower+0x26>
        pw = 2;
 8004f66:	2302      	movs	r3, #2
 8004f68:	71fb      	strb	r3, [r7, #7]
    }
    // check board type for BOOST pin
    writeReg(RegPaConfig, (u1_t)(0x80|(pw&0xf)));
 8004f6a:	79fb      	ldrb	r3, [r7, #7]
 8004f6c:	f003 030f 	and.w	r3, r3, #15
 8004f70:	b25b      	sxtb	r3, r3
 8004f72:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004f76:	b25b      	sxtb	r3, r3
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	4619      	mov	r1, r3
 8004f7c:	2009      	movs	r0, #9
 8004f7e:	f7ff fe29 	bl	8004bd4 <writeReg>
    writeReg(RegPaDac, readReg(RegPaDac)|0x4);
 8004f82:	205a      	movs	r0, #90	@ 0x5a
 8004f84:	f7ff fe43 	bl	8004c0e <readReg>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	f043 0304 	orr.w	r3, r3, #4
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	4619      	mov	r1, r3
 8004f92:	205a      	movs	r0, #90	@ 0x5a
 8004f94:	f7ff fe1e 	bl	8004bd4 <writeReg>
    }
    writeReg(RegPaConfig, (u1_t)(0x80|(pw-2)));
#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif /* CFG_sx1272_radio */
}
 8004f98:	bf00      	nop
 8004f9a:	3708      	adds	r7, #8
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}
 8004fa0:	20000154 	.word	0x20000154

08004fa4 <txfsk>:

static void txfsk () {
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	af00      	add	r7, sp, #0
    // select FSK modem (from sleep mode)
    writeReg(RegOpMode, 0x10); // FSK, BT=0.5
 8004fa8:	2110      	movs	r1, #16
 8004faa:	2001      	movs	r0, #1
 8004fac:	f7ff fe12 	bl	8004bd4 <writeReg>
    ASSERT(readReg(RegOpMode) == 0x10);
 8004fb0:	2001      	movs	r0, #1
 8004fb2:	f7ff fe2c 	bl	8004c0e <readReg>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	2b10      	cmp	r3, #16
 8004fba:	d001      	beq.n	8004fc0 <txfsk+0x1c>
 8004fbc:	f7fc faf0 	bl	80015a0 <hal_failed>
    // enter standby mode (required for FIFO loading))
    opmode(OPMODE_STANDBY);
 8004fc0:	2001      	movs	r0, #1
 8004fc2:	f7ff fe95 	bl	8004cf0 <opmode>
    // set bitrate
    writeReg(FSKRegBitrateMsb, 0x02); // 50kbps
 8004fc6:	2102      	movs	r1, #2
 8004fc8:	2002      	movs	r0, #2
 8004fca:	f7ff fe03 	bl	8004bd4 <writeReg>
    writeReg(FSKRegBitrateLsb, 0x80);
 8004fce:	2180      	movs	r1, #128	@ 0x80
 8004fd0:	2003      	movs	r0, #3
 8004fd2:	f7ff fdff 	bl	8004bd4 <writeReg>
    // set frequency deviation
    writeReg(FSKRegFdevMsb, 0x01); // +/- 25kHz
 8004fd6:	2101      	movs	r1, #1
 8004fd8:	2004      	movs	r0, #4
 8004fda:	f7ff fdfb 	bl	8004bd4 <writeReg>
    writeReg(FSKRegFdevLsb, 0x99);
 8004fde:	2199      	movs	r1, #153	@ 0x99
 8004fe0:	2005      	movs	r0, #5
 8004fe2:	f7ff fdf7 	bl	8004bd4 <writeReg>
    // frame and packet handler settings
    writeReg(FSKRegPreambleMsb, 0x00);
 8004fe6:	2100      	movs	r1, #0
 8004fe8:	2025      	movs	r0, #37	@ 0x25
 8004fea:	f7ff fdf3 	bl	8004bd4 <writeReg>
    writeReg(FSKRegPreambleLsb, 0x05);
 8004fee:	2105      	movs	r1, #5
 8004ff0:	2026      	movs	r0, #38	@ 0x26
 8004ff2:	f7ff fdef 	bl	8004bd4 <writeReg>
    writeReg(FSKRegSyncConfig, 0x12);
 8004ff6:	2112      	movs	r1, #18
 8004ff8:	2027      	movs	r0, #39	@ 0x27
 8004ffa:	f7ff fdeb 	bl	8004bd4 <writeReg>
    writeReg(FSKRegPacketConfig1, 0xD0);
 8004ffe:	21d0      	movs	r1, #208	@ 0xd0
 8005000:	2030      	movs	r0, #48	@ 0x30
 8005002:	f7ff fde7 	bl	8004bd4 <writeReg>
    writeReg(FSKRegPacketConfig2, 0x40);
 8005006:	2140      	movs	r1, #64	@ 0x40
 8005008:	2031      	movs	r0, #49	@ 0x31
 800500a:	f7ff fde3 	bl	8004bd4 <writeReg>
    writeReg(FSKRegSyncValue1, 0xC1);
 800500e:	21c1      	movs	r1, #193	@ 0xc1
 8005010:	2028      	movs	r0, #40	@ 0x28
 8005012:	f7ff fddf 	bl	8004bd4 <writeReg>
    writeReg(FSKRegSyncValue2, 0x94);
 8005016:	2194      	movs	r1, #148	@ 0x94
 8005018:	2029      	movs	r0, #41	@ 0x29
 800501a:	f7ff fddb 	bl	8004bd4 <writeReg>
    writeReg(FSKRegSyncValue3, 0xC1);
 800501e:	21c1      	movs	r1, #193	@ 0xc1
 8005020:	202a      	movs	r0, #42	@ 0x2a
 8005022:	f7ff fdd7 	bl	8004bd4 <writeReg>
    // configure frequency
    configChannel();
 8005026:	f7ff ff4f 	bl	8004ec8 <configChannel>
    // configure output power
    configPower();
 800502a:	f7ff ff8b 	bl	8004f44 <configPower>

    // set the IRQ mapping DIO0=PacketSent DIO1=NOP DIO2=NOP
    writeReg(RegDioMapping1, MAP_DIO0_FSK_READY|MAP_DIO1_FSK_NOP|MAP_DIO2_FSK_TXNOP);
 800502e:	2134      	movs	r1, #52	@ 0x34
 8005030:	2040      	movs	r0, #64	@ 0x40
 8005032:	f7ff fdcf 	bl	8004bd4 <writeReg>

    // initialize the payload size and address pointers    
    writeReg(FSKRegPayloadLength, LMIC.dataLen+1); // (insert length byte into payload))
 8005036:	4b10      	ldr	r3, [pc, #64]	@ (8005078 <txfsk+0xd4>)
 8005038:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 800503c:	3301      	adds	r3, #1
 800503e:	b2db      	uxtb	r3, r3
 8005040:	4619      	mov	r1, r3
 8005042:	2032      	movs	r0, #50	@ 0x32
 8005044:	f7ff fdc6 	bl	8004bd4 <writeReg>

    // download length byte and buffer to the radio FIFO
    writeReg(RegFifo, LMIC.dataLen);
 8005048:	4b0b      	ldr	r3, [pc, #44]	@ (8005078 <txfsk+0xd4>)
 800504a:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 800504e:	4619      	mov	r1, r3
 8005050:	2000      	movs	r0, #0
 8005052:	f7ff fdbf 	bl	8004bd4 <writeReg>
    writeBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 8005056:	4b08      	ldr	r3, [pc, #32]	@ (8005078 <txfsk+0xd4>)
 8005058:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 800505c:	461a      	mov	r2, r3
 800505e:	4907      	ldr	r1, [pc, #28]	@ (800507c <txfsk+0xd8>)
 8005060:	2000      	movs	r0, #0
 8005062:	f7ff fdf0 	bl	8004c46 <writeBuf>

    // enable antenna switch for TX
    hal_pin_rxtx(1);
 8005066:	2001      	movs	r0, #1
 8005068:	f7fc f907 	bl	800127a <hal_pin_rxtx>
    
    // now we actually start the transmission
    opmode(OPMODE_TX);
 800506c:	2003      	movs	r0, #3
 800506e:	f7ff fe3f 	bl	8004cf0 <opmode>
}
 8005072:	bf00      	nop
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop
 8005078:	20000154 	.word	0x20000154
 800507c:	2000029c 	.word	0x2000029c

08005080 <txlora>:

static void txlora () {
 8005080:	b580      	push	{r7, lr}
 8005082:	af00      	add	r7, sp, #0
    // select LoRa modem (from sleep mode)
    //writeReg(RegOpMode, OPMODE_LORA);
    opmodeLora();
 8005084:	f7ff fe4e 	bl	8004d24 <opmodeLora>
    ASSERT((readReg(RegOpMode) & OPMODE_LORA) != 0);
 8005088:	2001      	movs	r0, #1
 800508a:	f7ff fdc0 	bl	8004c0e <readReg>
 800508e:	4603      	mov	r3, r0
 8005090:	b25b      	sxtb	r3, r3
 8005092:	2b00      	cmp	r3, #0
 8005094:	db01      	blt.n	800509a <txlora+0x1a>
 8005096:	f7fc fa83 	bl	80015a0 <hal_failed>

    // enter standby mode (required for FIFO loading))
    opmode(OPMODE_STANDBY);
 800509a:	2001      	movs	r0, #1
 800509c:	f7ff fe28 	bl	8004cf0 <opmode>
    // configure LoRa modem (cfg1, cfg2)
    configLoraModem();
 80050a0:	f7ff fe64 	bl	8004d6c <configLoraModem>
    // configure frequency
    configChannel();
 80050a4:	f7ff ff10 	bl	8004ec8 <configChannel>
    // configure output power
    writeReg(RegPaRamp, (readReg(RegPaRamp) & 0xF0) | 0x08); // set PA ramp-up time 50 uSec
 80050a8:	200a      	movs	r0, #10
 80050aa:	f7ff fdb0 	bl	8004c0e <readReg>
 80050ae:	4603      	mov	r3, r0
 80050b0:	b25b      	sxtb	r3, r3
 80050b2:	f023 030f 	bic.w	r3, r3, #15
 80050b6:	b25b      	sxtb	r3, r3
 80050b8:	f043 0308 	orr.w	r3, r3, #8
 80050bc:	b25b      	sxtb	r3, r3
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	4619      	mov	r1, r3
 80050c2:	200a      	movs	r0, #10
 80050c4:	f7ff fd86 	bl	8004bd4 <writeReg>
    configPower();
 80050c8:	f7ff ff3c 	bl	8004f44 <configPower>
    // set sync word
    writeReg(LORARegSyncWord, LORA_MAC_PREAMBLE);
 80050cc:	2134      	movs	r1, #52	@ 0x34
 80050ce:	2039      	movs	r0, #57	@ 0x39
 80050d0:	f7ff fd80 	bl	8004bd4 <writeReg>
    
    // set the IRQ mapping DIO0=TxDone DIO1=NOP DIO2=NOP
    writeReg(RegDioMapping1, MAP_DIO0_LORA_TXDONE|MAP_DIO1_LORA_NOP|MAP_DIO2_LORA_NOP);
 80050d4:	21f0      	movs	r1, #240	@ 0xf0
 80050d6:	2040      	movs	r0, #64	@ 0x40
 80050d8:	f7ff fd7c 	bl	8004bd4 <writeReg>
    // clear all radio IRQ flags
    writeReg(LORARegIrqFlags, 0xFF);
 80050dc:	21ff      	movs	r1, #255	@ 0xff
 80050de:	2012      	movs	r0, #18
 80050e0:	f7ff fd78 	bl	8004bd4 <writeReg>
    // mask all IRQs but TxDone
    writeReg(LORARegIrqFlagsMask, ~IRQ_LORA_TXDONE_MASK);
 80050e4:	21f7      	movs	r1, #247	@ 0xf7
 80050e6:	2011      	movs	r0, #17
 80050e8:	f7ff fd74 	bl	8004bd4 <writeReg>

    // initialize the payload size and address pointers    
    writeReg(LORARegFifoTxBaseAddr, 0x00);
 80050ec:	2100      	movs	r1, #0
 80050ee:	200e      	movs	r0, #14
 80050f0:	f7ff fd70 	bl	8004bd4 <writeReg>
    writeReg(LORARegFifoAddrPtr, 0x00);
 80050f4:	2100      	movs	r1, #0
 80050f6:	200d      	movs	r0, #13
 80050f8:	f7ff fd6c 	bl	8004bd4 <writeReg>
    writeReg(LORARegPayloadLength, LMIC.dataLen);
 80050fc:	4b0b      	ldr	r3, [pc, #44]	@ (800512c <txlora+0xac>)
 80050fe:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8005102:	4619      	mov	r1, r3
 8005104:	2022      	movs	r0, #34	@ 0x22
 8005106:	f7ff fd65 	bl	8004bd4 <writeReg>
       
    // download buffer to the radio FIFO
    writeBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 800510a:	4b08      	ldr	r3, [pc, #32]	@ (800512c <txlora+0xac>)
 800510c:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8005110:	461a      	mov	r2, r3
 8005112:	4907      	ldr	r1, [pc, #28]	@ (8005130 <txlora+0xb0>)
 8005114:	2000      	movs	r0, #0
 8005116:	f7ff fd96 	bl	8004c46 <writeBuf>

    // enable antenna switch for TX
    hal_pin_rxtx(1);
 800511a:	2001      	movs	r0, #1
 800511c:	f7fc f8ad 	bl	800127a <hal_pin_rxtx>
    
    // now we actually start the transmission
    opmode(OPMODE_TX);
 8005120:	2003      	movs	r0, #3
 8005122:	f7ff fde5 	bl	8004cf0 <opmode>
}
 8005126:	bf00      	nop
 8005128:	bd80      	pop	{r7, pc}
 800512a:	bf00      	nop
 800512c:	20000154 	.word	0x20000154
 8005130:	2000029c 	.word	0x2000029c

08005134 <starttx>:

// start transmitter (buf=LMIC.frame, len=LMIC.dataLen)
static void starttx () {
 8005134:	b580      	push	{r7, lr}
 8005136:	af00      	add	r7, sp, #0
    ASSERT( (readReg(RegOpMode) & OPMODE_MASK) == OPMODE_SLEEP );
 8005138:	2001      	movs	r0, #1
 800513a:	f7ff fd68 	bl	8004c0e <readReg>
 800513e:	4603      	mov	r3, r0
 8005140:	f003 0307 	and.w	r3, r3, #7
 8005144:	2b00      	cmp	r3, #0
 8005146:	d001      	beq.n	800514c <starttx+0x18>
 8005148:	f7fc fa2a 	bl	80015a0 <hal_failed>
    if(getSf(LMIC.rps) == FSK) { // FSK modem
 800514c:	4b07      	ldr	r3, [pc, #28]	@ (800516c <starttx+0x38>)
 800514e:	89db      	ldrh	r3, [r3, #14]
 8005150:	4618      	mov	r0, r3
 8005152:	f7fc fa2d 	bl	80015b0 <getSf>
 8005156:	4603      	mov	r3, r0
 8005158:	2b00      	cmp	r3, #0
 800515a:	d102      	bne.n	8005162 <starttx+0x2e>
        txfsk();
 800515c:	f7ff ff22 	bl	8004fa4 <txfsk>
    } else { // LoRa modem
        txlora();
    }
    // the radio will go back to STANDBY mode as soon as the TX is finished
    // the corresponding IRQ will inform us about completion.
}
 8005160:	e001      	b.n	8005166 <starttx+0x32>
        txlora();
 8005162:	f7ff ff8d 	bl	8005080 <txlora>
}
 8005166:	bf00      	nop
 8005168:	bd80      	pop	{r7, pc}
 800516a:	bf00      	nop
 800516c:	20000154 	.word	0x20000154

08005170 <rxlora>:
    [RXMODE_SCAN]   = IRQ_LORA_RXDONE_MASK,
    [RXMODE_RSSI]   = 0x00,
};

// start LoRa receiver (time=LMIC.rxtime, timeout=LMIC.rxsyms, result=LMIC.frame[LMIC.dataLen])
static void rxlora (u1_t rxmode) {
 8005170:	b580      	push	{r7, lr}
 8005172:	b082      	sub	sp, #8
 8005174:	af00      	add	r7, sp, #0
 8005176:	4603      	mov	r3, r0
 8005178:	71fb      	strb	r3, [r7, #7]
    // select LoRa modem (from sleep mode)
    opmodeLora();
 800517a:	f7ff fdd3 	bl	8004d24 <opmodeLora>
    ASSERT((readReg(RegOpMode) & OPMODE_LORA) != 0);
 800517e:	2001      	movs	r0, #1
 8005180:	f7ff fd45 	bl	8004c0e <readReg>
 8005184:	4603      	mov	r3, r0
 8005186:	b25b      	sxtb	r3, r3
 8005188:	2b00      	cmp	r3, #0
 800518a:	db01      	blt.n	8005190 <rxlora+0x20>
 800518c:	f7fc fa08 	bl	80015a0 <hal_failed>
    // enter standby mode (warm up))
    opmode(OPMODE_STANDBY);
 8005190:	2001      	movs	r0, #1
 8005192:	f7ff fdad 	bl	8004cf0 <opmode>
    // don't use MAC settings at startup
    if(rxmode == RXMODE_RSSI) { // use fixed settings for rssi scan
 8005196:	79fb      	ldrb	r3, [r7, #7]
 8005198:	2b02      	cmp	r3, #2
 800519a:	d108      	bne.n	80051ae <rxlora+0x3e>
        writeReg(LORARegModemConfig1, RXLORA_RXMODE_RSSI_REG_MODEM_CONFIG1);
 800519c:	210a      	movs	r1, #10
 800519e:	201d      	movs	r0, #29
 80051a0:	f7ff fd18 	bl	8004bd4 <writeReg>
        writeReg(LORARegModemConfig2, RXLORA_RXMODE_RSSI_REG_MODEM_CONFIG2);
 80051a4:	2170      	movs	r1, #112	@ 0x70
 80051a6:	201e      	movs	r0, #30
 80051a8:	f7ff fd14 	bl	8004bd4 <writeReg>
 80051ac:	e003      	b.n	80051b6 <rxlora+0x46>
    } else { // single or continuous rx mode
        // configure LoRa modem (cfg1, cfg2)
        configLoraModem();
 80051ae:	f7ff fddd 	bl	8004d6c <configLoraModem>
        // configure frequency
        configChannel();
 80051b2:	f7ff fe89 	bl	8004ec8 <configChannel>
    }
    // set LNA gain
    writeReg(RegLna, LNA_RX_GAIN); 
 80051b6:	2121      	movs	r1, #33	@ 0x21
 80051b8:	200c      	movs	r0, #12
 80051ba:	f7ff fd0b 	bl	8004bd4 <writeReg>
    // set max payload size
    writeReg(LORARegPayloadMaxLength, 64);
 80051be:	2140      	movs	r1, #64	@ 0x40
 80051c0:	2023      	movs	r0, #35	@ 0x23
 80051c2:	f7ff fd07 	bl	8004bd4 <writeReg>
    // use inverted I/Q signal (prevent mote-to-mote communication)

    // XXX: use flag to switch on/off inversion
    if (LMIC.noRXIQinversion) {
 80051c6:	4b26      	ldr	r3, [pc, #152]	@ (8005260 <rxlora+0xf0>)
 80051c8:	f893 31a8 	ldrb.w	r3, [r3, #424]	@ 0x1a8
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d00b      	beq.n	80051e8 <rxlora+0x78>
        writeReg(LORARegInvertIQ, readReg(LORARegInvertIQ) & ~(1<<6));
 80051d0:	2033      	movs	r0, #51	@ 0x33
 80051d2:	f7ff fd1c 	bl	8004c0e <readReg>
 80051d6:	4603      	mov	r3, r0
 80051d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80051dc:	b2db      	uxtb	r3, r3
 80051de:	4619      	mov	r1, r3
 80051e0:	2033      	movs	r0, #51	@ 0x33
 80051e2:	f7ff fcf7 	bl	8004bd4 <writeReg>
 80051e6:	e00a      	b.n	80051fe <rxlora+0x8e>
    } else {
        writeReg(LORARegInvertIQ, readReg(LORARegInvertIQ)|(1<<6));
 80051e8:	2033      	movs	r0, #51	@ 0x33
 80051ea:	f7ff fd10 	bl	8004c0e <readReg>
 80051ee:	4603      	mov	r3, r0
 80051f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	4619      	mov	r1, r3
 80051f8:	2033      	movs	r0, #51	@ 0x33
 80051fa:	f7ff fceb 	bl	8004bd4 <writeReg>
    }

    // set symbol timeout (for single rx)
    writeReg(LORARegSymbTimeoutLsb, LMIC.rxsyms);
 80051fe:	4b18      	ldr	r3, [pc, #96]	@ (8005260 <rxlora+0xf0>)
 8005200:	7c1b      	ldrb	r3, [r3, #16]
 8005202:	4619      	mov	r1, r3
 8005204:	201f      	movs	r0, #31
 8005206:	f7ff fce5 	bl	8004bd4 <writeReg>
    // set sync word
    writeReg(LORARegSyncWord, LORA_MAC_PREAMBLE);
 800520a:	2134      	movs	r1, #52	@ 0x34
 800520c:	2039      	movs	r0, #57	@ 0x39
 800520e:	f7ff fce1 	bl	8004bd4 <writeReg>
    
    // configure DIO mapping DIO0=RxDone DIO1=RxTout DIO2=NOP
    writeReg(RegDioMapping1, MAP_DIO0_LORA_RXDONE|MAP_DIO1_LORA_RXTOUT|MAP_DIO2_LORA_NOP);
 8005212:	21c0      	movs	r1, #192	@ 0xc0
 8005214:	2040      	movs	r0, #64	@ 0x40
 8005216:	f7ff fcdd 	bl	8004bd4 <writeReg>
    // clear all radio IRQ flags
    writeReg(LORARegIrqFlags, 0xFF);
 800521a:	21ff      	movs	r1, #255	@ 0xff
 800521c:	2012      	movs	r0, #18
 800521e:	f7ff fcd9 	bl	8004bd4 <writeReg>
    // enable required radio IRQs
    writeReg(LORARegIrqFlagsMask, ~rxlorairqmask[rxmode]);
 8005222:	79fb      	ldrb	r3, [r7, #7]
 8005224:	4a0f      	ldr	r2, [pc, #60]	@ (8005264 <rxlora+0xf4>)
 8005226:	5cd3      	ldrb	r3, [r2, r3]
 8005228:	43db      	mvns	r3, r3
 800522a:	b2db      	uxtb	r3, r3
 800522c:	4619      	mov	r1, r3
 800522e:	2011      	movs	r0, #17
 8005230:	f7ff fcd0 	bl	8004bd4 <writeReg>

    // enable antenna switch for RX
    hal_pin_rxtx(0);
 8005234:	2000      	movs	r0, #0
 8005236:	f7fc f820 	bl	800127a <hal_pin_rxtx>

    // now instruct the radio to receive
    if (rxmode == RXMODE_SINGLE) { // single rx
 800523a:	79fb      	ldrb	r3, [r7, #7]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d108      	bne.n	8005252 <rxlora+0xe2>
        hal_waitUntil(LMIC.rxtime); // busy wait until exact rx time
 8005240:	4b07      	ldr	r3, [pc, #28]	@ (8005260 <rxlora+0xf0>)
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	4618      	mov	r0, r3
 8005246:	f7fc f8f8 	bl	800143a <hal_waitUntil>
        opmode(OPMODE_RX_SINGLE);
 800524a:	2006      	movs	r0, #6
 800524c:	f7ff fd50 	bl	8004cf0 <opmode>
    } else { // continous rx (scan or rssi)
        opmode(OPMODE_RX); 
    }
}
 8005250:	e002      	b.n	8005258 <rxlora+0xe8>
        opmode(OPMODE_RX); 
 8005252:	2005      	movs	r0, #5
 8005254:	f7ff fd4c 	bl	8004cf0 <opmode>
}
 8005258:	bf00      	nop
 800525a:	3708      	adds	r7, #8
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}
 8005260:	20000154 	.word	0x20000154
 8005264:	0800ad3c 	.word	0x0800ad3c

08005268 <rxfsk>:

static void rxfsk (u1_t rxmode) {
 8005268:	b580      	push	{r7, lr}
 800526a:	b082      	sub	sp, #8
 800526c:	af00      	add	r7, sp, #0
 800526e:	4603      	mov	r3, r0
 8005270:	71fb      	strb	r3, [r7, #7]
    // only single rx (no continuous scanning, no noise sampling)
    ASSERT( rxmode == RXMODE_SINGLE );
 8005272:	79fb      	ldrb	r3, [r7, #7]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d001      	beq.n	800527c <rxfsk+0x14>
 8005278:	f7fc f992 	bl	80015a0 <hal_failed>
    // select FSK modem (from sleep mode)
    //writeReg(RegOpMode, 0x00); // (not LoRa)
    opmodeFSK();
 800527c:	f7ff fd64 	bl	8004d48 <opmodeFSK>
    ASSERT((readReg(RegOpMode) & OPMODE_LORA) == 0);
 8005280:	2001      	movs	r0, #1
 8005282:	f7ff fcc4 	bl	8004c0e <readReg>
 8005286:	4603      	mov	r3, r0
 8005288:	b25b      	sxtb	r3, r3
 800528a:	2b00      	cmp	r3, #0
 800528c:	da01      	bge.n	8005292 <rxfsk+0x2a>
 800528e:	f7fc f987 	bl	80015a0 <hal_failed>
    // enter standby mode (warm up))
    opmode(OPMODE_STANDBY);
 8005292:	2001      	movs	r0, #1
 8005294:	f7ff fd2c 	bl	8004cf0 <opmode>
    // configure frequency
    configChannel();
 8005298:	f7ff fe16 	bl	8004ec8 <configChannel>
    // set LNA gain
    //writeReg(RegLna, 0x20|0x03); // max gain, boost enable
    writeReg(RegLna, LNA_RX_GAIN);
 800529c:	2121      	movs	r1, #33	@ 0x21
 800529e:	200c      	movs	r0, #12
 80052a0:	f7ff fc98 	bl	8004bd4 <writeReg>
    // configure receiver
    writeReg(FSKRegRxConfig, 0x1E); // AFC auto, AGC, trigger on preamble?!?
 80052a4:	211e      	movs	r1, #30
 80052a6:	200d      	movs	r0, #13
 80052a8:	f7ff fc94 	bl	8004bd4 <writeReg>
    // set receiver bandwidth
    writeReg(FSKRegRxBw, 0x0B); // 50kHz SSb
 80052ac:	210b      	movs	r1, #11
 80052ae:	2012      	movs	r0, #18
 80052b0:	f7ff fc90 	bl	8004bd4 <writeReg>
    // set AFC bandwidth
    writeReg(FSKRegAfcBw, 0x12); // 83.3kHz SSB
 80052b4:	2112      	movs	r1, #18
 80052b6:	2013      	movs	r0, #19
 80052b8:	f7ff fc8c 	bl	8004bd4 <writeReg>
    // set preamble detection
    writeReg(FSKRegPreambleDetect, 0xAA); // enable, 2 bytes, 10 chip errors
 80052bc:	21aa      	movs	r1, #170	@ 0xaa
 80052be:	201f      	movs	r0, #31
 80052c0:	f7ff fc88 	bl	8004bd4 <writeReg>
    // set sync config
    writeReg(FSKRegSyncConfig, 0x12); // no auto restart, preamble 0xAA, enable, fill FIFO, 3 bytes sync
 80052c4:	2112      	movs	r1, #18
 80052c6:	2027      	movs	r0, #39	@ 0x27
 80052c8:	f7ff fc84 	bl	8004bd4 <writeReg>
    // set packet config
    writeReg(FSKRegPacketConfig1, 0xD8); // var-length, whitening, crc, no auto-clear, no adr filter
 80052cc:	21d8      	movs	r1, #216	@ 0xd8
 80052ce:	2030      	movs	r0, #48	@ 0x30
 80052d0:	f7ff fc80 	bl	8004bd4 <writeReg>
    writeReg(FSKRegPacketConfig2, 0x40); // packet mode
 80052d4:	2140      	movs	r1, #64	@ 0x40
 80052d6:	2031      	movs	r0, #49	@ 0x31
 80052d8:	f7ff fc7c 	bl	8004bd4 <writeReg>
    // set sync value
    writeReg(FSKRegSyncValue1, 0xC1);
 80052dc:	21c1      	movs	r1, #193	@ 0xc1
 80052de:	2028      	movs	r0, #40	@ 0x28
 80052e0:	f7ff fc78 	bl	8004bd4 <writeReg>
    writeReg(FSKRegSyncValue2, 0x94);
 80052e4:	2194      	movs	r1, #148	@ 0x94
 80052e6:	2029      	movs	r0, #41	@ 0x29
 80052e8:	f7ff fc74 	bl	8004bd4 <writeReg>
    writeReg(FSKRegSyncValue3, 0xC1);
 80052ec:	21c1      	movs	r1, #193	@ 0xc1
 80052ee:	202a      	movs	r0, #42	@ 0x2a
 80052f0:	f7ff fc70 	bl	8004bd4 <writeReg>
    // set preamble timeout
    writeReg(FSKRegRxTimeout2, 0xFF);//(LMIC.rxsyms+1)/2);
 80052f4:	21ff      	movs	r1, #255	@ 0xff
 80052f6:	2021      	movs	r0, #33	@ 0x21
 80052f8:	f7ff fc6c 	bl	8004bd4 <writeReg>
    // set bitrate
    writeReg(FSKRegBitrateMsb, 0x02); // 50kbps
 80052fc:	2102      	movs	r1, #2
 80052fe:	2002      	movs	r0, #2
 8005300:	f7ff fc68 	bl	8004bd4 <writeReg>
    writeReg(FSKRegBitrateLsb, 0x80);
 8005304:	2180      	movs	r1, #128	@ 0x80
 8005306:	2003      	movs	r0, #3
 8005308:	f7ff fc64 	bl	8004bd4 <writeReg>
    // set frequency deviation
    writeReg(FSKRegFdevMsb, 0x01); // +/- 25kHz
 800530c:	2101      	movs	r1, #1
 800530e:	2004      	movs	r0, #4
 8005310:	f7ff fc60 	bl	8004bd4 <writeReg>
    writeReg(FSKRegFdevLsb, 0x99);
 8005314:	2199      	movs	r1, #153	@ 0x99
 8005316:	2005      	movs	r0, #5
 8005318:	f7ff fc5c 	bl	8004bd4 <writeReg>
    
    // configure DIO mapping DIO0=PayloadReady DIO1=NOP DIO2=TimeOut
    writeReg(RegDioMapping1, MAP_DIO0_FSK_READY|MAP_DIO1_FSK_NOP|MAP_DIO2_FSK_TIMEOUT);
 800531c:	2138      	movs	r1, #56	@ 0x38
 800531e:	2040      	movs	r0, #64	@ 0x40
 8005320:	f7ff fc58 	bl	8004bd4 <writeReg>

    // enable antenna switch for RX
    hal_pin_rxtx(0);
 8005324:	2000      	movs	r0, #0
 8005326:	f7fb ffa8 	bl	800127a <hal_pin_rxtx>
    
    // now instruct the radio to receive
    hal_waitUntil(LMIC.rxtime); // busy wait until exact rx time
 800532a:	4b06      	ldr	r3, [pc, #24]	@ (8005344 <rxfsk+0xdc>)
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	4618      	mov	r0, r3
 8005330:	f7fc f883 	bl	800143a <hal_waitUntil>
    opmode(OPMODE_RX); // no single rx mode available in FSK
 8005334:	2005      	movs	r0, #5
 8005336:	f7ff fcdb 	bl	8004cf0 <opmode>
}
 800533a:	bf00      	nop
 800533c:	3708      	adds	r7, #8
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}
 8005342:	bf00      	nop
 8005344:	20000154 	.word	0x20000154

08005348 <startrx>:

static void startrx (u1_t rxmode) {
 8005348:	b580      	push	{r7, lr}
 800534a:	b082      	sub	sp, #8
 800534c:	af00      	add	r7, sp, #0
 800534e:	4603      	mov	r3, r0
 8005350:	71fb      	strb	r3, [r7, #7]
    ASSERT( (readReg(RegOpMode) & OPMODE_MASK) == OPMODE_SLEEP );
 8005352:	2001      	movs	r0, #1
 8005354:	f7ff fc5b 	bl	8004c0e <readReg>
 8005358:	4603      	mov	r3, r0
 800535a:	f003 0307 	and.w	r3, r3, #7
 800535e:	2b00      	cmp	r3, #0
 8005360:	d001      	beq.n	8005366 <startrx+0x1e>
 8005362:	f7fc f91d 	bl	80015a0 <hal_failed>
    if(getSf(LMIC.rps) == FSK) { // FSK modem
 8005366:	4b0a      	ldr	r3, [pc, #40]	@ (8005390 <startrx+0x48>)
 8005368:	89db      	ldrh	r3, [r3, #14]
 800536a:	4618      	mov	r0, r3
 800536c:	f7fc f920 	bl	80015b0 <getSf>
 8005370:	4603      	mov	r3, r0
 8005372:	2b00      	cmp	r3, #0
 8005374:	d104      	bne.n	8005380 <startrx+0x38>
        rxfsk(rxmode);
 8005376:	79fb      	ldrb	r3, [r7, #7]
 8005378:	4618      	mov	r0, r3
 800537a:	f7ff ff75 	bl	8005268 <rxfsk>
    } else { // LoRa modem
        rxlora(rxmode);
    }
    // the radio will go back to STANDBY mode as soon as the RX is finished
    // or timed out, and the corresponding IRQ will inform us about completion.
}
 800537e:	e003      	b.n	8005388 <startrx+0x40>
        rxlora(rxmode);
 8005380:	79fb      	ldrb	r3, [r7, #7]
 8005382:	4618      	mov	r0, r3
 8005384:	f7ff fef4 	bl	8005170 <rxlora>
}
 8005388:	bf00      	nop
 800538a:	3708      	adds	r7, #8
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}
 8005390:	20000154 	.word	0x20000154

08005394 <radio_init>:

// get random seed from wideband noise rssi
void radio_init () {
 8005394:	b590      	push	{r4, r7, lr}
 8005396:	b085      	sub	sp, #20
 8005398:	af00      	add	r7, sp, #0
    hal_disableIRQs();
 800539a:	f7fc f8bf 	bl	800151c <hal_disableIRQs>

    // manually reset radio
#ifdef CFG_sx1276_radio
    hal_pin_rst(0); // drive RST pin low
 800539e:	2000      	movs	r0, #0
 80053a0:	f7fb ff87 	bl	80012b2 <hal_pin_rst>
#else
    hal_pin_rst(1); // drive RST pin high
#endif
    hal_waitUntil(os_getTime()+ms2osticks(1)); // wait >100us
 80053a4:	f7ff fb40 	bl	8004a28 <os_getTime>
 80053a8:	4603      	mov	r3, r0
 80053aa:	3320      	adds	r3, #32
 80053ac:	4618      	mov	r0, r3
 80053ae:	f7fc f844 	bl	800143a <hal_waitUntil>
    hal_pin_rst(2); // configure RST pin floating!
 80053b2:	2002      	movs	r0, #2
 80053b4:	f7fb ff7d 	bl	80012b2 <hal_pin_rst>
    hal_waitUntil(os_getTime()+ms2osticks(5)); // wait 5ms
 80053b8:	f7ff fb36 	bl	8004a28 <os_getTime>
 80053bc:	4603      	mov	r3, r0
 80053be:	33a0      	adds	r3, #160	@ 0xa0
 80053c0:	4618      	mov	r0, r3
 80053c2:	f7fc f83a 	bl	800143a <hal_waitUntil>

    opmode(OPMODE_SLEEP);
 80053c6:	2000      	movs	r0, #0
 80053c8:	f7ff fc92 	bl	8004cf0 <opmode>

    // some sanity checks, e.g., read version number
    u1_t v = readReg(RegVersion);
 80053cc:	2042      	movs	r0, #66	@ 0x42
 80053ce:	f7ff fc1e 	bl	8004c0e <readReg>
 80053d2:	4603      	mov	r3, r0
 80053d4:	71fb      	strb	r3, [r7, #7]
#ifdef CFG_sx1276_radio
    ASSERT(v == 0x12 ); 
 80053d6:	79fb      	ldrb	r3, [r7, #7]
 80053d8:	2b12      	cmp	r3, #18
 80053da:	d001      	beq.n	80053e0 <radio_init+0x4c>
 80053dc:	f7fc f8e0 	bl	80015a0 <hal_failed>
    ASSERT(v == 0x22);
#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif
    // seed 15-byte randomness via noise rssi
    rxlora(RXMODE_RSSI);
 80053e0:	2002      	movs	r0, #2
 80053e2:	f7ff fec5 	bl	8005170 <rxlora>
    while( (readReg(RegOpMode) & OPMODE_MASK) != OPMODE_RX ); // continuous rx
 80053e6:	bf00      	nop
 80053e8:	2001      	movs	r0, #1
 80053ea:	f7ff fc10 	bl	8004c0e <readReg>
 80053ee:	4603      	mov	r3, r0
 80053f0:	f003 0307 	and.w	r3, r3, #7
 80053f4:	2b05      	cmp	r3, #5
 80053f6:	d1f7      	bne.n	80053e8 <radio_init+0x54>
    for(int i=1; i<16; i++) {
 80053f8:	2301      	movs	r3, #1
 80053fa:	60fb      	str	r3, [r7, #12]
 80053fc:	e02c      	b.n	8005458 <radio_init+0xc4>
        for(int j=0; j<8; j++) {
 80053fe:	2300      	movs	r3, #0
 8005400:	60bb      	str	r3, [r7, #8]
 8005402:	e023      	b.n	800544c <radio_init+0xb8>
            u1_t b; // wait for two non-identical subsequent least-significant bits
            while( (b = readReg(LORARegRssiWideband) & 0x01) == (readReg(LORARegRssiWideband) & 0x01) );
 8005404:	bf00      	nop
 8005406:	202c      	movs	r0, #44	@ 0x2c
 8005408:	f7ff fc01 	bl	8004c0e <readReg>
 800540c:	4603      	mov	r3, r0
 800540e:	f003 0301 	and.w	r3, r3, #1
 8005412:	71bb      	strb	r3, [r7, #6]
 8005414:	79bc      	ldrb	r4, [r7, #6]
 8005416:	202c      	movs	r0, #44	@ 0x2c
 8005418:	f7ff fbf9 	bl	8004c0e <readReg>
 800541c:	4603      	mov	r3, r0
 800541e:	f003 0301 	and.w	r3, r3, #1
 8005422:	429c      	cmp	r4, r3
 8005424:	d0ef      	beq.n	8005406 <radio_init+0x72>
            randbuf[i] = (randbuf[i] << 1) | b;
 8005426:	4a14      	ldr	r2, [pc, #80]	@ (8005478 <radio_init+0xe4>)
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	4413      	add	r3, r2
 800542c:	781b      	ldrb	r3, [r3, #0]
 800542e:	005b      	lsls	r3, r3, #1
 8005430:	b25a      	sxtb	r2, r3
 8005432:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8005436:	4313      	orrs	r3, r2
 8005438:	b25b      	sxtb	r3, r3
 800543a:	b2d9      	uxtb	r1, r3
 800543c:	4a0e      	ldr	r2, [pc, #56]	@ (8005478 <radio_init+0xe4>)
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	4413      	add	r3, r2
 8005442:	460a      	mov	r2, r1
 8005444:	701a      	strb	r2, [r3, #0]
        for(int j=0; j<8; j++) {
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	3301      	adds	r3, #1
 800544a:	60bb      	str	r3, [r7, #8]
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	2b07      	cmp	r3, #7
 8005450:	ddd8      	ble.n	8005404 <radio_init+0x70>
    for(int i=1; i<16; i++) {
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	3301      	adds	r3, #1
 8005456:	60fb      	str	r3, [r7, #12]
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2b0f      	cmp	r3, #15
 800545c:	ddcf      	ble.n	80053fe <radio_init+0x6a>
        }
    }
    randbuf[0] = 16; // set initial index
 800545e:	4b06      	ldr	r3, [pc, #24]	@ (8005478 <radio_init+0xe4>)
 8005460:	2210      	movs	r2, #16
 8005462:	701a      	strb	r2, [r3, #0]
    // Launch Rx chain calibration for HF band 
    writeReg(FSKRegImageCal, (readReg(FSKRegImageCal) & RF_IMAGECAL_IMAGECAL_MASK)|RF_IMAGECAL_IMAGECAL_START);
    while((readReg(FSKRegImageCal) & RF_IMAGECAL_IMAGECAL_RUNNING) == RF_IMAGECAL_IMAGECAL_RUNNING) { ; }
#endif /* CFG_sx1276mb1_board */

    opmode(OPMODE_SLEEP);
 8005464:	2000      	movs	r0, #0
 8005466:	f7ff fc43 	bl	8004cf0 <opmode>

    hal_enableIRQs();
 800546a:	f7fc f867 	bl	800153c <hal_enableIRQs>
}
 800546e:	bf00      	nop
 8005470:	3714      	adds	r7, #20
 8005472:	46bd      	mov	sp, r7
 8005474:	bd90      	pop	{r4, r7, pc}
 8005476:	bf00      	nop
 8005478:	20000318 	.word	0x20000318

0800547c <radio_rand1>:

// return next random byte derived from seed buffer
// (buf[0] holds index of next byte to be returned)
u1_t radio_rand1 () {
 800547c:	b580      	push	{r7, lr}
 800547e:	b082      	sub	sp, #8
 8005480:	af00      	add	r7, sp, #0
    u1_t i = randbuf[0];
 8005482:	4b10      	ldr	r3, [pc, #64]	@ (80054c4 <radio_rand1+0x48>)
 8005484:	781b      	ldrb	r3, [r3, #0]
 8005486:	71fb      	strb	r3, [r7, #7]
    ASSERT( i != 0 );
 8005488:	79fb      	ldrb	r3, [r7, #7]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d101      	bne.n	8005492 <radio_rand1+0x16>
 800548e:	f7fc f887 	bl	80015a0 <hal_failed>
    if( i==16 ) {
 8005492:	79fb      	ldrb	r3, [r7, #7]
 8005494:	2b10      	cmp	r3, #16
 8005496:	d106      	bne.n	80054a6 <radio_rand1+0x2a>
        os_aes(AES_ENC, randbuf, 16); // encrypt seed with any key
 8005498:	2210      	movs	r2, #16
 800549a:	490a      	ldr	r1, [pc, #40]	@ (80054c4 <radio_rand1+0x48>)
 800549c:	2000      	movs	r0, #0
 800549e:	f7fb f9ab 	bl	80007f8 <os_aes>
        i = 0;
 80054a2:	2300      	movs	r3, #0
 80054a4:	71fb      	strb	r3, [r7, #7]
    }
    u1_t v = randbuf[i++];
 80054a6:	79fb      	ldrb	r3, [r7, #7]
 80054a8:	1c5a      	adds	r2, r3, #1
 80054aa:	71fa      	strb	r2, [r7, #7]
 80054ac:	461a      	mov	r2, r3
 80054ae:	4b05      	ldr	r3, [pc, #20]	@ (80054c4 <radio_rand1+0x48>)
 80054b0:	5c9b      	ldrb	r3, [r3, r2]
 80054b2:	71bb      	strb	r3, [r7, #6]
    randbuf[0] = i;
 80054b4:	4a03      	ldr	r2, [pc, #12]	@ (80054c4 <radio_rand1+0x48>)
 80054b6:	79fb      	ldrb	r3, [r7, #7]
 80054b8:	7013      	strb	r3, [r2, #0]
    return v;
 80054ba:	79bb      	ldrb	r3, [r7, #6]
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3708      	adds	r7, #8
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}
 80054c4:	20000318 	.word	0x20000318

080054c8 <radio_irq_handler>:
    [SF12] = us2osticks(31189), // (1022 ticks)
};

// called by hal ext IRQ handler
// (radio goes to stanby mode after tx/rx operations)
void radio_irq_handler (u1_t dio) {
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b084      	sub	sp, #16
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	4603      	mov	r3, r0
 80054d0:	71fb      	strb	r3, [r7, #7]
    u1_t s = readReg(RegOpMode);
    u1_t c = readReg(LORARegModemConfig2);
    opmode(OPMODE_TX);
    return;
#else /* ! CFG_TxContinuousMode */
    ostime_t now = os_getTime();
 80054d2:	f7ff faa9 	bl	8004a28 <os_getTime>
 80054d6:	60f8      	str	r0, [r7, #12]
    if( (readReg(RegOpMode) & OPMODE_LORA) != 0) { // LORA modem
 80054d8:	2001      	movs	r0, #1
 80054da:	f7ff fb98 	bl	8004c0e <readReg>
 80054de:	4603      	mov	r3, r0
 80054e0:	b25b      	sxtb	r3, r3
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	da74      	bge.n	80055d0 <radio_irq_handler+0x108>
        u1_t flags = readReg(LORARegIrqFlags);
 80054e6:	2012      	movs	r0, #18
 80054e8:	f7ff fb91 	bl	8004c0e <readReg>
 80054ec:	4603      	mov	r3, r0
 80054ee:	727b      	strb	r3, [r7, #9]
        if( flags & IRQ_LORA_TXDONE_MASK ) {
 80054f0:	7a7b      	ldrb	r3, [r7, #9]
 80054f2:	f003 0308 	and.w	r3, r3, #8
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d004      	beq.n	8005504 <radio_irq_handler+0x3c>
            // save exact tx time
            LMIC.txend = now - us2osticks(43); // TXDONE FIXUP
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	3b01      	subs	r3, #1
 80054fe:	4a59      	ldr	r2, [pc, #356]	@ (8005664 <radio_irq_handler+0x19c>)
 8005500:	6013      	str	r3, [r2, #0]
 8005502:	e05c      	b.n	80055be <radio_irq_handler+0xf6>
        } else if( flags & IRQ_LORA_RXDONE_MASK ) {
 8005504:	7a7b      	ldrb	r3, [r7, #9]
 8005506:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800550a:	2b00      	cmp	r3, #0
 800550c:	d04f      	beq.n	80055ae <radio_irq_handler+0xe6>
            // save exact rx time
            if(getBw(LMIC.rps) == BW125) {
 800550e:	4b55      	ldr	r3, [pc, #340]	@ (8005664 <radio_irq_handler+0x19c>)
 8005510:	89db      	ldrh	r3, [r3, #14]
 8005512:	4618      	mov	r0, r3
 8005514:	f7fc f85c 	bl	80015d0 <getBw>
 8005518:	4603      	mov	r3, r0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d10d      	bne.n	800553a <radio_irq_handler+0x72>
                now -= LORA_RXDONE_FIXUP[getSf(LMIC.rps)];
 800551e:	4b51      	ldr	r3, [pc, #324]	@ (8005664 <radio_irq_handler+0x19c>)
 8005520:	89db      	ldrh	r3, [r3, #14]
 8005522:	4618      	mov	r0, r3
 8005524:	f7fc f844 	bl	80015b0 <getSf>
 8005528:	4603      	mov	r3, r0
 800552a:	461a      	mov	r2, r3
 800552c:	4b4e      	ldr	r3, [pc, #312]	@ (8005668 <radio_irq_handler+0x1a0>)
 800552e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005532:	461a      	mov	r2, r3
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	1a9b      	subs	r3, r3, r2
 8005538:	60fb      	str	r3, [r7, #12]
            }
            LMIC.rxtime = now;
 800553a:	4a4a      	ldr	r2, [pc, #296]	@ (8005664 <radio_irq_handler+0x19c>)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6053      	str	r3, [r2, #4]
            // read the PDU and inform the MAC that we received something
            LMIC.dataLen = (readReg(LORARegModemConfig1) & SX1272_MC1_IMPLICIT_HEADER_MODE_ON) ?
 8005540:	201d      	movs	r0, #29
 8005542:	f7ff fb64 	bl	8004c0e <readReg>
 8005546:	4603      	mov	r3, r0
 8005548:	f003 0304 	and.w	r3, r3, #4
 800554c:	2b00      	cmp	r3, #0
 800554e:	d005      	beq.n	800555c <radio_irq_handler+0x94>
                readReg(LORARegPayloadLength) : readReg(LORARegRxNbBytes);
 8005550:	2022      	movs	r0, #34	@ 0x22
 8005552:	f7ff fb5c 	bl	8004c0e <readReg>
 8005556:	4603      	mov	r3, r0
 8005558:	461a      	mov	r2, r3
 800555a:	e004      	b.n	8005566 <radio_irq_handler+0x9e>
 800555c:	2013      	movs	r0, #19
 800555e:	f7ff fb56 	bl	8004c0e <readReg>
 8005562:	4603      	mov	r3, r0
 8005564:	461a      	mov	r2, r3
            LMIC.dataLen = (readReg(LORARegModemConfig1) & SX1272_MC1_IMPLICIT_HEADER_MODE_ON) ?
 8005566:	4b3f      	ldr	r3, [pc, #252]	@ (8005664 <radio_irq_handler+0x19c>)
 8005568:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
            // set FIFO read address pointer
            writeReg(LORARegFifoAddrPtr, readReg(LORARegFifoRxCurrentAddr)); 
 800556c:	2010      	movs	r0, #16
 800556e:	f7ff fb4e 	bl	8004c0e <readReg>
 8005572:	4603      	mov	r3, r0
 8005574:	4619      	mov	r1, r3
 8005576:	200d      	movs	r0, #13
 8005578:	f7ff fb2c 	bl	8004bd4 <writeReg>
            // now read the FIFO
            readBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 800557c:	4b39      	ldr	r3, [pc, #228]	@ (8005664 <radio_irq_handler+0x19c>)
 800557e:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8005582:	461a      	mov	r2, r3
 8005584:	4939      	ldr	r1, [pc, #228]	@ (800566c <radio_irq_handler+0x1a4>)
 8005586:	2000      	movs	r0, #0
 8005588:	f7ff fb87 	bl	8004c9a <readBuf>
            // read rx quality parameters
            LMIC.snr  = readReg(LORARegPktSnrValue); // SNR [dB] * 4
 800558c:	2019      	movs	r0, #25
 800558e:	f7ff fb3e 	bl	8004c0e <readReg>
 8005592:	4603      	mov	r3, r0
 8005594:	b25a      	sxtb	r2, r3
 8005596:	4b33      	ldr	r3, [pc, #204]	@ (8005664 <radio_irq_handler+0x19c>)
 8005598:	735a      	strb	r2, [r3, #13]
            LMIC.rssi = readReg(LORARegPktRssiValue) - 125 + 64; // RSSI [dBm] (-196...+63)
 800559a:	201a      	movs	r0, #26
 800559c:	f7ff fb37 	bl	8004c0e <readReg>
 80055a0:	4603      	mov	r3, r0
 80055a2:	3b3d      	subs	r3, #61	@ 0x3d
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	b25a      	sxtb	r2, r3
 80055a8:	4b2e      	ldr	r3, [pc, #184]	@ (8005664 <radio_irq_handler+0x19c>)
 80055aa:	731a      	strb	r2, [r3, #12]
 80055ac:	e007      	b.n	80055be <radio_irq_handler+0xf6>
        } else if( flags & IRQ_LORA_RXTOUT_MASK ) {
 80055ae:	f997 3009 	ldrsb.w	r3, [r7, #9]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	da03      	bge.n	80055be <radio_irq_handler+0xf6>
            // indicate timeout
            LMIC.dataLen = 0;
 80055b6:	4b2b      	ldr	r3, [pc, #172]	@ (8005664 <radio_irq_handler+0x19c>)
 80055b8:	2200      	movs	r2, #0
 80055ba:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
        }
        // mask all radio IRQs
        writeReg(LORARegIrqFlagsMask, 0xFF);
 80055be:	21ff      	movs	r1, #255	@ 0xff
 80055c0:	2011      	movs	r0, #17
 80055c2:	f7ff fb07 	bl	8004bd4 <writeReg>
        // clear radio IRQ flags
        writeReg(LORARegIrqFlags, 0xFF);
 80055c6:	21ff      	movs	r1, #255	@ 0xff
 80055c8:	2012      	movs	r0, #18
 80055ca:	f7ff fb03 	bl	8004bd4 <writeReg>
 80055ce:	e03c      	b.n	800564a <radio_irq_handler+0x182>
    } else { // FSK modem
        u1_t flags1 = readReg(FSKRegIrqFlags1);
 80055d0:	203e      	movs	r0, #62	@ 0x3e
 80055d2:	f7ff fb1c 	bl	8004c0e <readReg>
 80055d6:	4603      	mov	r3, r0
 80055d8:	72fb      	strb	r3, [r7, #11]
        u1_t flags2 = readReg(FSKRegIrqFlags2);
 80055da:	203f      	movs	r0, #63	@ 0x3f
 80055dc:	f7ff fb17 	bl	8004c0e <readReg>
 80055e0:	4603      	mov	r3, r0
 80055e2:	72bb      	strb	r3, [r7, #10]
        if( flags2 & IRQ_FSK2_PACKETSENT_MASK ) {
 80055e4:	7abb      	ldrb	r3, [r7, #10]
 80055e6:	f003 0308 	and.w	r3, r3, #8
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d003      	beq.n	80055f6 <radio_irq_handler+0x12e>
            // save exact tx time
            LMIC.txend = now;
 80055ee:	4a1d      	ldr	r2, [pc, #116]	@ (8005664 <radio_irq_handler+0x19c>)
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	6013      	str	r3, [r2, #0]
 80055f4:	e029      	b.n	800564a <radio_irq_handler+0x182>
        } else if( flags2 & IRQ_FSK2_PAYLOADREADY_MASK ) {
 80055f6:	7abb      	ldrb	r3, [r7, #10]
 80055f8:	f003 0304 	and.w	r3, r3, #4
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d019      	beq.n	8005634 <radio_irq_handler+0x16c>
            // save exact rx time
            LMIC.rxtime = now;
 8005600:	4a18      	ldr	r2, [pc, #96]	@ (8005664 <radio_irq_handler+0x19c>)
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	6053      	str	r3, [r2, #4]
            // read the PDU and inform the MAC that we received something
            LMIC.dataLen = readReg(FSKRegPayloadLength);
 8005606:	2032      	movs	r0, #50	@ 0x32
 8005608:	f7ff fb01 	bl	8004c0e <readReg>
 800560c:	4603      	mov	r3, r0
 800560e:	461a      	mov	r2, r3
 8005610:	4b14      	ldr	r3, [pc, #80]	@ (8005664 <radio_irq_handler+0x19c>)
 8005612:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
            // now read the FIFO
            readBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 8005616:	4b13      	ldr	r3, [pc, #76]	@ (8005664 <radio_irq_handler+0x19c>)
 8005618:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 800561c:	461a      	mov	r2, r3
 800561e:	4913      	ldr	r1, [pc, #76]	@ (800566c <radio_irq_handler+0x1a4>)
 8005620:	2000      	movs	r0, #0
 8005622:	f7ff fb3a 	bl	8004c9a <readBuf>
            // read rx quality parameters
            LMIC.snr  = 0; // determine snr
 8005626:	4b0f      	ldr	r3, [pc, #60]	@ (8005664 <radio_irq_handler+0x19c>)
 8005628:	2200      	movs	r2, #0
 800562a:	735a      	strb	r2, [r3, #13]
            LMIC.rssi = 0; // determine rssi
 800562c:	4b0d      	ldr	r3, [pc, #52]	@ (8005664 <radio_irq_handler+0x19c>)
 800562e:	2200      	movs	r2, #0
 8005630:	731a      	strb	r2, [r3, #12]
 8005632:	e00a      	b.n	800564a <radio_irq_handler+0x182>
        } else if( flags1 & IRQ_FSK1_TIMEOUT_MASK ) {
 8005634:	7afb      	ldrb	r3, [r7, #11]
 8005636:	f003 0304 	and.w	r3, r3, #4
 800563a:	2b00      	cmp	r3, #0
 800563c:	d004      	beq.n	8005648 <radio_irq_handler+0x180>
            // indicate timeout
            LMIC.dataLen = 0;
 800563e:	4b09      	ldr	r3, [pc, #36]	@ (8005664 <radio_irq_handler+0x19c>)
 8005640:	2200      	movs	r2, #0
 8005642:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
 8005646:	e000      	b.n	800564a <radio_irq_handler+0x182>
        } else {
            while(1);
 8005648:	e7fe      	b.n	8005648 <radio_irq_handler+0x180>
        }
    }
    // go from stanby to sleep
    opmode(OPMODE_SLEEP);
 800564a:	2000      	movs	r0, #0
 800564c:	f7ff fb50 	bl	8004cf0 <opmode>
    // run os job (use preset func ptr)
    os_setCallback(&LMIC.osjob, LMIC.osjob.func);
 8005650:	4b04      	ldr	r3, [pc, #16]	@ (8005664 <radio_irq_handler+0x19c>)
 8005652:	69db      	ldr	r3, [r3, #28]
 8005654:	4619      	mov	r1, r3
 8005656:	4806      	ldr	r0, [pc, #24]	@ (8005670 <radio_irq_handler+0x1a8>)
 8005658:	f7ff fa2a 	bl	8004ab0 <os_setCallback>
#endif /* ! CFG_TxContinuousMode */
}
 800565c:	bf00      	nop
 800565e:	3710      	adds	r7, #16
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}
 8005664:	20000154 	.word	0x20000154
 8005668:	0800ad40 	.word	0x0800ad40
 800566c:	2000029c 	.word	0x2000029c
 8005670:	20000168 	.word	0x20000168

08005674 <os_radio>:

void os_radio (u1_t mode) {
 8005674:	b580      	push	{r7, lr}
 8005676:	b082      	sub	sp, #8
 8005678:	af00      	add	r7, sp, #0
 800567a:	4603      	mov	r3, r0
 800567c:	71fb      	strb	r3, [r7, #7]
    hal_disableIRQs();
 800567e:	f7fb ff4d 	bl	800151c <hal_disableIRQs>
    switch (mode) {
 8005682:	79fb      	ldrb	r3, [r7, #7]
 8005684:	2b03      	cmp	r3, #3
 8005686:	d81a      	bhi.n	80056be <os_radio+0x4a>
 8005688:	a201      	add	r2, pc, #4	@ (adr r2, 8005690 <os_radio+0x1c>)
 800568a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800568e:	bf00      	nop
 8005690:	080056a1 	.word	0x080056a1
 8005694:	080056a9 	.word	0x080056a9
 8005698:	080056af 	.word	0x080056af
 800569c:	080056b7 	.word	0x080056b7
      case RADIO_RST:
        // put radio to sleep
        opmode(OPMODE_SLEEP);
 80056a0:	2000      	movs	r0, #0
 80056a2:	f7ff fb25 	bl	8004cf0 <opmode>
        break;
 80056a6:	e00a      	b.n	80056be <os_radio+0x4a>

      case RADIO_TX:
        // transmit frame now
        starttx(); // buf=LMIC.frame, len=LMIC.dataLen
 80056a8:	f7ff fd44 	bl	8005134 <starttx>
        break;
 80056ac:	e007      	b.n	80056be <os_radio+0x4a>
      
      case RADIO_RX:
        // receive frame now (exactly at rxtime)
        startrx(RXMODE_SINGLE); // buf=LMIC.frame, time=LMIC.rxtime, timeout=LMIC.rxsyms
 80056ae:	2000      	movs	r0, #0
 80056b0:	f7ff fe4a 	bl	8005348 <startrx>
        break;
 80056b4:	e003      	b.n	80056be <os_radio+0x4a>

      case RADIO_RXON:
        // start scanning for beacon now
        startrx(RXMODE_SCAN); // buf=LMIC.frame
 80056b6:	2001      	movs	r0, #1
 80056b8:	f7ff fe46 	bl	8005348 <startrx>
        break;
 80056bc:	bf00      	nop
    }
    hal_enableIRQs();
 80056be:	f7fb ff3d 	bl	800153c <hal_enableIRQs>
}
 80056c2:	bf00      	nop
 80056c4:	3708      	adds	r7, #8
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}
 80056ca:	bf00      	nop

080056cc <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80056d0:	4b1b      	ldr	r3, [pc, #108]	@ (8005740 <MX_SPI3_Init+0x74>)
 80056d2:	4a1c      	ldr	r2, [pc, #112]	@ (8005744 <MX_SPI3_Init+0x78>)
 80056d4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80056d6:	4b1a      	ldr	r3, [pc, #104]	@ (8005740 <MX_SPI3_Init+0x74>)
 80056d8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80056dc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80056de:	4b18      	ldr	r3, [pc, #96]	@ (8005740 <MX_SPI3_Init+0x74>)
 80056e0:	2200      	movs	r2, #0
 80056e2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80056e4:	4b16      	ldr	r3, [pc, #88]	@ (8005740 <MX_SPI3_Init+0x74>)
 80056e6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80056ea:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80056ec:	4b14      	ldr	r3, [pc, #80]	@ (8005740 <MX_SPI3_Init+0x74>)
 80056ee:	2200      	movs	r2, #0
 80056f0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80056f2:	4b13      	ldr	r3, [pc, #76]	@ (8005740 <MX_SPI3_Init+0x74>)
 80056f4:	2200      	movs	r2, #0
 80056f6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80056f8:	4b11      	ldr	r3, [pc, #68]	@ (8005740 <MX_SPI3_Init+0x74>)
 80056fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056fe:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8005700:	4b0f      	ldr	r3, [pc, #60]	@ (8005740 <MX_SPI3_Init+0x74>)
 8005702:	2228      	movs	r2, #40	@ 0x28
 8005704:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005706:	4b0e      	ldr	r3, [pc, #56]	@ (8005740 <MX_SPI3_Init+0x74>)
 8005708:	2200      	movs	r2, #0
 800570a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800570c:	4b0c      	ldr	r3, [pc, #48]	@ (8005740 <MX_SPI3_Init+0x74>)
 800570e:	2200      	movs	r2, #0
 8005710:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005712:	4b0b      	ldr	r3, [pc, #44]	@ (8005740 <MX_SPI3_Init+0x74>)
 8005714:	2200      	movs	r2, #0
 8005716:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8005718:	4b09      	ldr	r3, [pc, #36]	@ (8005740 <MX_SPI3_Init+0x74>)
 800571a:	2207      	movs	r2, #7
 800571c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800571e:	4b08      	ldr	r3, [pc, #32]	@ (8005740 <MX_SPI3_Init+0x74>)
 8005720:	2200      	movs	r2, #0
 8005722:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005724:	4b06      	ldr	r3, [pc, #24]	@ (8005740 <MX_SPI3_Init+0x74>)
 8005726:	2208      	movs	r2, #8
 8005728:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800572a:	4805      	ldr	r0, [pc, #20]	@ (8005740 <MX_SPI3_Init+0x74>)
 800572c:	f003 f9ca 	bl	8008ac4 <HAL_SPI_Init>
 8005730:	4603      	mov	r3, r0
 8005732:	2b00      	cmp	r3, #0
 8005734:	d001      	beq.n	800573a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8005736:	f7ff f95f 	bl	80049f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800573a:	bf00      	nop
 800573c:	bd80      	pop	{r7, pc}
 800573e:	bf00      	nop
 8005740:	20000328 	.word	0x20000328
 8005744:	40003c00 	.word	0x40003c00

08005748 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b08a      	sub	sp, #40	@ 0x28
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005750:	f107 0314 	add.w	r3, r7, #20
 8005754:	2200      	movs	r2, #0
 8005756:	601a      	str	r2, [r3, #0]
 8005758:	605a      	str	r2, [r3, #4]
 800575a:	609a      	str	r2, [r3, #8]
 800575c:	60da      	str	r2, [r3, #12]
 800575e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a1b      	ldr	r2, [pc, #108]	@ (80057d4 <HAL_SPI_MspInit+0x8c>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d12f      	bne.n	80057ca <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800576a:	4b1b      	ldr	r3, [pc, #108]	@ (80057d8 <HAL_SPI_MspInit+0x90>)
 800576c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800576e:	4a1a      	ldr	r2, [pc, #104]	@ (80057d8 <HAL_SPI_MspInit+0x90>)
 8005770:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005774:	6593      	str	r3, [r2, #88]	@ 0x58
 8005776:	4b18      	ldr	r3, [pc, #96]	@ (80057d8 <HAL_SPI_MspInit+0x90>)
 8005778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800577a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800577e:	613b      	str	r3, [r7, #16]
 8005780:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005782:	4b15      	ldr	r3, [pc, #84]	@ (80057d8 <HAL_SPI_MspInit+0x90>)
 8005784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005786:	4a14      	ldr	r2, [pc, #80]	@ (80057d8 <HAL_SPI_MspInit+0x90>)
 8005788:	f043 0302 	orr.w	r3, r3, #2
 800578c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800578e:	4b12      	ldr	r3, [pc, #72]	@ (80057d8 <HAL_SPI_MspInit+0x90>)
 8005790:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005792:	f003 0302 	and.w	r3, r3, #2
 8005796:	60fb      	str	r3, [r7, #12]
 8005798:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3 (JTDO-TRACESWO)     ------> SPI3_SCK
    PB4 (NJTRST)     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800579a:	2338      	movs	r3, #56	@ 0x38
 800579c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800579e:	2302      	movs	r3, #2
 80057a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057a2:	2300      	movs	r3, #0
 80057a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057a6:	2303      	movs	r3, #3
 80057a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80057aa:	2306      	movs	r3, #6
 80057ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057ae:	f107 0314 	add.w	r3, r7, #20
 80057b2:	4619      	mov	r1, r3
 80057b4:	4809      	ldr	r0, [pc, #36]	@ (80057dc <HAL_SPI_MspInit+0x94>)
 80057b6:	f001 fe9f 	bl	80074f8 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 80057ba:	2200      	movs	r2, #0
 80057bc:	2100      	movs	r1, #0
 80057be:	2033      	movs	r0, #51	@ 0x33
 80057c0:	f001 fe23 	bl	800740a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80057c4:	2033      	movs	r0, #51	@ 0x33
 80057c6:	f001 fe3c 	bl	8007442 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80057ca:	bf00      	nop
 80057cc:	3728      	adds	r7, #40	@ 0x28
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}
 80057d2:	bf00      	nop
 80057d4:	40003c00 	.word	0x40003c00
 80057d8:	40021000 	.word	0x40021000
 80057dc:	48000400 	.word	0x48000400

080057e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b083      	sub	sp, #12
 80057e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057e6:	4b0f      	ldr	r3, [pc, #60]	@ (8005824 <HAL_MspInit+0x44>)
 80057e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057ea:	4a0e      	ldr	r2, [pc, #56]	@ (8005824 <HAL_MspInit+0x44>)
 80057ec:	f043 0301 	orr.w	r3, r3, #1
 80057f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80057f2:	4b0c      	ldr	r3, [pc, #48]	@ (8005824 <HAL_MspInit+0x44>)
 80057f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057f6:	f003 0301 	and.w	r3, r3, #1
 80057fa:	607b      	str	r3, [r7, #4]
 80057fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80057fe:	4b09      	ldr	r3, [pc, #36]	@ (8005824 <HAL_MspInit+0x44>)
 8005800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005802:	4a08      	ldr	r2, [pc, #32]	@ (8005824 <HAL_MspInit+0x44>)
 8005804:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005808:	6593      	str	r3, [r2, #88]	@ 0x58
 800580a:	4b06      	ldr	r3, [pc, #24]	@ (8005824 <HAL_MspInit+0x44>)
 800580c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800580e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005812:	603b      	str	r3, [r7, #0]
 8005814:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005816:	bf00      	nop
 8005818:	370c      	adds	r7, #12
 800581a:	46bd      	mov	sp, r7
 800581c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005820:	4770      	bx	lr
 8005822:	bf00      	nop
 8005824:	40021000 	.word	0x40021000

08005828 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005828:	b480      	push	{r7}
 800582a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800582c:	bf00      	nop
 800582e:	e7fd      	b.n	800582c <NMI_Handler+0x4>

08005830 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005830:	b480      	push	{r7}
 8005832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005834:	bf00      	nop
 8005836:	e7fd      	b.n	8005834 <HardFault_Handler+0x4>

08005838 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005838:	b480      	push	{r7}
 800583a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800583c:	bf00      	nop
 800583e:	e7fd      	b.n	800583c <MemManage_Handler+0x4>

08005840 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005840:	b480      	push	{r7}
 8005842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005844:	bf00      	nop
 8005846:	e7fd      	b.n	8005844 <BusFault_Handler+0x4>

08005848 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005848:	b480      	push	{r7}
 800584a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800584c:	bf00      	nop
 800584e:	e7fd      	b.n	800584c <UsageFault_Handler+0x4>

08005850 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005850:	b480      	push	{r7}
 8005852:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005854:	bf00      	nop
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr

0800585e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800585e:	b480      	push	{r7}
 8005860:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005862:	bf00      	nop
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr

0800586c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800586c:	b480      	push	{r7}
 800586e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005870:	bf00      	nop
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr

0800587a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800587a:	b580      	push	{r7, lr}
 800587c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800587e:	f000 f977 	bl	8005b70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005882:	bf00      	nop
 8005884:	bd80      	pop	{r7, pc}
	...

08005888 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800588c:	4802      	ldr	r0, [pc, #8]	@ (8005898 <ADC1_IRQHandler+0x10>)
 800588e:	f000 fd92 	bl	80063b6 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8005892:	bf00      	nop
 8005894:	bd80      	pop	{r7, pc}
 8005896:	bf00      	nop
 8005898:	20000028 	.word	0x20000028

0800589c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 80058a0:	2040      	movs	r0, #64	@ 0x40
 80058a2:	f001 ffab 	bl	80077fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DIO1_Pin);
 80058a6:	2080      	movs	r0, #128	@ 0x80
 80058a8:	f001 ffa8 	bl	80077fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80058ac:	bf00      	nop
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 80058b4:	4802      	ldr	r0, [pc, #8]	@ (80058c0 <SPI3_IRQHandler+0x10>)
 80058b6:	f003 fbc7 	bl	8009048 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80058ba:	bf00      	nop
 80058bc:	bd80      	pop	{r7, pc}
 80058be:	bf00      	nop
 80058c0:	20000328 	.word	0x20000328

080058c4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80058c8:	4802      	ldr	r0, [pc, #8]	@ (80058d4 <TIM6_DAC_IRQHandler+0x10>)
 80058ca:	f003 fee1 	bl	8009690 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80058ce:	bf00      	nop
 80058d0:	bd80      	pop	{r7, pc}
 80058d2:	bf00      	nop
 80058d4:	2000038c 	.word	0x2000038c

080058d8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80058dc:	4802      	ldr	r0, [pc, #8]	@ (80058e8 <TIM7_IRQHandler+0x10>)
 80058de:	f003 fed7 	bl	8009690 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80058e2:	bf00      	nop
 80058e4:	bd80      	pop	{r7, pc}
 80058e6:	bf00      	nop
 80058e8:	200003d8 	.word	0x200003d8

080058ec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80058ec:	b480      	push	{r7}
 80058ee:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80058f0:	4b06      	ldr	r3, [pc, #24]	@ (800590c <SystemInit+0x20>)
 80058f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058f6:	4a05      	ldr	r2, [pc, #20]	@ (800590c <SystemInit+0x20>)
 80058f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80058fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8005900:	bf00      	nop
 8005902:	46bd      	mov	sp, r7
 8005904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005908:	4770      	bx	lr
 800590a:	bf00      	nop
 800590c:	e000ed00 	.word	0xe000ed00

08005910 <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b084      	sub	sp, #16
 8005914:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005916:	1d3b      	adds	r3, r7, #4
 8005918:	2200      	movs	r2, #0
 800591a:	601a      	str	r2, [r3, #0]
 800591c:	605a      	str	r2, [r3, #4]
 800591e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8005920:	4b15      	ldr	r3, [pc, #84]	@ (8005978 <MX_TIM6_Init+0x68>)
 8005922:	4a16      	ldr	r2, [pc, #88]	@ (800597c <MX_TIM6_Init+0x6c>)
 8005924:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1221-1;
 8005926:	4b14      	ldr	r3, [pc, #80]	@ (8005978 <MX_TIM6_Init+0x68>)
 8005928:	f240 42c4 	movw	r2, #1220	@ 0x4c4
 800592c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800592e:	4b12      	ldr	r3, [pc, #72]	@ (8005978 <MX_TIM6_Init+0x68>)
 8005930:	2200      	movs	r2, #0
 8005932:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65536-1;
 8005934:	4b10      	ldr	r3, [pc, #64]	@ (8005978 <MX_TIM6_Init+0x68>)
 8005936:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800593a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800593c:	4b0e      	ldr	r3, [pc, #56]	@ (8005978 <MX_TIM6_Init+0x68>)
 800593e:	2200      	movs	r2, #0
 8005940:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005942:	480d      	ldr	r0, [pc, #52]	@ (8005978 <MX_TIM6_Init+0x68>)
 8005944:	f003 fdf8 	bl	8009538 <HAL_TIM_Base_Init>
 8005948:	4603      	mov	r3, r0
 800594a:	2b00      	cmp	r3, #0
 800594c:	d001      	beq.n	8005952 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800594e:	f7ff f853 	bl	80049f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005952:	2300      	movs	r3, #0
 8005954:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005956:	2300      	movs	r3, #0
 8005958:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800595a:	1d3b      	adds	r3, r7, #4
 800595c:	4619      	mov	r1, r3
 800595e:	4806      	ldr	r0, [pc, #24]	@ (8005978 <MX_TIM6_Init+0x68>)
 8005960:	f004 f836 	bl	80099d0 <HAL_TIMEx_MasterConfigSynchronization>
 8005964:	4603      	mov	r3, r0
 8005966:	2b00      	cmp	r3, #0
 8005968:	d001      	beq.n	800596e <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800596a:	f7ff f845 	bl	80049f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800596e:	bf00      	nop
 8005970:	3710      	adds	r7, #16
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}
 8005976:	bf00      	nop
 8005978:	2000038c 	.word	0x2000038c
 800597c:	40001000 	.word	0x40001000

08005980 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b084      	sub	sp, #16
 8005984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005986:	1d3b      	adds	r3, r7, #4
 8005988:	2200      	movs	r2, #0
 800598a:	601a      	str	r2, [r3, #0]
 800598c:	605a      	str	r2, [r3, #4]
 800598e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8005990:	4b15      	ldr	r3, [pc, #84]	@ (80059e8 <MX_TIM7_Init+0x68>)
 8005992:	4a16      	ldr	r2, [pc, #88]	@ (80059ec <MX_TIM7_Init+0x6c>)
 8005994:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 2500-1;
 8005996:	4b14      	ldr	r3, [pc, #80]	@ (80059e8 <MX_TIM7_Init+0x68>)
 8005998:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 800599c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800599e:	4b12      	ldr	r3, [pc, #72]	@ (80059e8 <MX_TIM7_Init+0x68>)
 80059a0:	2200      	movs	r2, #0
 80059a2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80059a4:	4b10      	ldr	r3, [pc, #64]	@ (80059e8 <MX_TIM7_Init+0x68>)
 80059a6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80059aa:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80059ac:	4b0e      	ldr	r3, [pc, #56]	@ (80059e8 <MX_TIM7_Init+0x68>)
 80059ae:	2200      	movs	r2, #0
 80059b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80059b2:	480d      	ldr	r0, [pc, #52]	@ (80059e8 <MX_TIM7_Init+0x68>)
 80059b4:	f003 fdc0 	bl	8009538 <HAL_TIM_Base_Init>
 80059b8:	4603      	mov	r3, r0
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d001      	beq.n	80059c2 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 80059be:	f7ff f81b 	bl	80049f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80059c2:	2300      	movs	r3, #0
 80059c4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80059c6:	2300      	movs	r3, #0
 80059c8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80059ca:	1d3b      	adds	r3, r7, #4
 80059cc:	4619      	mov	r1, r3
 80059ce:	4806      	ldr	r0, [pc, #24]	@ (80059e8 <MX_TIM7_Init+0x68>)
 80059d0:	f003 fffe 	bl	80099d0 <HAL_TIMEx_MasterConfigSynchronization>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d001      	beq.n	80059de <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 80059da:	f7ff f80d 	bl	80049f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80059de:	bf00      	nop
 80059e0:	3710      	adds	r7, #16
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}
 80059e6:	bf00      	nop
 80059e8:	200003d8 	.word	0x200003d8
 80059ec:	40001400 	.word	0x40001400

080059f0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b084      	sub	sp, #16
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a1a      	ldr	r2, [pc, #104]	@ (8005a68 <HAL_TIM_Base_MspInit+0x78>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d114      	bne.n	8005a2c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005a02:	4b1a      	ldr	r3, [pc, #104]	@ (8005a6c <HAL_TIM_Base_MspInit+0x7c>)
 8005a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a06:	4a19      	ldr	r2, [pc, #100]	@ (8005a6c <HAL_TIM_Base_MspInit+0x7c>)
 8005a08:	f043 0310 	orr.w	r3, r3, #16
 8005a0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a0e:	4b17      	ldr	r3, [pc, #92]	@ (8005a6c <HAL_TIM_Base_MspInit+0x7c>)
 8005a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a12:	f003 0310 	and.w	r3, r3, #16
 8005a16:	60fb      	str	r3, [r7, #12]
 8005a18:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	2100      	movs	r1, #0
 8005a1e:	2036      	movs	r0, #54	@ 0x36
 8005a20:	f001 fcf3 	bl	800740a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005a24:	2036      	movs	r0, #54	@ 0x36
 8005a26:	f001 fd0c 	bl	8007442 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8005a2a:	e018      	b.n	8005a5e <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM7)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a0f      	ldr	r2, [pc, #60]	@ (8005a70 <HAL_TIM_Base_MspInit+0x80>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d113      	bne.n	8005a5e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005a36:	4b0d      	ldr	r3, [pc, #52]	@ (8005a6c <HAL_TIM_Base_MspInit+0x7c>)
 8005a38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a3a:	4a0c      	ldr	r2, [pc, #48]	@ (8005a6c <HAL_TIM_Base_MspInit+0x7c>)
 8005a3c:	f043 0320 	orr.w	r3, r3, #32
 8005a40:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a42:	4b0a      	ldr	r3, [pc, #40]	@ (8005a6c <HAL_TIM_Base_MspInit+0x7c>)
 8005a44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a46:	f003 0320 	and.w	r3, r3, #32
 8005a4a:	60bb      	str	r3, [r7, #8]
 8005a4c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005a4e:	2200      	movs	r2, #0
 8005a50:	2100      	movs	r1, #0
 8005a52:	2037      	movs	r0, #55	@ 0x37
 8005a54:	f001 fcd9 	bl	800740a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005a58:	2037      	movs	r0, #55	@ 0x37
 8005a5a:	f001 fcf2 	bl	8007442 <HAL_NVIC_EnableIRQ>
}
 8005a5e:	bf00      	nop
 8005a60:	3710      	adds	r7, #16
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	bf00      	nop
 8005a68:	40001000 	.word	0x40001000
 8005a6c:	40021000 	.word	0x40021000
 8005a70:	40001400 	.word	0x40001400

08005a74 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8005a74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005aac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005a78:	f7ff ff38 	bl	80058ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005a7c:	480c      	ldr	r0, [pc, #48]	@ (8005ab0 <LoopForever+0x6>)
  ldr r1, =_edata
 8005a7e:	490d      	ldr	r1, [pc, #52]	@ (8005ab4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005a80:	4a0d      	ldr	r2, [pc, #52]	@ (8005ab8 <LoopForever+0xe>)
  movs r3, #0
 8005a82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005a84:	e002      	b.n	8005a8c <LoopCopyDataInit>

08005a86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005a86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005a88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005a8a:	3304      	adds	r3, #4

08005a8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005a8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005a8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005a90:	d3f9      	bcc.n	8005a86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005a92:	4a0a      	ldr	r2, [pc, #40]	@ (8005abc <LoopForever+0x12>)
  ldr r4, =_ebss
 8005a94:	4c0a      	ldr	r4, [pc, #40]	@ (8005ac0 <LoopForever+0x16>)
  movs r3, #0
 8005a96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005a98:	e001      	b.n	8005a9e <LoopFillZerobss>

08005a9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005a9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005a9c:	3204      	adds	r2, #4

08005a9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005a9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005aa0:	d3fb      	bcc.n	8005a9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005aa2:	f004 f821 	bl	8009ae8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005aa6:	f7fe ff0b 	bl	80048c0 <main>

08005aaa <LoopForever>:

LoopForever:
    b LoopForever
 8005aaa:	e7fe      	b.n	8005aaa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8005aac:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8005ab0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005ab4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8005ab8:	0800ada0 	.word	0x0800ada0
  ldr r2, =_sbss
 8005abc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8005ac0:	20000428 	.word	0x20000428

08005ac4 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005ac4:	e7fe      	b.n	8005ac4 <CAN1_RX0_IRQHandler>

08005ac6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005ac6:	b580      	push	{r7, lr}
 8005ac8:	b082      	sub	sp, #8
 8005aca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005acc:	2300      	movs	r3, #0
 8005ace:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005ad0:	2003      	movs	r0, #3
 8005ad2:	f001 fc8f 	bl	80073f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005ad6:	200f      	movs	r0, #15
 8005ad8:	f000 f80e 	bl	8005af8 <HAL_InitTick>
 8005adc:	4603      	mov	r3, r0
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d002      	beq.n	8005ae8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	71fb      	strb	r3, [r7, #7]
 8005ae6:	e001      	b.n	8005aec <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005ae8:	f7ff fe7a 	bl	80057e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005aec:	79fb      	ldrb	r3, [r7, #7]
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3708      	adds	r7, #8
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}
	...

08005af8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005b00:	2300      	movs	r3, #0
 8005b02:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8005b04:	4b17      	ldr	r3, [pc, #92]	@ (8005b64 <HAL_InitTick+0x6c>)
 8005b06:	781b      	ldrb	r3, [r3, #0]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d023      	beq.n	8005b54 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8005b0c:	4b16      	ldr	r3, [pc, #88]	@ (8005b68 <HAL_InitTick+0x70>)
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	4b14      	ldr	r3, [pc, #80]	@ (8005b64 <HAL_InitTick+0x6c>)
 8005b12:	781b      	ldrb	r3, [r3, #0]
 8005b14:	4619      	mov	r1, r3
 8005b16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005b1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8005b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b22:	4618      	mov	r0, r3
 8005b24:	f001 fc9b 	bl	800745e <HAL_SYSTICK_Config>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d10f      	bne.n	8005b4e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2b0f      	cmp	r3, #15
 8005b32:	d809      	bhi.n	8005b48 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005b34:	2200      	movs	r2, #0
 8005b36:	6879      	ldr	r1, [r7, #4]
 8005b38:	f04f 30ff 	mov.w	r0, #4294967295
 8005b3c:	f001 fc65 	bl	800740a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005b40:	4a0a      	ldr	r2, [pc, #40]	@ (8005b6c <HAL_InitTick+0x74>)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6013      	str	r3, [r2, #0]
 8005b46:	e007      	b.n	8005b58 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	73fb      	strb	r3, [r7, #15]
 8005b4c:	e004      	b.n	8005b58 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	73fb      	strb	r3, [r7, #15]
 8005b52:	e001      	b.n	8005b58 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005b54:	2301      	movs	r3, #1
 8005b56:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005b58:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	3710      	adds	r7, #16
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}
 8005b62:	bf00      	nop
 8005b64:	20000008 	.word	0x20000008
 8005b68:	20000000 	.word	0x20000000
 8005b6c:	20000004 	.word	0x20000004

08005b70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005b70:	b480      	push	{r7}
 8005b72:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005b74:	4b06      	ldr	r3, [pc, #24]	@ (8005b90 <HAL_IncTick+0x20>)
 8005b76:	781b      	ldrb	r3, [r3, #0]
 8005b78:	461a      	mov	r2, r3
 8005b7a:	4b06      	ldr	r3, [pc, #24]	@ (8005b94 <HAL_IncTick+0x24>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4413      	add	r3, r2
 8005b80:	4a04      	ldr	r2, [pc, #16]	@ (8005b94 <HAL_IncTick+0x24>)
 8005b82:	6013      	str	r3, [r2, #0]
}
 8005b84:	bf00      	nop
 8005b86:	46bd      	mov	sp, r7
 8005b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8c:	4770      	bx	lr
 8005b8e:	bf00      	nop
 8005b90:	20000008 	.word	0x20000008
 8005b94:	20000424 	.word	0x20000424

08005b98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	af00      	add	r7, sp, #0
  return uwTick;
 8005b9c:	4b03      	ldr	r3, [pc, #12]	@ (8005bac <HAL_GetTick+0x14>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba8:	4770      	bx	lr
 8005baa:	bf00      	nop
 8005bac:	20000424 	.word	0x20000424

08005bb0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	b083      	sub	sp, #12
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	431a      	orrs	r2, r3
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	609a      	str	r2, [r3, #8]
}
 8005bca:	bf00      	nop
 8005bcc:	370c      	adds	r7, #12
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd4:	4770      	bx	lr

08005bd6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005bd6:	b480      	push	{r7}
 8005bd8:	b083      	sub	sp, #12
 8005bda:	af00      	add	r7, sp, #0
 8005bdc:	6078      	str	r0, [r7, #4]
 8005bde:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	689b      	ldr	r3, [r3, #8]
 8005be4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	431a      	orrs	r2, r3
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	609a      	str	r2, [r3, #8]
}
 8005bf0:	bf00      	nop
 8005bf2:	370c      	adds	r7, #12
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfa:	4770      	bx	lr

08005bfc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b083      	sub	sp, #12
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	370c      	adds	r7, #12
 8005c10:	46bd      	mov	sp, r7
 8005c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c16:	4770      	bx	lr

08005c18 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b087      	sub	sp, #28
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	60f8      	str	r0, [r7, #12]
 8005c20:	60b9      	str	r1, [r7, #8]
 8005c22:	607a      	str	r2, [r7, #4]
 8005c24:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	3360      	adds	r3, #96	@ 0x60
 8005c2a:	461a      	mov	r2, r3
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	009b      	lsls	r3, r3, #2
 8005c30:	4413      	add	r3, r2
 8005c32:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	4b08      	ldr	r3, [pc, #32]	@ (8005c5c <LL_ADC_SetOffset+0x44>)
 8005c3a:	4013      	ands	r3, r2
 8005c3c:	687a      	ldr	r2, [r7, #4]
 8005c3e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8005c42:	683a      	ldr	r2, [r7, #0]
 8005c44:	430a      	orrs	r2, r1
 8005c46:	4313      	orrs	r3, r2
 8005c48:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005c50:	bf00      	nop
 8005c52:	371c      	adds	r7, #28
 8005c54:	46bd      	mov	sp, r7
 8005c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5a:	4770      	bx	lr
 8005c5c:	03fff000 	.word	0x03fff000

08005c60 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b085      	sub	sp, #20
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
 8005c68:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	3360      	adds	r3, #96	@ 0x60
 8005c6e:	461a      	mov	r2, r3
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	009b      	lsls	r3, r3, #2
 8005c74:	4413      	add	r3, r2
 8005c76:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3714      	adds	r7, #20
 8005c84:	46bd      	mov	sp, r7
 8005c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8a:	4770      	bx	lr

08005c8c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b087      	sub	sp, #28
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	60f8      	str	r0, [r7, #12]
 8005c94:	60b9      	str	r1, [r7, #8]
 8005c96:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	3360      	adds	r3, #96	@ 0x60
 8005c9c:	461a      	mov	r2, r3
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	009b      	lsls	r3, r3, #2
 8005ca2:	4413      	add	r3, r2
 8005ca4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	431a      	orrs	r2, r3
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005cb6:	bf00      	nop
 8005cb8:	371c      	adds	r7, #28
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr

08005cc2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005cc2:	b480      	push	{r7}
 8005cc4:	b083      	sub	sp, #12
 8005cc6:	af00      	add	r7, sp, #0
 8005cc8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	68db      	ldr	r3, [r3, #12]
 8005cce:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d101      	bne.n	8005cda <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	e000      	b.n	8005cdc <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005cda:	2300      	movs	r3, #0
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	370c      	adds	r7, #12
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b087      	sub	sp, #28
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	60f8      	str	r0, [r7, #12]
 8005cf0:	60b9      	str	r1, [r7, #8]
 8005cf2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	3330      	adds	r3, #48	@ 0x30
 8005cf8:	461a      	mov	r2, r3
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	0a1b      	lsrs	r3, r3, #8
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	f003 030c 	and.w	r3, r3, #12
 8005d04:	4413      	add	r3, r2
 8005d06:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	f003 031f 	and.w	r3, r3, #31
 8005d12:	211f      	movs	r1, #31
 8005d14:	fa01 f303 	lsl.w	r3, r1, r3
 8005d18:	43db      	mvns	r3, r3
 8005d1a:	401a      	ands	r2, r3
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	0e9b      	lsrs	r3, r3, #26
 8005d20:	f003 011f 	and.w	r1, r3, #31
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	f003 031f 	and.w	r3, r3, #31
 8005d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8005d2e:	431a      	orrs	r2, r3
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005d34:	bf00      	nop
 8005d36:	371c      	adds	r7, #28
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d4c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d101      	bne.n	8005d58 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8005d54:	2301      	movs	r3, #1
 8005d56:	e000      	b.n	8005d5a <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8005d58:	2300      	movs	r3, #0
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	370c      	adds	r7, #12
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr

08005d66 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005d66:	b480      	push	{r7}
 8005d68:	b087      	sub	sp, #28
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	60f8      	str	r0, [r7, #12]
 8005d6e:	60b9      	str	r1, [r7, #8]
 8005d70:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	3314      	adds	r3, #20
 8005d76:	461a      	mov	r2, r3
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	0e5b      	lsrs	r3, r3, #25
 8005d7c:	009b      	lsls	r3, r3, #2
 8005d7e:	f003 0304 	and.w	r3, r3, #4
 8005d82:	4413      	add	r3, r2
 8005d84:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	681a      	ldr	r2, [r3, #0]
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	0d1b      	lsrs	r3, r3, #20
 8005d8e:	f003 031f 	and.w	r3, r3, #31
 8005d92:	2107      	movs	r1, #7
 8005d94:	fa01 f303 	lsl.w	r3, r1, r3
 8005d98:	43db      	mvns	r3, r3
 8005d9a:	401a      	ands	r2, r3
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	0d1b      	lsrs	r3, r3, #20
 8005da0:	f003 031f 	and.w	r3, r3, #31
 8005da4:	6879      	ldr	r1, [r7, #4]
 8005da6:	fa01 f303 	lsl.w	r3, r1, r3
 8005daa:	431a      	orrs	r2, r3
 8005dac:	697b      	ldr	r3, [r7, #20]
 8005dae:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005db0:	bf00      	nop
 8005db2:	371c      	adds	r7, #28
 8005db4:	46bd      	mov	sp, r7
 8005db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dba:	4770      	bx	lr

08005dbc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b085      	sub	sp, #20
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	60b9      	str	r1, [r7, #8]
 8005dc6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005dd4:	43db      	mvns	r3, r3
 8005dd6:	401a      	ands	r2, r3
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	f003 0318 	and.w	r3, r3, #24
 8005dde:	4908      	ldr	r1, [pc, #32]	@ (8005e00 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005de0:	40d9      	lsrs	r1, r3
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	400b      	ands	r3, r1
 8005de6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005dea:	431a      	orrs	r2, r3
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8005df2:	bf00      	nop
 8005df4:	3714      	adds	r7, #20
 8005df6:	46bd      	mov	sp, r7
 8005df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfc:	4770      	bx	lr
 8005dfe:	bf00      	nop
 8005e00:	0007ffff 	.word	0x0007ffff

08005e04 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b083      	sub	sp, #12
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8005e14:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005e18:	687a      	ldr	r2, [r7, #4]
 8005e1a:	6093      	str	r3, [r2, #8]
}
 8005e1c:	bf00      	nop
 8005e1e:	370c      	adds	r7, #12
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr

08005e28 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b083      	sub	sp, #12
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	689b      	ldr	r3, [r3, #8]
 8005e34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e3c:	d101      	bne.n	8005e42 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e000      	b.n	8005e44 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005e42:	2300      	movs	r3, #0
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	370c      	adds	r7, #12
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4e:	4770      	bx	lr

08005e50 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005e50:	b480      	push	{r7}
 8005e52:	b083      	sub	sp, #12
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	689b      	ldr	r3, [r3, #8]
 8005e5c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8005e60:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005e64:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005e6c:	bf00      	nop
 8005e6e:	370c      	adds	r7, #12
 8005e70:	46bd      	mov	sp, r7
 8005e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e76:	4770      	bx	lr

08005e78 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b083      	sub	sp, #12
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e8c:	d101      	bne.n	8005e92 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005e8e:	2301      	movs	r3, #1
 8005e90:	e000      	b.n	8005e94 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005e92:	2300      	movs	r3, #0
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	370c      	adds	r7, #12
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9e:	4770      	bx	lr

08005ea0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b083      	sub	sp, #12
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005eb0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005eb4:	f043 0201 	orr.w	r2, r3, #1
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005ebc:	bf00      	nop
 8005ebe:	370c      	adds	r7, #12
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec6:	4770      	bx	lr

08005ec8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b083      	sub	sp, #12
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005ed8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005edc:	f043 0202 	orr.w	r2, r3, #2
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8005ee4:	bf00      	nop
 8005ee6:	370c      	adds	r7, #12
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr

08005ef0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b083      	sub	sp, #12
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	f003 0301 	and.w	r3, r3, #1
 8005f00:	2b01      	cmp	r3, #1
 8005f02:	d101      	bne.n	8005f08 <LL_ADC_IsEnabled+0x18>
 8005f04:	2301      	movs	r3, #1
 8005f06:	e000      	b.n	8005f0a <LL_ADC_IsEnabled+0x1a>
 8005f08:	2300      	movs	r3, #0
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	370c      	adds	r7, #12
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr

08005f16 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8005f16:	b480      	push	{r7}
 8005f18:	b083      	sub	sp, #12
 8005f1a:	af00      	add	r7, sp, #0
 8005f1c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	689b      	ldr	r3, [r3, #8]
 8005f22:	f003 0302 	and.w	r3, r3, #2
 8005f26:	2b02      	cmp	r3, #2
 8005f28:	d101      	bne.n	8005f2e <LL_ADC_IsDisableOngoing+0x18>
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	e000      	b.n	8005f30 <LL_ADC_IsDisableOngoing+0x1a>
 8005f2e:	2300      	movs	r3, #0
}
 8005f30:	4618      	mov	r0, r3
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr

08005f3c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005f4c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005f50:	f043 0204 	orr.w	r2, r3, #4
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005f58:	bf00      	nop
 8005f5a:	370c      	adds	r7, #12
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr

08005f64 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	f003 0304 	and.w	r3, r3, #4
 8005f74:	2b04      	cmp	r3, #4
 8005f76:	d101      	bne.n	8005f7c <LL_ADC_REG_IsConversionOngoing+0x18>
 8005f78:	2301      	movs	r3, #1
 8005f7a:	e000      	b.n	8005f7e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	370c      	adds	r7, #12
 8005f82:	46bd      	mov	sp, r7
 8005f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f88:	4770      	bx	lr

08005f8a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005f8a:	b480      	push	{r7}
 8005f8c:	b083      	sub	sp, #12
 8005f8e:	af00      	add	r7, sp, #0
 8005f90:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	f003 0308 	and.w	r3, r3, #8
 8005f9a:	2b08      	cmp	r3, #8
 8005f9c:	d101      	bne.n	8005fa2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e000      	b.n	8005fa4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005fa2:	2300      	movs	r3, #0
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	370c      	adds	r7, #12
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr

08005fb0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b088      	sub	sp, #32
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d101      	bne.n	8005fca <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	e126      	b.n	8006218 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	691b      	ldr	r3, [r3, #16]
 8005fce:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d109      	bne.n	8005fec <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005fd8:	6878      	ldr	r0, [r7, #4]
 8005fda:	f7fa fb23 	bl	8000624 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	f7ff ff19 	bl	8005e28 <LL_ADC_IsDeepPowerDownEnabled>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d004      	beq.n	8006006 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4618      	mov	r0, r3
 8006002:	f7ff feff 	bl	8005e04 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4618      	mov	r0, r3
 800600c:	f7ff ff34 	bl	8005e78 <LL_ADC_IsInternalRegulatorEnabled>
 8006010:	4603      	mov	r3, r0
 8006012:	2b00      	cmp	r3, #0
 8006014:	d115      	bne.n	8006042 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4618      	mov	r0, r3
 800601c:	f7ff ff18 	bl	8005e50 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006020:	4b7f      	ldr	r3, [pc, #508]	@ (8006220 <HAL_ADC_Init+0x270>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	099b      	lsrs	r3, r3, #6
 8006026:	4a7f      	ldr	r2, [pc, #508]	@ (8006224 <HAL_ADC_Init+0x274>)
 8006028:	fba2 2303 	umull	r2, r3, r2, r3
 800602c:	099b      	lsrs	r3, r3, #6
 800602e:	3301      	adds	r3, #1
 8006030:	005b      	lsls	r3, r3, #1
 8006032:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006034:	e002      	b.n	800603c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	3b01      	subs	r3, #1
 800603a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d1f9      	bne.n	8006036 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4618      	mov	r0, r3
 8006048:	f7ff ff16 	bl	8005e78 <LL_ADC_IsInternalRegulatorEnabled>
 800604c:	4603      	mov	r3, r0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d10d      	bne.n	800606e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006056:	f043 0210 	orr.w	r2, r3, #16
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006062:	f043 0201 	orr.w	r2, r3, #1
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800606a:	2301      	movs	r3, #1
 800606c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4618      	mov	r0, r3
 8006074:	f7ff ff76 	bl	8005f64 <LL_ADC_REG_IsConversionOngoing>
 8006078:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800607e:	f003 0310 	and.w	r3, r3, #16
 8006082:	2b00      	cmp	r3, #0
 8006084:	f040 80bf 	bne.w	8006206 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	2b00      	cmp	r3, #0
 800608c:	f040 80bb 	bne.w	8006206 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006094:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8006098:	f043 0202 	orr.w	r2, r3, #2
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4618      	mov	r0, r3
 80060a6:	f7ff ff23 	bl	8005ef0 <LL_ADC_IsEnabled>
 80060aa:	4603      	mov	r3, r0
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d10b      	bne.n	80060c8 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80060b0:	485d      	ldr	r0, [pc, #372]	@ (8006228 <HAL_ADC_Init+0x278>)
 80060b2:	f7ff ff1d 	bl	8005ef0 <LL_ADC_IsEnabled>
 80060b6:	4603      	mov	r3, r0
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d105      	bne.n	80060c8 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	4619      	mov	r1, r3
 80060c2:	485a      	ldr	r0, [pc, #360]	@ (800622c <HAL_ADC_Init+0x27c>)
 80060c4:	f7ff fd74 	bl	8005bb0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	7e5b      	ldrb	r3, [r3, #25]
 80060cc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80060d2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80060d8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80060de:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80060e6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80060e8:	4313      	orrs	r3, r2
 80060ea:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80060f2:	2b01      	cmp	r3, #1
 80060f4:	d106      	bne.n	8006104 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060fa:	3b01      	subs	r3, #1
 80060fc:	045b      	lsls	r3, r3, #17
 80060fe:	69ba      	ldr	r2, [r7, #24]
 8006100:	4313      	orrs	r3, r2
 8006102:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006108:	2b00      	cmp	r3, #0
 800610a:	d009      	beq.n	8006120 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006110:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006118:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800611a:	69ba      	ldr	r2, [r7, #24]
 800611c:	4313      	orrs	r3, r2
 800611e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	68da      	ldr	r2, [r3, #12]
 8006126:	4b42      	ldr	r3, [pc, #264]	@ (8006230 <HAL_ADC_Init+0x280>)
 8006128:	4013      	ands	r3, r2
 800612a:	687a      	ldr	r2, [r7, #4]
 800612c:	6812      	ldr	r2, [r2, #0]
 800612e:	69b9      	ldr	r1, [r7, #24]
 8006130:	430b      	orrs	r3, r1
 8006132:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4618      	mov	r0, r3
 800613a:	f7ff ff26 	bl	8005f8a <LL_ADC_INJ_IsConversionOngoing>
 800613e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d13d      	bne.n	80061c2 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d13a      	bne.n	80061c2 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006150:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006158:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800615a:	4313      	orrs	r3, r2
 800615c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	68db      	ldr	r3, [r3, #12]
 8006164:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006168:	f023 0302 	bic.w	r3, r3, #2
 800616c:	687a      	ldr	r2, [r7, #4]
 800616e:	6812      	ldr	r2, [r2, #0]
 8006170:	69b9      	ldr	r1, [r7, #24]
 8006172:	430b      	orrs	r3, r1
 8006174:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800617c:	2b01      	cmp	r3, #1
 800617e:	d118      	bne.n	80061b2 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	691b      	ldr	r3, [r3, #16]
 8006186:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800618a:	f023 0304 	bic.w	r3, r3, #4
 800618e:	687a      	ldr	r2, [r7, #4]
 8006190:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8006192:	687a      	ldr	r2, [r7, #4]
 8006194:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006196:	4311      	orrs	r1, r2
 8006198:	687a      	ldr	r2, [r7, #4]
 800619a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800619c:	4311      	orrs	r1, r2
 800619e:	687a      	ldr	r2, [r7, #4]
 80061a0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80061a2:	430a      	orrs	r2, r1
 80061a4:	431a      	orrs	r2, r3
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f042 0201 	orr.w	r2, r2, #1
 80061ae:	611a      	str	r2, [r3, #16]
 80061b0:	e007      	b.n	80061c2 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	691a      	ldr	r2, [r3, #16]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f022 0201 	bic.w	r2, r2, #1
 80061c0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	2b01      	cmp	r3, #1
 80061c8:	d10c      	bne.n	80061e4 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061d0:	f023 010f 	bic.w	r1, r3, #15
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	69db      	ldr	r3, [r3, #28]
 80061d8:	1e5a      	subs	r2, r3, #1
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	430a      	orrs	r2, r1
 80061e0:	631a      	str	r2, [r3, #48]	@ 0x30
 80061e2:	e007      	b.n	80061f4 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f022 020f 	bic.w	r2, r2, #15
 80061f2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061f8:	f023 0303 	bic.w	r3, r3, #3
 80061fc:	f043 0201 	orr.w	r2, r3, #1
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	655a      	str	r2, [r3, #84]	@ 0x54
 8006204:	e007      	b.n	8006216 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800620a:	f043 0210 	orr.w	r2, r3, #16
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006216:	7ffb      	ldrb	r3, [r7, #31]
}
 8006218:	4618      	mov	r0, r3
 800621a:	3720      	adds	r7, #32
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}
 8006220:	20000000 	.word	0x20000000
 8006224:	053e2d63 	.word	0x053e2d63
 8006228:	50040000 	.word	0x50040000
 800622c:	50040300 	.word	0x50040300
 8006230:	fff0c007 	.word	0xfff0c007

08006234 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b084      	sub	sp, #16
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4618      	mov	r0, r3
 8006242:	f7ff fe8f 	bl	8005f64 <LL_ADC_REG_IsConversionOngoing>
 8006246:	4603      	mov	r3, r0
 8006248:	2b00      	cmp	r3, #0
 800624a:	f040 80a0 	bne.w	800638e <HAL_ADC_Start_IT+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006254:	2b01      	cmp	r3, #1
 8006256:	d101      	bne.n	800625c <HAL_ADC_Start_IT+0x28>
 8006258:	2302      	movs	r3, #2
 800625a:	e09b      	b.n	8006394 <HAL_ADC_Start_IT+0x160>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006264:	6878      	ldr	r0, [r7, #4]
 8006266:	f000 fe51 	bl	8006f0c <ADC_Enable>
 800626a:	4603      	mov	r3, r0
 800626c:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800626e:	7bfb      	ldrb	r3, [r7, #15]
 8006270:	2b00      	cmp	r3, #0
 8006272:	f040 8087 	bne.w	8006384 <HAL_ADC_Start_IT+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800627a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800627e:	f023 0301 	bic.w	r3, r3, #1
 8006282:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800628e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006292:	2b00      	cmp	r3, #0
 8006294:	d006      	beq.n	80062a4 <HAL_ADC_Start_IT+0x70>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800629a:	f023 0206 	bic.w	r2, r3, #6
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	659a      	str	r2, [r3, #88]	@ 0x58
 80062a2:	e002      	b.n	80062aa <HAL_ADC_Start_IT+0x76>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2200      	movs	r2, #0
 80062a8:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	221c      	movs	r2, #28
 80062b0:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2200      	movs	r2, #0
 80062b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	685a      	ldr	r2, [r3, #4]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f022 021c 	bic.w	r2, r2, #28
 80062c8:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	695b      	ldr	r3, [r3, #20]
 80062ce:	2b08      	cmp	r3, #8
 80062d0:	d108      	bne.n	80062e4 <HAL_ADC_Start_IT+0xb0>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	685a      	ldr	r2, [r3, #4]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f042 0208 	orr.w	r2, r2, #8
 80062e0:	605a      	str	r2, [r3, #4]
          break;
 80062e2:	e008      	b.n	80062f6 <HAL_ADC_Start_IT+0xc2>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	685a      	ldr	r2, [r3, #4]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f042 0204 	orr.w	r2, r2, #4
 80062f2:	605a      	str	r2, [r3, #4]
          break;
 80062f4:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d107      	bne.n	800630e <HAL_ADC_Start_IT+0xda>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	685a      	ldr	r2, [r3, #4]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f042 0210 	orr.w	r2, r2, #16
 800630c:	605a      	str	r2, [r3, #4]
          }
        }
      }
#else
      /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	68db      	ldr	r3, [r3, #12]
 8006314:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006318:	2b00      	cmp	r3, #0
 800631a:	d02d      	beq.n	8006378 <HAL_ADC_Start_IT+0x144>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006320:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006324:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Enable as well injected interruptions in case
         HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
         allows to start regular and injected conversions when JAUTO is
         set with a single call to HAL_ADC_Start_IT() */
        switch (hadc->Init.EOCSelection)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	695b      	ldr	r3, [r3, #20]
 8006330:	2b08      	cmp	r3, #8
 8006332:	d110      	bne.n	8006356 <HAL_ADC_Start_IT+0x122>
        {
          case ADC_EOC_SEQ_CONV:
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	685a      	ldr	r2, [r3, #4]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f022 0220 	bic.w	r2, r2, #32
 8006342:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	685a      	ldr	r2, [r3, #4]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006352:	605a      	str	r2, [r3, #4]
            break;
 8006354:	e010      	b.n	8006378 <HAL_ADC_Start_IT+0x144>
          /* case ADC_EOC_SINGLE_CONV */
          default:
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	685a      	ldr	r2, [r3, #4]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006364:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	685a      	ldr	r2, [r3, #4]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f042 0220 	orr.w	r2, r2, #32
 8006374:	605a      	str	r2, [r3, #4]
            break;
 8006376:	bf00      	nop
        }
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4618      	mov	r0, r3
 800637e:	f7ff fddd 	bl	8005f3c <LL_ADC_REG_StartConversion>
 8006382:	e006      	b.n	8006392 <HAL_ADC_Start_IT+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2200      	movs	r2, #0
 8006388:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800638c:	e001      	b.n	8006392 <HAL_ADC_Start_IT+0x15e>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800638e:	2302      	movs	r3, #2
 8006390:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8006392:	7bfb      	ldrb	r3, [r7, #15]
}
 8006394:	4618      	mov	r0, r3
 8006396:	3710      	adds	r7, #16
 8006398:	46bd      	mov	sp, r7
 800639a:	bd80      	pop	{r7, pc}

0800639c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800639c:	b480      	push	{r7}
 800639e:	b083      	sub	sp, #12
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	370c      	adds	r7, #12
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr

080063b6 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80063b6:	b580      	push	{r7, lr}
 80063b8:	b088      	sub	sp, #32
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80063be:	2300      	movs	r3, #0
 80063c0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80063d2:	69bb      	ldr	r3, [r7, #24]
 80063d4:	f003 0302 	and.w	r3, r3, #2
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d017      	beq.n	800640c <HAL_ADC_IRQHandler+0x56>
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	f003 0302 	and.w	r3, r3, #2
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d012      	beq.n	800640c <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063ea:	f003 0310 	and.w	r3, r3, #16
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d105      	bne.n	80063fe <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063f6:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f000 ff1e 	bl	8007240 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	2202      	movs	r2, #2
 800640a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800640c:	69bb      	ldr	r3, [r7, #24]
 800640e:	f003 0304 	and.w	r3, r3, #4
 8006412:	2b00      	cmp	r3, #0
 8006414:	d004      	beq.n	8006420 <HAL_ADC_IRQHandler+0x6a>
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	f003 0304 	and.w	r3, r3, #4
 800641c:	2b00      	cmp	r3, #0
 800641e:	d109      	bne.n	8006434 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006420:	69bb      	ldr	r3, [r7, #24]
 8006422:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006426:	2b00      	cmp	r3, #0
 8006428:	d05e      	beq.n	80064e8 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	f003 0308 	and.w	r3, r3, #8
 8006430:	2b00      	cmp	r3, #0
 8006432:	d059      	beq.n	80064e8 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006438:	f003 0310 	and.w	r3, r3, #16
 800643c:	2b00      	cmp	r3, #0
 800643e:	d105      	bne.n	800644c <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006444:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4618      	mov	r0, r3
 8006452:	f7ff fc36 	bl	8005cc2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006456:	4603      	mov	r3, r0
 8006458:	2b00      	cmp	r3, #0
 800645a:	d03e      	beq.n	80064da <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68db      	ldr	r3, [r3, #12]
 8006462:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800646a:	2b00      	cmp	r3, #0
 800646c:	d135      	bne.n	80064da <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f003 0308 	and.w	r3, r3, #8
 8006478:	2b08      	cmp	r3, #8
 800647a:	d12e      	bne.n	80064da <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4618      	mov	r0, r3
 8006482:	f7ff fd6f 	bl	8005f64 <LL_ADC_REG_IsConversionOngoing>
 8006486:	4603      	mov	r3, r0
 8006488:	2b00      	cmp	r3, #0
 800648a:	d11a      	bne.n	80064c2 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	685a      	ldr	r2, [r3, #4]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f022 020c 	bic.w	r2, r2, #12
 800649a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d112      	bne.n	80064da <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064b8:	f043 0201 	orr.w	r2, r3, #1
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	655a      	str	r2, [r3, #84]	@ 0x54
 80064c0:	e00b      	b.n	80064da <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064c6:	f043 0210 	orr.w	r2, r3, #16
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064d2:	f043 0201 	orr.w	r2, r3, #1
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f7fe fa78 	bl	80049d0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	220c      	movs	r2, #12
 80064e6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80064e8:	69bb      	ldr	r3, [r7, #24]
 80064ea:	f003 0320 	and.w	r3, r3, #32
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d004      	beq.n	80064fc <HAL_ADC_IRQHandler+0x146>
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	f003 0320 	and.w	r3, r3, #32
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d109      	bne.n	8006510 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80064fc:	69bb      	ldr	r3, [r7, #24]
 80064fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006502:	2b00      	cmp	r3, #0
 8006504:	d072      	beq.n	80065ec <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800650c:	2b00      	cmp	r3, #0
 800650e:	d06d      	beq.n	80065ec <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006514:	f003 0310 	and.w	r3, r3, #16
 8006518:	2b00      	cmp	r3, #0
 800651a:	d105      	bne.n	8006528 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006520:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4618      	mov	r0, r3
 800652e:	f7ff fc07 	bl	8005d40 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8006532:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4618      	mov	r0, r3
 800653a:	f7ff fbc2 	bl	8005cc2 <LL_ADC_REG_IsTriggerSourceSWStart>
 800653e:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	68db      	ldr	r3, [r3, #12]
 8006546:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d047      	beq.n	80065de <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006554:	2b00      	cmp	r3, #0
 8006556:	d007      	beq.n	8006568 <HAL_ADC_IRQHandler+0x1b2>
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d03f      	beq.n	80065de <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800655e:	693b      	ldr	r3, [r7, #16]
 8006560:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8006564:	2b00      	cmp	r3, #0
 8006566:	d13a      	bne.n	80065de <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006572:	2b40      	cmp	r3, #64	@ 0x40
 8006574:	d133      	bne.n	80065de <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800657c:	2b00      	cmp	r3, #0
 800657e:	d12e      	bne.n	80065de <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4618      	mov	r0, r3
 8006586:	f7ff fd00 	bl	8005f8a <LL_ADC_INJ_IsConversionOngoing>
 800658a:	4603      	mov	r3, r0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d11a      	bne.n	80065c6 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	685a      	ldr	r2, [r3, #4]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800659e:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065a4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d112      	bne.n	80065de <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065bc:	f043 0201 	orr.w	r2, r3, #1
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	655a      	str	r2, [r3, #84]	@ 0x54
 80065c4:	e00b      	b.n	80065de <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065ca:	f043 0210 	orr.w	r2, r3, #16
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065d6:	f043 0201 	orr.w	r2, r3, #1
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f000 fe06 	bl	80071f0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	2260      	movs	r2, #96	@ 0x60
 80065ea:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80065ec:	69bb      	ldr	r3, [r7, #24]
 80065ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d011      	beq.n	800661a <HAL_ADC_IRQHandler+0x264>
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d00c      	beq.n	800661a <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006604:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	f000 f886 	bl	800671e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	2280      	movs	r2, #128	@ 0x80
 8006618:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800661a:	69bb      	ldr	r3, [r7, #24]
 800661c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006620:	2b00      	cmp	r3, #0
 8006622:	d012      	beq.n	800664a <HAL_ADC_IRQHandler+0x294>
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800662a:	2b00      	cmp	r3, #0
 800662c:	d00d      	beq.n	800664a <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006632:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f000 fdec 	bl	8007218 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006648:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800664a:	69bb      	ldr	r3, [r7, #24]
 800664c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006650:	2b00      	cmp	r3, #0
 8006652:	d012      	beq.n	800667a <HAL_ADC_IRQHandler+0x2c4>
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800665a:	2b00      	cmp	r3, #0
 800665c:	d00d      	beq.n	800667a <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006662:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f000 fdde 	bl	800722c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006678:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800667a:	69bb      	ldr	r3, [r7, #24]
 800667c:	f003 0310 	and.w	r3, r3, #16
 8006680:	2b00      	cmp	r3, #0
 8006682:	d02a      	beq.n	80066da <HAL_ADC_IRQHandler+0x324>
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	f003 0310 	and.w	r3, r3, #16
 800668a:	2b00      	cmp	r3, #0
 800668c:	d025      	beq.n	80066da <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006692:	2b00      	cmp	r3, #0
 8006694:	d102      	bne.n	800669c <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8006696:	2301      	movs	r3, #1
 8006698:	61fb      	str	r3, [r7, #28]
 800669a:	e008      	b.n	80066ae <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	68db      	ldr	r3, [r3, #12]
 80066a2:	f003 0301 	and.w	r3, r3, #1
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d001      	beq.n	80066ae <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 80066aa:	2301      	movs	r3, #1
 80066ac:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 80066ae:	69fb      	ldr	r3, [r7, #28]
 80066b0:	2b01      	cmp	r3, #1
 80066b2:	d10e      	bne.n	80066d2 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066b8:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066c4:	f043 0202 	orr.w	r2, r3, #2
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	f000 f830 	bl	8006732 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	2210      	movs	r2, #16
 80066d8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80066da:	69bb      	ldr	r3, [r7, #24]
 80066dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d018      	beq.n	8006716 <HAL_ADC_IRQHandler+0x360>
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d013      	beq.n	8006716 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066f2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066fe:	f043 0208 	orr.w	r2, r3, #8
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800670e:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	f000 fd77 	bl	8007204 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8006716:	bf00      	nop
 8006718:	3720      	adds	r7, #32
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}

0800671e <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800671e:	b480      	push	{r7}
 8006720:	b083      	sub	sp, #12
 8006722:	af00      	add	r7, sp, #0
 8006724:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8006726:	bf00      	nop
 8006728:	370c      	adds	r7, #12
 800672a:	46bd      	mov	sp, r7
 800672c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006730:	4770      	bx	lr

08006732 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006732:	b480      	push	{r7}
 8006734:	b083      	sub	sp, #12
 8006736:	af00      	add	r7, sp, #0
 8006738:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800673a:	bf00      	nop
 800673c:	370c      	adds	r7, #12
 800673e:	46bd      	mov	sp, r7
 8006740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006744:	4770      	bx	lr
	...

08006748 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b0b6      	sub	sp, #216	@ 0xd8
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
 8006750:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006752:	2300      	movs	r3, #0
 8006754:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006758:	2300      	movs	r3, #0
 800675a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006762:	2b01      	cmp	r3, #1
 8006764:	d101      	bne.n	800676a <HAL_ADC_ConfigChannel+0x22>
 8006766:	2302      	movs	r3, #2
 8006768:	e3bb      	b.n	8006ee2 <HAL_ADC_ConfigChannel+0x79a>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2201      	movs	r2, #1
 800676e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4618      	mov	r0, r3
 8006778:	f7ff fbf4 	bl	8005f64 <LL_ADC_REG_IsConversionOngoing>
 800677c:	4603      	mov	r3, r0
 800677e:	2b00      	cmp	r3, #0
 8006780:	f040 83a0 	bne.w	8006ec4 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	685b      	ldr	r3, [r3, #4]
 8006788:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	2b05      	cmp	r3, #5
 8006792:	d824      	bhi.n	80067de <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	3b02      	subs	r3, #2
 800679a:	2b03      	cmp	r3, #3
 800679c:	d81b      	bhi.n	80067d6 <HAL_ADC_ConfigChannel+0x8e>
 800679e:	a201      	add	r2, pc, #4	@ (adr r2, 80067a4 <HAL_ADC_ConfigChannel+0x5c>)
 80067a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067a4:	080067b5 	.word	0x080067b5
 80067a8:	080067bd 	.word	0x080067bd
 80067ac:	080067c5 	.word	0x080067c5
 80067b0:	080067cd 	.word	0x080067cd
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80067b4:	230c      	movs	r3, #12
 80067b6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80067ba:	e010      	b.n	80067de <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80067bc:	2312      	movs	r3, #18
 80067be:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80067c2:	e00c      	b.n	80067de <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80067c4:	2318      	movs	r3, #24
 80067c6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80067ca:	e008      	b.n	80067de <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80067cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80067d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80067d4:	e003      	b.n	80067de <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80067d6:	2306      	movs	r3, #6
 80067d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80067dc:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6818      	ldr	r0, [r3, #0]
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	461a      	mov	r2, r3
 80067e8:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80067ec:	f7ff fa7c 	bl	8005ce8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4618      	mov	r0, r3
 80067f6:	f7ff fbb5 	bl	8005f64 <LL_ADC_REG_IsConversionOngoing>
 80067fa:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4618      	mov	r0, r3
 8006804:	f7ff fbc1 	bl	8005f8a <LL_ADC_INJ_IsConversionOngoing>
 8006808:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800680c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006810:	2b00      	cmp	r3, #0
 8006812:	f040 81a4 	bne.w	8006b5e <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006816:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800681a:	2b00      	cmp	r3, #0
 800681c:	f040 819f 	bne.w	8006b5e <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6818      	ldr	r0, [r3, #0]
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	6819      	ldr	r1, [r3, #0]
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	461a      	mov	r2, r3
 800682e:	f7ff fa9a 	bl	8005d66 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	695a      	ldr	r2, [r3, #20]
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	68db      	ldr	r3, [r3, #12]
 800683c:	08db      	lsrs	r3, r3, #3
 800683e:	f003 0303 	and.w	r3, r3, #3
 8006842:	005b      	lsls	r3, r3, #1
 8006844:	fa02 f303 	lsl.w	r3, r2, r3
 8006848:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	691b      	ldr	r3, [r3, #16]
 8006850:	2b04      	cmp	r3, #4
 8006852:	d00a      	beq.n	800686a <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6818      	ldr	r0, [r3, #0]
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	6919      	ldr	r1, [r3, #16]
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	681a      	ldr	r2, [r3, #0]
 8006860:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006864:	f7ff f9d8 	bl	8005c18 <LL_ADC_SetOffset>
 8006868:	e179      	b.n	8006b5e <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	2100      	movs	r1, #0
 8006870:	4618      	mov	r0, r3
 8006872:	f7ff f9f5 	bl	8005c60 <LL_ADC_GetOffsetChannel>
 8006876:	4603      	mov	r3, r0
 8006878:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800687c:	2b00      	cmp	r3, #0
 800687e:	d10a      	bne.n	8006896 <HAL_ADC_ConfigChannel+0x14e>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	2100      	movs	r1, #0
 8006886:	4618      	mov	r0, r3
 8006888:	f7ff f9ea 	bl	8005c60 <LL_ADC_GetOffsetChannel>
 800688c:	4603      	mov	r3, r0
 800688e:	0e9b      	lsrs	r3, r3, #26
 8006890:	f003 021f 	and.w	r2, r3, #31
 8006894:	e01e      	b.n	80068d4 <HAL_ADC_ConfigChannel+0x18c>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	2100      	movs	r1, #0
 800689c:	4618      	mov	r0, r3
 800689e:	f7ff f9df 	bl	8005c60 <LL_ADC_GetOffsetChannel>
 80068a2:	4603      	mov	r3, r0
 80068a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068a8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80068ac:	fa93 f3a3 	rbit	r3, r3
 80068b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80068b4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80068b8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80068bc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d101      	bne.n	80068c8 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 80068c4:	2320      	movs	r3, #32
 80068c6:	e004      	b.n	80068d2 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 80068c8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80068cc:	fab3 f383 	clz	r3, r3
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d105      	bne.n	80068ec <HAL_ADC_ConfigChannel+0x1a4>
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	0e9b      	lsrs	r3, r3, #26
 80068e6:	f003 031f 	and.w	r3, r3, #31
 80068ea:	e018      	b.n	800691e <HAL_ADC_ConfigChannel+0x1d6>
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80068f8:	fa93 f3a3 	rbit	r3, r3
 80068fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8006900:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006904:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8006908:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800690c:	2b00      	cmp	r3, #0
 800690e:	d101      	bne.n	8006914 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8006910:	2320      	movs	r3, #32
 8006912:	e004      	b.n	800691e <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8006914:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006918:	fab3 f383 	clz	r3, r3
 800691c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800691e:	429a      	cmp	r2, r3
 8006920:	d106      	bne.n	8006930 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	2200      	movs	r2, #0
 8006928:	2100      	movs	r1, #0
 800692a:	4618      	mov	r0, r3
 800692c:	f7ff f9ae 	bl	8005c8c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	2101      	movs	r1, #1
 8006936:	4618      	mov	r0, r3
 8006938:	f7ff f992 	bl	8005c60 <LL_ADC_GetOffsetChannel>
 800693c:	4603      	mov	r3, r0
 800693e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006942:	2b00      	cmp	r3, #0
 8006944:	d10a      	bne.n	800695c <HAL_ADC_ConfigChannel+0x214>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	2101      	movs	r1, #1
 800694c:	4618      	mov	r0, r3
 800694e:	f7ff f987 	bl	8005c60 <LL_ADC_GetOffsetChannel>
 8006952:	4603      	mov	r3, r0
 8006954:	0e9b      	lsrs	r3, r3, #26
 8006956:	f003 021f 	and.w	r2, r3, #31
 800695a:	e01e      	b.n	800699a <HAL_ADC_ConfigChannel+0x252>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	2101      	movs	r1, #1
 8006962:	4618      	mov	r0, r3
 8006964:	f7ff f97c 	bl	8005c60 <LL_ADC_GetOffsetChannel>
 8006968:	4603      	mov	r3, r0
 800696a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800696e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006972:	fa93 f3a3 	rbit	r3, r3
 8006976:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800697a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800697e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8006982:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006986:	2b00      	cmp	r3, #0
 8006988:	d101      	bne.n	800698e <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800698a:	2320      	movs	r3, #32
 800698c:	e004      	b.n	8006998 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800698e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006992:	fab3 f383 	clz	r3, r3
 8006996:	b2db      	uxtb	r3, r3
 8006998:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d105      	bne.n	80069b2 <HAL_ADC_ConfigChannel+0x26a>
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	0e9b      	lsrs	r3, r3, #26
 80069ac:	f003 031f 	and.w	r3, r3, #31
 80069b0:	e018      	b.n	80069e4 <HAL_ADC_ConfigChannel+0x29c>
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80069be:	fa93 f3a3 	rbit	r3, r3
 80069c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80069c6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80069ca:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80069ce:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d101      	bne.n	80069da <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80069d6:	2320      	movs	r3, #32
 80069d8:	e004      	b.n	80069e4 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 80069da:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80069de:	fab3 f383 	clz	r3, r3
 80069e2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80069e4:	429a      	cmp	r2, r3
 80069e6:	d106      	bne.n	80069f6 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	2200      	movs	r2, #0
 80069ee:	2101      	movs	r1, #1
 80069f0:	4618      	mov	r0, r3
 80069f2:	f7ff f94b 	bl	8005c8c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	2102      	movs	r1, #2
 80069fc:	4618      	mov	r0, r3
 80069fe:	f7ff f92f 	bl	8005c60 <LL_ADC_GetOffsetChannel>
 8006a02:	4603      	mov	r3, r0
 8006a04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d10a      	bne.n	8006a22 <HAL_ADC_ConfigChannel+0x2da>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	2102      	movs	r1, #2
 8006a12:	4618      	mov	r0, r3
 8006a14:	f7ff f924 	bl	8005c60 <LL_ADC_GetOffsetChannel>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	0e9b      	lsrs	r3, r3, #26
 8006a1c:	f003 021f 	and.w	r2, r3, #31
 8006a20:	e01e      	b.n	8006a60 <HAL_ADC_ConfigChannel+0x318>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	2102      	movs	r1, #2
 8006a28:	4618      	mov	r0, r3
 8006a2a:	f7ff f919 	bl	8005c60 <LL_ADC_GetOffsetChannel>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a34:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006a38:	fa93 f3a3 	rbit	r3, r3
 8006a3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8006a40:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006a44:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8006a48:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d101      	bne.n	8006a54 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8006a50:	2320      	movs	r3, #32
 8006a52:	e004      	b.n	8006a5e <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8006a54:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a58:	fab3 f383 	clz	r3, r3
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d105      	bne.n	8006a78 <HAL_ADC_ConfigChannel+0x330>
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	0e9b      	lsrs	r3, r3, #26
 8006a72:	f003 031f 	and.w	r3, r3, #31
 8006a76:	e014      	b.n	8006aa2 <HAL_ADC_ConfigChannel+0x35a>
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a7e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006a80:	fa93 f3a3 	rbit	r3, r3
 8006a84:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8006a86:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a88:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8006a8c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d101      	bne.n	8006a98 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8006a94:	2320      	movs	r3, #32
 8006a96:	e004      	b.n	8006aa2 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8006a98:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006a9c:	fab3 f383 	clz	r3, r3
 8006aa0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	d106      	bne.n	8006ab4 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	2102      	movs	r1, #2
 8006aae:	4618      	mov	r0, r3
 8006ab0:	f7ff f8ec 	bl	8005c8c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	2103      	movs	r1, #3
 8006aba:	4618      	mov	r0, r3
 8006abc:	f7ff f8d0 	bl	8005c60 <LL_ADC_GetOffsetChannel>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d10a      	bne.n	8006ae0 <HAL_ADC_ConfigChannel+0x398>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	2103      	movs	r1, #3
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	f7ff f8c5 	bl	8005c60 <LL_ADC_GetOffsetChannel>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	0e9b      	lsrs	r3, r3, #26
 8006ada:	f003 021f 	and.w	r2, r3, #31
 8006ade:	e017      	b.n	8006b10 <HAL_ADC_ConfigChannel+0x3c8>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	2103      	movs	r1, #3
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f7ff f8ba 	bl	8005c60 <LL_ADC_GetOffsetChannel>
 8006aec:	4603      	mov	r3, r0
 8006aee:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006af0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006af2:	fa93 f3a3 	rbit	r3, r3
 8006af6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8006af8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006afa:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8006afc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d101      	bne.n	8006b06 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8006b02:	2320      	movs	r3, #32
 8006b04:	e003      	b.n	8006b0e <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8006b06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006b08:	fab3 f383 	clz	r3, r3
 8006b0c:	b2db      	uxtb	r3, r3
 8006b0e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d105      	bne.n	8006b28 <HAL_ADC_ConfigChannel+0x3e0>
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	0e9b      	lsrs	r3, r3, #26
 8006b22:	f003 031f 	and.w	r3, r3, #31
 8006b26:	e011      	b.n	8006b4c <HAL_ADC_ConfigChannel+0x404>
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b2e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b30:	fa93 f3a3 	rbit	r3, r3
 8006b34:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8006b36:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006b38:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8006b3a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d101      	bne.n	8006b44 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8006b40:	2320      	movs	r3, #32
 8006b42:	e003      	b.n	8006b4c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8006b44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006b46:	fab3 f383 	clz	r3, r3
 8006b4a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006b4c:	429a      	cmp	r2, r3
 8006b4e:	d106      	bne.n	8006b5e <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	2200      	movs	r2, #0
 8006b56:	2103      	movs	r1, #3
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f7ff f897 	bl	8005c8c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	4618      	mov	r0, r3
 8006b64:	f7ff f9c4 	bl	8005ef0 <LL_ADC_IsEnabled>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	f040 8140 	bne.w	8006df0 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6818      	ldr	r0, [r3, #0]
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	6819      	ldr	r1, [r3, #0]
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	68db      	ldr	r3, [r3, #12]
 8006b7c:	461a      	mov	r2, r3
 8006b7e:	f7ff f91d 	bl	8005dbc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	68db      	ldr	r3, [r3, #12]
 8006b86:	4a8f      	ldr	r2, [pc, #572]	@ (8006dc4 <HAL_ADC_ConfigChannel+0x67c>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	f040 8131 	bne.w	8006df0 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d10b      	bne.n	8006bb6 <HAL_ADC_ConfigChannel+0x46e>
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	0e9b      	lsrs	r3, r3, #26
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	f003 031f 	and.w	r3, r3, #31
 8006baa:	2b09      	cmp	r3, #9
 8006bac:	bf94      	ite	ls
 8006bae:	2301      	movls	r3, #1
 8006bb0:	2300      	movhi	r3, #0
 8006bb2:	b2db      	uxtb	r3, r3
 8006bb4:	e019      	b.n	8006bea <HAL_ADC_ConfigChannel+0x4a2>
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bbc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006bbe:	fa93 f3a3 	rbit	r3, r3
 8006bc2:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8006bc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006bc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8006bc8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d101      	bne.n	8006bd2 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8006bce:	2320      	movs	r3, #32
 8006bd0:	e003      	b.n	8006bda <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8006bd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006bd4:	fab3 f383 	clz	r3, r3
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	3301      	adds	r3, #1
 8006bdc:	f003 031f 	and.w	r3, r3, #31
 8006be0:	2b09      	cmp	r3, #9
 8006be2:	bf94      	ite	ls
 8006be4:	2301      	movls	r3, #1
 8006be6:	2300      	movhi	r3, #0
 8006be8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d079      	beq.n	8006ce2 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d107      	bne.n	8006c0a <HAL_ADC_ConfigChannel+0x4c2>
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	0e9b      	lsrs	r3, r3, #26
 8006c00:	3301      	adds	r3, #1
 8006c02:	069b      	lsls	r3, r3, #26
 8006c04:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006c08:	e015      	b.n	8006c36 <HAL_ADC_ConfigChannel+0x4ee>
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c12:	fa93 f3a3 	rbit	r3, r3
 8006c16:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8006c18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c1a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8006c1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d101      	bne.n	8006c26 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8006c22:	2320      	movs	r3, #32
 8006c24:	e003      	b.n	8006c2e <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8006c26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c28:	fab3 f383 	clz	r3, r3
 8006c2c:	b2db      	uxtb	r3, r3
 8006c2e:	3301      	adds	r3, #1
 8006c30:	069b      	lsls	r3, r3, #26
 8006c32:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d109      	bne.n	8006c56 <HAL_ADC_ConfigChannel+0x50e>
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	0e9b      	lsrs	r3, r3, #26
 8006c48:	3301      	adds	r3, #1
 8006c4a:	f003 031f 	and.w	r3, r3, #31
 8006c4e:	2101      	movs	r1, #1
 8006c50:	fa01 f303 	lsl.w	r3, r1, r3
 8006c54:	e017      	b.n	8006c86 <HAL_ADC_ConfigChannel+0x53e>
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c5e:	fa93 f3a3 	rbit	r3, r3
 8006c62:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8006c64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c66:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8006c68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d101      	bne.n	8006c72 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8006c6e:	2320      	movs	r3, #32
 8006c70:	e003      	b.n	8006c7a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8006c72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c74:	fab3 f383 	clz	r3, r3
 8006c78:	b2db      	uxtb	r3, r3
 8006c7a:	3301      	adds	r3, #1
 8006c7c:	f003 031f 	and.w	r3, r3, #31
 8006c80:	2101      	movs	r1, #1
 8006c82:	fa01 f303 	lsl.w	r3, r1, r3
 8006c86:	ea42 0103 	orr.w	r1, r2, r3
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d10a      	bne.n	8006cac <HAL_ADC_ConfigChannel+0x564>
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	0e9b      	lsrs	r3, r3, #26
 8006c9c:	3301      	adds	r3, #1
 8006c9e:	f003 021f 	and.w	r2, r3, #31
 8006ca2:	4613      	mov	r3, r2
 8006ca4:	005b      	lsls	r3, r3, #1
 8006ca6:	4413      	add	r3, r2
 8006ca8:	051b      	lsls	r3, r3, #20
 8006caa:	e018      	b.n	8006cde <HAL_ADC_ConfigChannel+0x596>
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cb4:	fa93 f3a3 	rbit	r3, r3
 8006cb8:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8006cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cbc:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8006cbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d101      	bne.n	8006cc8 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8006cc4:	2320      	movs	r3, #32
 8006cc6:	e003      	b.n	8006cd0 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8006cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cca:	fab3 f383 	clz	r3, r3
 8006cce:	b2db      	uxtb	r3, r3
 8006cd0:	3301      	adds	r3, #1
 8006cd2:	f003 021f 	and.w	r2, r3, #31
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	005b      	lsls	r3, r3, #1
 8006cda:	4413      	add	r3, r2
 8006cdc:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006cde:	430b      	orrs	r3, r1
 8006ce0:	e081      	b.n	8006de6 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d107      	bne.n	8006cfe <HAL_ADC_ConfigChannel+0x5b6>
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	0e9b      	lsrs	r3, r3, #26
 8006cf4:	3301      	adds	r3, #1
 8006cf6:	069b      	lsls	r3, r3, #26
 8006cf8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006cfc:	e015      	b.n	8006d2a <HAL_ADC_ConfigChannel+0x5e2>
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d06:	fa93 f3a3 	rbit	r3, r3
 8006d0a:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8006d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8006d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d101      	bne.n	8006d1a <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8006d16:	2320      	movs	r3, #32
 8006d18:	e003      	b.n	8006d22 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8006d1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d1c:	fab3 f383 	clz	r3, r3
 8006d20:	b2db      	uxtb	r3, r3
 8006d22:	3301      	adds	r3, #1
 8006d24:	069b      	lsls	r3, r3, #26
 8006d26:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d109      	bne.n	8006d4a <HAL_ADC_ConfigChannel+0x602>
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	0e9b      	lsrs	r3, r3, #26
 8006d3c:	3301      	adds	r3, #1
 8006d3e:	f003 031f 	and.w	r3, r3, #31
 8006d42:	2101      	movs	r1, #1
 8006d44:	fa01 f303 	lsl.w	r3, r1, r3
 8006d48:	e017      	b.n	8006d7a <HAL_ADC_ConfigChannel+0x632>
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d50:	69fb      	ldr	r3, [r7, #28]
 8006d52:	fa93 f3a3 	rbit	r3, r3
 8006d56:	61bb      	str	r3, [r7, #24]
  return result;
 8006d58:	69bb      	ldr	r3, [r7, #24]
 8006d5a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8006d5c:	6a3b      	ldr	r3, [r7, #32]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d101      	bne.n	8006d66 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8006d62:	2320      	movs	r3, #32
 8006d64:	e003      	b.n	8006d6e <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8006d66:	6a3b      	ldr	r3, [r7, #32]
 8006d68:	fab3 f383 	clz	r3, r3
 8006d6c:	b2db      	uxtb	r3, r3
 8006d6e:	3301      	adds	r3, #1
 8006d70:	f003 031f 	and.w	r3, r3, #31
 8006d74:	2101      	movs	r1, #1
 8006d76:	fa01 f303 	lsl.w	r3, r1, r3
 8006d7a:	ea42 0103 	orr.w	r1, r2, r3
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d10d      	bne.n	8006da6 <HAL_ADC_ConfigChannel+0x65e>
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	0e9b      	lsrs	r3, r3, #26
 8006d90:	3301      	adds	r3, #1
 8006d92:	f003 021f 	and.w	r2, r3, #31
 8006d96:	4613      	mov	r3, r2
 8006d98:	005b      	lsls	r3, r3, #1
 8006d9a:	4413      	add	r3, r2
 8006d9c:	3b1e      	subs	r3, #30
 8006d9e:	051b      	lsls	r3, r3, #20
 8006da0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006da4:	e01e      	b.n	8006de4 <HAL_ADC_ConfigChannel+0x69c>
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	fa93 f3a3 	rbit	r3, r3
 8006db2:	60fb      	str	r3, [r7, #12]
  return result;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d104      	bne.n	8006dc8 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8006dbe:	2320      	movs	r3, #32
 8006dc0:	e006      	b.n	8006dd0 <HAL_ADC_ConfigChannel+0x688>
 8006dc2:	bf00      	nop
 8006dc4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	fab3 f383 	clz	r3, r3
 8006dce:	b2db      	uxtb	r3, r3
 8006dd0:	3301      	adds	r3, #1
 8006dd2:	f003 021f 	and.w	r2, r3, #31
 8006dd6:	4613      	mov	r3, r2
 8006dd8:	005b      	lsls	r3, r3, #1
 8006dda:	4413      	add	r3, r2
 8006ddc:	3b1e      	subs	r3, #30
 8006dde:	051b      	lsls	r3, r3, #20
 8006de0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006de4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8006de6:	683a      	ldr	r2, [r7, #0]
 8006de8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006dea:	4619      	mov	r1, r3
 8006dec:	f7fe ffbb 	bl	8005d66 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	681a      	ldr	r2, [r3, #0]
 8006df4:	4b3d      	ldr	r3, [pc, #244]	@ (8006eec <HAL_ADC_ConfigChannel+0x7a4>)
 8006df6:	4013      	ands	r3, r2
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d06c      	beq.n	8006ed6 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006dfc:	483c      	ldr	r0, [pc, #240]	@ (8006ef0 <HAL_ADC_ConfigChannel+0x7a8>)
 8006dfe:	f7fe fefd 	bl	8005bfc <LL_ADC_GetCommonPathInternalCh>
 8006e02:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4a3a      	ldr	r2, [pc, #232]	@ (8006ef4 <HAL_ADC_ConfigChannel+0x7ac>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d127      	bne.n	8006e60 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006e10:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006e14:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d121      	bne.n	8006e60 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a35      	ldr	r2, [pc, #212]	@ (8006ef8 <HAL_ADC_ConfigChannel+0x7b0>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d157      	bne.n	8006ed6 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006e26:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006e2a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006e2e:	4619      	mov	r1, r3
 8006e30:	482f      	ldr	r0, [pc, #188]	@ (8006ef0 <HAL_ADC_ConfigChannel+0x7a8>)
 8006e32:	f7fe fed0 	bl	8005bd6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006e36:	4b31      	ldr	r3, [pc, #196]	@ (8006efc <HAL_ADC_ConfigChannel+0x7b4>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	099b      	lsrs	r3, r3, #6
 8006e3c:	4a30      	ldr	r2, [pc, #192]	@ (8006f00 <HAL_ADC_ConfigChannel+0x7b8>)
 8006e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8006e42:	099b      	lsrs	r3, r3, #6
 8006e44:	1c5a      	adds	r2, r3, #1
 8006e46:	4613      	mov	r3, r2
 8006e48:	005b      	lsls	r3, r3, #1
 8006e4a:	4413      	add	r3, r2
 8006e4c:	009b      	lsls	r3, r3, #2
 8006e4e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8006e50:	e002      	b.n	8006e58 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	3b01      	subs	r3, #1
 8006e56:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d1f9      	bne.n	8006e52 <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006e5e:	e03a      	b.n	8006ed6 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4a27      	ldr	r2, [pc, #156]	@ (8006f04 <HAL_ADC_ConfigChannel+0x7bc>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d113      	bne.n	8006e92 <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006e6a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006e6e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d10d      	bne.n	8006e92 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4a1f      	ldr	r2, [pc, #124]	@ (8006ef8 <HAL_ADC_ConfigChannel+0x7b0>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d12a      	bne.n	8006ed6 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006e80:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006e84:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006e88:	4619      	mov	r1, r3
 8006e8a:	4819      	ldr	r0, [pc, #100]	@ (8006ef0 <HAL_ADC_ConfigChannel+0x7a8>)
 8006e8c:	f7fe fea3 	bl	8005bd6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006e90:	e021      	b.n	8006ed6 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a1c      	ldr	r2, [pc, #112]	@ (8006f08 <HAL_ADC_ConfigChannel+0x7c0>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d11c      	bne.n	8006ed6 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006e9c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006ea0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d116      	bne.n	8006ed6 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a12      	ldr	r2, [pc, #72]	@ (8006ef8 <HAL_ADC_ConfigChannel+0x7b0>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d111      	bne.n	8006ed6 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006eb2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006eb6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006eba:	4619      	mov	r1, r3
 8006ebc:	480c      	ldr	r0, [pc, #48]	@ (8006ef0 <HAL_ADC_ConfigChannel+0x7a8>)
 8006ebe:	f7fe fe8a 	bl	8005bd6 <LL_ADC_SetCommonPathInternalCh>
 8006ec2:	e008      	b.n	8006ed6 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ec8:	f043 0220 	orr.w	r2, r3, #32
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8006ede:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	37d8      	adds	r7, #216	@ 0xd8
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bd80      	pop	{r7, pc}
 8006eea:	bf00      	nop
 8006eec:	80080000 	.word	0x80080000
 8006ef0:	50040300 	.word	0x50040300
 8006ef4:	c7520000 	.word	0xc7520000
 8006ef8:	50040000 	.word	0x50040000
 8006efc:	20000000 	.word	0x20000000
 8006f00:	053e2d63 	.word	0x053e2d63
 8006f04:	cb840000 	.word	0xcb840000
 8006f08:	80000001 	.word	0x80000001

08006f0c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b084      	sub	sp, #16
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006f14:	2300      	movs	r3, #0
 8006f16:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	f7fe ffe7 	bl	8005ef0 <LL_ADC_IsEnabled>
 8006f22:	4603      	mov	r3, r0
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d169      	bne.n	8006ffc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	689a      	ldr	r2, [r3, #8]
 8006f2e:	4b36      	ldr	r3, [pc, #216]	@ (8007008 <ADC_Enable+0xfc>)
 8006f30:	4013      	ands	r3, r2
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d00d      	beq.n	8006f52 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f3a:	f043 0210 	orr.w	r2, r3, #16
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f46:	f043 0201 	orr.w	r2, r3, #1
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	e055      	b.n	8006ffe <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4618      	mov	r0, r3
 8006f58:	f7fe ffa2 	bl	8005ea0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006f5c:	482b      	ldr	r0, [pc, #172]	@ (800700c <ADC_Enable+0x100>)
 8006f5e:	f7fe fe4d 	bl	8005bfc <LL_ADC_GetCommonPathInternalCh>
 8006f62:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8006f64:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d013      	beq.n	8006f94 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006f6c:	4b28      	ldr	r3, [pc, #160]	@ (8007010 <ADC_Enable+0x104>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	099b      	lsrs	r3, r3, #6
 8006f72:	4a28      	ldr	r2, [pc, #160]	@ (8007014 <ADC_Enable+0x108>)
 8006f74:	fba2 2303 	umull	r2, r3, r2, r3
 8006f78:	099b      	lsrs	r3, r3, #6
 8006f7a:	1c5a      	adds	r2, r3, #1
 8006f7c:	4613      	mov	r3, r2
 8006f7e:	005b      	lsls	r3, r3, #1
 8006f80:	4413      	add	r3, r2
 8006f82:	009b      	lsls	r3, r3, #2
 8006f84:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006f86:	e002      	b.n	8006f8e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	3b01      	subs	r3, #1
 8006f8c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d1f9      	bne.n	8006f88 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006f94:	f7fe fe00 	bl	8005b98 <HAL_GetTick>
 8006f98:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006f9a:	e028      	b.n	8006fee <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	f7fe ffa5 	bl	8005ef0 <LL_ADC_IsEnabled>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d104      	bne.n	8006fb6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f7fe ff75 	bl	8005ea0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006fb6:	f7fe fdef 	bl	8005b98 <HAL_GetTick>
 8006fba:	4602      	mov	r2, r0
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	1ad3      	subs	r3, r2, r3
 8006fc0:	2b02      	cmp	r3, #2
 8006fc2:	d914      	bls.n	8006fee <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f003 0301 	and.w	r3, r3, #1
 8006fce:	2b01      	cmp	r3, #1
 8006fd0:	d00d      	beq.n	8006fee <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fd6:	f043 0210 	orr.w	r2, r3, #16
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fe2:	f043 0201 	orr.w	r2, r3, #1
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e007      	b.n	8006ffe <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f003 0301 	and.w	r3, r3, #1
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d1cf      	bne.n	8006f9c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006ffc:	2300      	movs	r3, #0
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3710      	adds	r7, #16
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}
 8007006:	bf00      	nop
 8007008:	8000003f 	.word	0x8000003f
 800700c:	50040300 	.word	0x50040300
 8007010:	20000000 	.word	0x20000000
 8007014:	053e2d63 	.word	0x053e2d63

08007018 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b084      	sub	sp, #16
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4618      	mov	r0, r3
 8007026:	f7fe ff76 	bl	8005f16 <LL_ADC_IsDisableOngoing>
 800702a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4618      	mov	r0, r3
 8007032:	f7fe ff5d 	bl	8005ef0 <LL_ADC_IsEnabled>
 8007036:	4603      	mov	r3, r0
 8007038:	2b00      	cmp	r3, #0
 800703a:	d047      	beq.n	80070cc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d144      	bne.n	80070cc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	689b      	ldr	r3, [r3, #8]
 8007048:	f003 030d 	and.w	r3, r3, #13
 800704c:	2b01      	cmp	r3, #1
 800704e:	d10c      	bne.n	800706a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4618      	mov	r0, r3
 8007056:	f7fe ff37 	bl	8005ec8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	2203      	movs	r2, #3
 8007060:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007062:	f7fe fd99 	bl	8005b98 <HAL_GetTick>
 8007066:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007068:	e029      	b.n	80070be <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800706e:	f043 0210 	orr.w	r2, r3, #16
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800707a:	f043 0201 	orr.w	r2, r3, #1
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8007082:	2301      	movs	r3, #1
 8007084:	e023      	b.n	80070ce <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007086:	f7fe fd87 	bl	8005b98 <HAL_GetTick>
 800708a:	4602      	mov	r2, r0
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	1ad3      	subs	r3, r2, r3
 8007090:	2b02      	cmp	r3, #2
 8007092:	d914      	bls.n	80070be <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	f003 0301 	and.w	r3, r3, #1
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d00d      	beq.n	80070be <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070a6:	f043 0210 	orr.w	r2, r3, #16
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070b2:	f043 0201 	orr.w	r2, r3, #1
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80070ba:	2301      	movs	r3, #1
 80070bc:	e007      	b.n	80070ce <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	689b      	ldr	r3, [r3, #8]
 80070c4:	f003 0301 	and.w	r3, r3, #1
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d1dc      	bne.n	8007086 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80070cc:	2300      	movs	r3, #0
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3710      	adds	r7, #16
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}

080070d6 <LL_ADC_StartCalibration>:
{
 80070d6:	b480      	push	{r7}
 80070d8:	b083      	sub	sp, #12
 80070da:	af00      	add	r7, sp, #0
 80070dc:	6078      	str	r0, [r7, #4]
 80070de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	689b      	ldr	r3, [r3, #8]
 80070e4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80070e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80070ec:	683a      	ldr	r2, [r7, #0]
 80070ee:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80070f2:	4313      	orrs	r3, r2
 80070f4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	609a      	str	r2, [r3, #8]
}
 80070fc:	bf00      	nop
 80070fe:	370c      	adds	r7, #12
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr

08007108 <LL_ADC_IsCalibrationOnGoing>:
{
 8007108:	b480      	push	{r7}
 800710a:	b083      	sub	sp, #12
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007118:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800711c:	d101      	bne.n	8007122 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800711e:	2301      	movs	r3, #1
 8007120:	e000      	b.n	8007124 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8007122:	2300      	movs	r3, #0
}
 8007124:	4618      	mov	r0, r3
 8007126:	370c      	adds	r7, #12
 8007128:	46bd      	mov	sp, r7
 800712a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712e:	4770      	bx	lr

08007130 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b084      	sub	sp, #16
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
 8007138:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800713a:	2300      	movs	r3, #0
 800713c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007144:	2b01      	cmp	r3, #1
 8007146:	d101      	bne.n	800714c <HAL_ADCEx_Calibration_Start+0x1c>
 8007148:	2302      	movs	r3, #2
 800714a:	e04d      	b.n	80071e8 <HAL_ADCEx_Calibration_Start+0xb8>
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2201      	movs	r2, #1
 8007150:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8007154:	6878      	ldr	r0, [r7, #4]
 8007156:	f7ff ff5f 	bl	8007018 <ADC_Disable>
 800715a:	4603      	mov	r3, r0
 800715c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800715e:	7bfb      	ldrb	r3, [r7, #15]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d136      	bne.n	80071d2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007168:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800716c:	f023 0302 	bic.w	r3, r3, #2
 8007170:	f043 0202 	orr.w	r2, r3, #2
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	6839      	ldr	r1, [r7, #0]
 800717e:	4618      	mov	r0, r3
 8007180:	f7ff ffa9 	bl	80070d6 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007184:	e014      	b.n	80071b0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	3301      	adds	r3, #1
 800718a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8007192:	d30d      	bcc.n	80071b0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007198:	f023 0312 	bic.w	r3, r3, #18
 800719c:	f043 0210 	orr.w	r2, r3, #16
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2200      	movs	r2, #0
 80071a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 80071ac:	2301      	movs	r3, #1
 80071ae:	e01b      	b.n	80071e8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4618      	mov	r0, r3
 80071b6:	f7ff ffa7 	bl	8007108 <LL_ADC_IsCalibrationOnGoing>
 80071ba:	4603      	mov	r3, r0
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d1e2      	bne.n	8007186 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071c4:	f023 0303 	bic.w	r3, r3, #3
 80071c8:	f043 0201 	orr.w	r2, r3, #1
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	655a      	str	r2, [r3, #84]	@ 0x54
 80071d0:	e005      	b.n	80071de <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071d6:	f043 0210 	orr.w	r2, r3, #16
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2200      	movs	r2, #0
 80071e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80071e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80071e8:	4618      	mov	r0, r3
 80071ea:	3710      	adds	r7, #16
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}

080071f0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b083      	sub	sp, #12
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80071f8:	bf00      	nop
 80071fa:	370c      	adds	r7, #12
 80071fc:	46bd      	mov	sp, r7
 80071fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007202:	4770      	bx	lr

08007204 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8007204:	b480      	push	{r7}
 8007206:	b083      	sub	sp, #12
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800720c:	bf00      	nop
 800720e:	370c      	adds	r7, #12
 8007210:	46bd      	mov	sp, r7
 8007212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007216:	4770      	bx	lr

08007218 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8007218:	b480      	push	{r7}
 800721a:	b083      	sub	sp, #12
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8007220:	bf00      	nop
 8007222:	370c      	adds	r7, #12
 8007224:	46bd      	mov	sp, r7
 8007226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722a:	4770      	bx	lr

0800722c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800722c:	b480      	push	{r7}
 800722e:	b083      	sub	sp, #12
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8007234:	bf00      	nop
 8007236:	370c      	adds	r7, #12
 8007238:	46bd      	mov	sp, r7
 800723a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723e:	4770      	bx	lr

08007240 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8007240:	b480      	push	{r7}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8007248:	bf00      	nop
 800724a:	370c      	adds	r7, #12
 800724c:	46bd      	mov	sp, r7
 800724e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007252:	4770      	bx	lr

08007254 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007254:	b480      	push	{r7}
 8007256:	b085      	sub	sp, #20
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	f003 0307 	and.w	r3, r3, #7
 8007262:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007264:	4b0c      	ldr	r3, [pc, #48]	@ (8007298 <__NVIC_SetPriorityGrouping+0x44>)
 8007266:	68db      	ldr	r3, [r3, #12]
 8007268:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800726a:	68ba      	ldr	r2, [r7, #8]
 800726c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007270:	4013      	ands	r3, r2
 8007272:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007278:	68bb      	ldr	r3, [r7, #8]
 800727a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800727c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007280:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007284:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007286:	4a04      	ldr	r2, [pc, #16]	@ (8007298 <__NVIC_SetPriorityGrouping+0x44>)
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	60d3      	str	r3, [r2, #12]
}
 800728c:	bf00      	nop
 800728e:	3714      	adds	r7, #20
 8007290:	46bd      	mov	sp, r7
 8007292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007296:	4770      	bx	lr
 8007298:	e000ed00 	.word	0xe000ed00

0800729c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800729c:	b480      	push	{r7}
 800729e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80072a0:	4b04      	ldr	r3, [pc, #16]	@ (80072b4 <__NVIC_GetPriorityGrouping+0x18>)
 80072a2:	68db      	ldr	r3, [r3, #12]
 80072a4:	0a1b      	lsrs	r3, r3, #8
 80072a6:	f003 0307 	and.w	r3, r3, #7
}
 80072aa:	4618      	mov	r0, r3
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr
 80072b4:	e000ed00 	.word	0xe000ed00

080072b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80072b8:	b480      	push	{r7}
 80072ba:	b083      	sub	sp, #12
 80072bc:	af00      	add	r7, sp, #0
 80072be:	4603      	mov	r3, r0
 80072c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80072c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	db0b      	blt.n	80072e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80072ca:	79fb      	ldrb	r3, [r7, #7]
 80072cc:	f003 021f 	and.w	r2, r3, #31
 80072d0:	4907      	ldr	r1, [pc, #28]	@ (80072f0 <__NVIC_EnableIRQ+0x38>)
 80072d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072d6:	095b      	lsrs	r3, r3, #5
 80072d8:	2001      	movs	r0, #1
 80072da:	fa00 f202 	lsl.w	r2, r0, r2
 80072de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80072e2:	bf00      	nop
 80072e4:	370c      	adds	r7, #12
 80072e6:	46bd      	mov	sp, r7
 80072e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ec:	4770      	bx	lr
 80072ee:	bf00      	nop
 80072f0:	e000e100 	.word	0xe000e100

080072f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80072f4:	b480      	push	{r7}
 80072f6:	b083      	sub	sp, #12
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	4603      	mov	r3, r0
 80072fc:	6039      	str	r1, [r7, #0]
 80072fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007300:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007304:	2b00      	cmp	r3, #0
 8007306:	db0a      	blt.n	800731e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	b2da      	uxtb	r2, r3
 800730c:	490c      	ldr	r1, [pc, #48]	@ (8007340 <__NVIC_SetPriority+0x4c>)
 800730e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007312:	0112      	lsls	r2, r2, #4
 8007314:	b2d2      	uxtb	r2, r2
 8007316:	440b      	add	r3, r1
 8007318:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800731c:	e00a      	b.n	8007334 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	b2da      	uxtb	r2, r3
 8007322:	4908      	ldr	r1, [pc, #32]	@ (8007344 <__NVIC_SetPriority+0x50>)
 8007324:	79fb      	ldrb	r3, [r7, #7]
 8007326:	f003 030f 	and.w	r3, r3, #15
 800732a:	3b04      	subs	r3, #4
 800732c:	0112      	lsls	r2, r2, #4
 800732e:	b2d2      	uxtb	r2, r2
 8007330:	440b      	add	r3, r1
 8007332:	761a      	strb	r2, [r3, #24]
}
 8007334:	bf00      	nop
 8007336:	370c      	adds	r7, #12
 8007338:	46bd      	mov	sp, r7
 800733a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733e:	4770      	bx	lr
 8007340:	e000e100 	.word	0xe000e100
 8007344:	e000ed00 	.word	0xe000ed00

08007348 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007348:	b480      	push	{r7}
 800734a:	b089      	sub	sp, #36	@ 0x24
 800734c:	af00      	add	r7, sp, #0
 800734e:	60f8      	str	r0, [r7, #12]
 8007350:	60b9      	str	r1, [r7, #8]
 8007352:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	f003 0307 	and.w	r3, r3, #7
 800735a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800735c:	69fb      	ldr	r3, [r7, #28]
 800735e:	f1c3 0307 	rsb	r3, r3, #7
 8007362:	2b04      	cmp	r3, #4
 8007364:	bf28      	it	cs
 8007366:	2304      	movcs	r3, #4
 8007368:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800736a:	69fb      	ldr	r3, [r7, #28]
 800736c:	3304      	adds	r3, #4
 800736e:	2b06      	cmp	r3, #6
 8007370:	d902      	bls.n	8007378 <NVIC_EncodePriority+0x30>
 8007372:	69fb      	ldr	r3, [r7, #28]
 8007374:	3b03      	subs	r3, #3
 8007376:	e000      	b.n	800737a <NVIC_EncodePriority+0x32>
 8007378:	2300      	movs	r3, #0
 800737a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800737c:	f04f 32ff 	mov.w	r2, #4294967295
 8007380:	69bb      	ldr	r3, [r7, #24]
 8007382:	fa02 f303 	lsl.w	r3, r2, r3
 8007386:	43da      	mvns	r2, r3
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	401a      	ands	r2, r3
 800738c:	697b      	ldr	r3, [r7, #20]
 800738e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007390:	f04f 31ff 	mov.w	r1, #4294967295
 8007394:	697b      	ldr	r3, [r7, #20]
 8007396:	fa01 f303 	lsl.w	r3, r1, r3
 800739a:	43d9      	mvns	r1, r3
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80073a0:	4313      	orrs	r3, r2
         );
}
 80073a2:	4618      	mov	r0, r3
 80073a4:	3724      	adds	r7, #36	@ 0x24
 80073a6:	46bd      	mov	sp, r7
 80073a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ac:	4770      	bx	lr
	...

080073b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b082      	sub	sp, #8
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	3b01      	subs	r3, #1
 80073bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80073c0:	d301      	bcc.n	80073c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80073c2:	2301      	movs	r3, #1
 80073c4:	e00f      	b.n	80073e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80073c6:	4a0a      	ldr	r2, [pc, #40]	@ (80073f0 <SysTick_Config+0x40>)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	3b01      	subs	r3, #1
 80073cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80073ce:	210f      	movs	r1, #15
 80073d0:	f04f 30ff 	mov.w	r0, #4294967295
 80073d4:	f7ff ff8e 	bl	80072f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80073d8:	4b05      	ldr	r3, [pc, #20]	@ (80073f0 <SysTick_Config+0x40>)
 80073da:	2200      	movs	r2, #0
 80073dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80073de:	4b04      	ldr	r3, [pc, #16]	@ (80073f0 <SysTick_Config+0x40>)
 80073e0:	2207      	movs	r2, #7
 80073e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80073e4:	2300      	movs	r3, #0
}
 80073e6:	4618      	mov	r0, r3
 80073e8:	3708      	adds	r7, #8
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bd80      	pop	{r7, pc}
 80073ee:	bf00      	nop
 80073f0:	e000e010 	.word	0xe000e010

080073f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b082      	sub	sp, #8
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80073fc:	6878      	ldr	r0, [r7, #4]
 80073fe:	f7ff ff29 	bl	8007254 <__NVIC_SetPriorityGrouping>
}
 8007402:	bf00      	nop
 8007404:	3708      	adds	r7, #8
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}

0800740a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800740a:	b580      	push	{r7, lr}
 800740c:	b086      	sub	sp, #24
 800740e:	af00      	add	r7, sp, #0
 8007410:	4603      	mov	r3, r0
 8007412:	60b9      	str	r1, [r7, #8]
 8007414:	607a      	str	r2, [r7, #4]
 8007416:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8007418:	2300      	movs	r3, #0
 800741a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800741c:	f7ff ff3e 	bl	800729c <__NVIC_GetPriorityGrouping>
 8007420:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007422:	687a      	ldr	r2, [r7, #4]
 8007424:	68b9      	ldr	r1, [r7, #8]
 8007426:	6978      	ldr	r0, [r7, #20]
 8007428:	f7ff ff8e 	bl	8007348 <NVIC_EncodePriority>
 800742c:	4602      	mov	r2, r0
 800742e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007432:	4611      	mov	r1, r2
 8007434:	4618      	mov	r0, r3
 8007436:	f7ff ff5d 	bl	80072f4 <__NVIC_SetPriority>
}
 800743a:	bf00      	nop
 800743c:	3718      	adds	r7, #24
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}

08007442 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007442:	b580      	push	{r7, lr}
 8007444:	b082      	sub	sp, #8
 8007446:	af00      	add	r7, sp, #0
 8007448:	4603      	mov	r3, r0
 800744a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800744c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007450:	4618      	mov	r0, r3
 8007452:	f7ff ff31 	bl	80072b8 <__NVIC_EnableIRQ>
}
 8007456:	bf00      	nop
 8007458:	3708      	adds	r7, #8
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}

0800745e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800745e:	b580      	push	{r7, lr}
 8007460:	b082      	sub	sp, #8
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f7ff ffa2 	bl	80073b0 <SysTick_Config>
 800746c:	4603      	mov	r3, r0
}
 800746e:	4618      	mov	r0, r3
 8007470:	3708      	adds	r7, #8
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}

08007476 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007476:	b580      	push	{r7, lr}
 8007478:	b084      	sub	sp, #16
 800747a:	af00      	add	r7, sp, #0
 800747c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800747e:	2300      	movs	r3, #0
 8007480:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007488:	b2db      	uxtb	r3, r3
 800748a:	2b02      	cmp	r3, #2
 800748c:	d005      	beq.n	800749a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2204      	movs	r2, #4
 8007492:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8007494:	2301      	movs	r3, #1
 8007496:	73fb      	strb	r3, [r7, #15]
 8007498:	e029      	b.n	80074ee <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f022 020e 	bic.w	r2, r2, #14
 80074a8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	681a      	ldr	r2, [r3, #0]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f022 0201 	bic.w	r2, r2, #1
 80074b8:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074be:	f003 021c 	and.w	r2, r3, #28
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074c6:	2101      	movs	r1, #1
 80074c8:	fa01 f202 	lsl.w	r2, r1, r2
 80074cc:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2201      	movs	r2, #1
 80074d2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2200      	movs	r2, #0
 80074da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d003      	beq.n	80074ee <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	4798      	blx	r3
    }
  }
  return status;
 80074ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	3710      	adds	r7, #16
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}

080074f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80074f8:	b480      	push	{r7}
 80074fa:	b087      	sub	sp, #28
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
 8007500:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007502:	2300      	movs	r3, #0
 8007504:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007506:	e148      	b.n	800779a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	681a      	ldr	r2, [r3, #0]
 800750c:	2101      	movs	r1, #1
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	fa01 f303 	lsl.w	r3, r1, r3
 8007514:	4013      	ands	r3, r2
 8007516:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2b00      	cmp	r3, #0
 800751c:	f000 813a 	beq.w	8007794 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	685b      	ldr	r3, [r3, #4]
 8007524:	f003 0303 	and.w	r3, r3, #3
 8007528:	2b01      	cmp	r3, #1
 800752a:	d005      	beq.n	8007538 <HAL_GPIO_Init+0x40>
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	685b      	ldr	r3, [r3, #4]
 8007530:	f003 0303 	and.w	r3, r3, #3
 8007534:	2b02      	cmp	r3, #2
 8007536:	d130      	bne.n	800759a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800753e:	697b      	ldr	r3, [r7, #20]
 8007540:	005b      	lsls	r3, r3, #1
 8007542:	2203      	movs	r2, #3
 8007544:	fa02 f303 	lsl.w	r3, r2, r3
 8007548:	43db      	mvns	r3, r3
 800754a:	693a      	ldr	r2, [r7, #16]
 800754c:	4013      	ands	r3, r2
 800754e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	68da      	ldr	r2, [r3, #12]
 8007554:	697b      	ldr	r3, [r7, #20]
 8007556:	005b      	lsls	r3, r3, #1
 8007558:	fa02 f303 	lsl.w	r3, r2, r3
 800755c:	693a      	ldr	r2, [r7, #16]
 800755e:	4313      	orrs	r3, r2
 8007560:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	693a      	ldr	r2, [r7, #16]
 8007566:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	685b      	ldr	r3, [r3, #4]
 800756c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800756e:	2201      	movs	r2, #1
 8007570:	697b      	ldr	r3, [r7, #20]
 8007572:	fa02 f303 	lsl.w	r3, r2, r3
 8007576:	43db      	mvns	r3, r3
 8007578:	693a      	ldr	r2, [r7, #16]
 800757a:	4013      	ands	r3, r2
 800757c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	685b      	ldr	r3, [r3, #4]
 8007582:	091b      	lsrs	r3, r3, #4
 8007584:	f003 0201 	and.w	r2, r3, #1
 8007588:	697b      	ldr	r3, [r7, #20]
 800758a:	fa02 f303 	lsl.w	r3, r2, r3
 800758e:	693a      	ldr	r2, [r7, #16]
 8007590:	4313      	orrs	r3, r2
 8007592:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	693a      	ldr	r2, [r7, #16]
 8007598:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	685b      	ldr	r3, [r3, #4]
 800759e:	f003 0303 	and.w	r3, r3, #3
 80075a2:	2b03      	cmp	r3, #3
 80075a4:	d017      	beq.n	80075d6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	68db      	ldr	r3, [r3, #12]
 80075aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80075ac:	697b      	ldr	r3, [r7, #20]
 80075ae:	005b      	lsls	r3, r3, #1
 80075b0:	2203      	movs	r2, #3
 80075b2:	fa02 f303 	lsl.w	r3, r2, r3
 80075b6:	43db      	mvns	r3, r3
 80075b8:	693a      	ldr	r2, [r7, #16]
 80075ba:	4013      	ands	r3, r2
 80075bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	689a      	ldr	r2, [r3, #8]
 80075c2:	697b      	ldr	r3, [r7, #20]
 80075c4:	005b      	lsls	r3, r3, #1
 80075c6:	fa02 f303 	lsl.w	r3, r2, r3
 80075ca:	693a      	ldr	r2, [r7, #16]
 80075cc:	4313      	orrs	r3, r2
 80075ce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	693a      	ldr	r2, [r7, #16]
 80075d4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	685b      	ldr	r3, [r3, #4]
 80075da:	f003 0303 	and.w	r3, r3, #3
 80075de:	2b02      	cmp	r3, #2
 80075e0:	d123      	bne.n	800762a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80075e2:	697b      	ldr	r3, [r7, #20]
 80075e4:	08da      	lsrs	r2, r3, #3
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	3208      	adds	r2, #8
 80075ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80075f0:	697b      	ldr	r3, [r7, #20]
 80075f2:	f003 0307 	and.w	r3, r3, #7
 80075f6:	009b      	lsls	r3, r3, #2
 80075f8:	220f      	movs	r2, #15
 80075fa:	fa02 f303 	lsl.w	r3, r2, r3
 80075fe:	43db      	mvns	r3, r3
 8007600:	693a      	ldr	r2, [r7, #16]
 8007602:	4013      	ands	r3, r2
 8007604:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	691a      	ldr	r2, [r3, #16]
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	f003 0307 	and.w	r3, r3, #7
 8007610:	009b      	lsls	r3, r3, #2
 8007612:	fa02 f303 	lsl.w	r3, r2, r3
 8007616:	693a      	ldr	r2, [r7, #16]
 8007618:	4313      	orrs	r3, r2
 800761a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	08da      	lsrs	r2, r3, #3
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	3208      	adds	r2, #8
 8007624:	6939      	ldr	r1, [r7, #16]
 8007626:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	005b      	lsls	r3, r3, #1
 8007634:	2203      	movs	r2, #3
 8007636:	fa02 f303 	lsl.w	r3, r2, r3
 800763a:	43db      	mvns	r3, r3
 800763c:	693a      	ldr	r2, [r7, #16]
 800763e:	4013      	ands	r3, r2
 8007640:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	f003 0203 	and.w	r2, r3, #3
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	005b      	lsls	r3, r3, #1
 800764e:	fa02 f303 	lsl.w	r3, r2, r3
 8007652:	693a      	ldr	r2, [r7, #16]
 8007654:	4313      	orrs	r3, r2
 8007656:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	693a      	ldr	r2, [r7, #16]
 800765c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	685b      	ldr	r3, [r3, #4]
 8007662:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007666:	2b00      	cmp	r3, #0
 8007668:	f000 8094 	beq.w	8007794 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800766c:	4b52      	ldr	r3, [pc, #328]	@ (80077b8 <HAL_GPIO_Init+0x2c0>)
 800766e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007670:	4a51      	ldr	r2, [pc, #324]	@ (80077b8 <HAL_GPIO_Init+0x2c0>)
 8007672:	f043 0301 	orr.w	r3, r3, #1
 8007676:	6613      	str	r3, [r2, #96]	@ 0x60
 8007678:	4b4f      	ldr	r3, [pc, #316]	@ (80077b8 <HAL_GPIO_Init+0x2c0>)
 800767a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800767c:	f003 0301 	and.w	r3, r3, #1
 8007680:	60bb      	str	r3, [r7, #8]
 8007682:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8007684:	4a4d      	ldr	r2, [pc, #308]	@ (80077bc <HAL_GPIO_Init+0x2c4>)
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	089b      	lsrs	r3, r3, #2
 800768a:	3302      	adds	r3, #2
 800768c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007690:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	f003 0303 	and.w	r3, r3, #3
 8007698:	009b      	lsls	r3, r3, #2
 800769a:	220f      	movs	r2, #15
 800769c:	fa02 f303 	lsl.w	r3, r2, r3
 80076a0:	43db      	mvns	r3, r3
 80076a2:	693a      	ldr	r2, [r7, #16]
 80076a4:	4013      	ands	r3, r2
 80076a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80076ae:	d00d      	beq.n	80076cc <HAL_GPIO_Init+0x1d4>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	4a43      	ldr	r2, [pc, #268]	@ (80077c0 <HAL_GPIO_Init+0x2c8>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d007      	beq.n	80076c8 <HAL_GPIO_Init+0x1d0>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	4a42      	ldr	r2, [pc, #264]	@ (80077c4 <HAL_GPIO_Init+0x2cc>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d101      	bne.n	80076c4 <HAL_GPIO_Init+0x1cc>
 80076c0:	2302      	movs	r3, #2
 80076c2:	e004      	b.n	80076ce <HAL_GPIO_Init+0x1d6>
 80076c4:	2307      	movs	r3, #7
 80076c6:	e002      	b.n	80076ce <HAL_GPIO_Init+0x1d6>
 80076c8:	2301      	movs	r3, #1
 80076ca:	e000      	b.n	80076ce <HAL_GPIO_Init+0x1d6>
 80076cc:	2300      	movs	r3, #0
 80076ce:	697a      	ldr	r2, [r7, #20]
 80076d0:	f002 0203 	and.w	r2, r2, #3
 80076d4:	0092      	lsls	r2, r2, #2
 80076d6:	4093      	lsls	r3, r2
 80076d8:	693a      	ldr	r2, [r7, #16]
 80076da:	4313      	orrs	r3, r2
 80076dc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80076de:	4937      	ldr	r1, [pc, #220]	@ (80077bc <HAL_GPIO_Init+0x2c4>)
 80076e0:	697b      	ldr	r3, [r7, #20]
 80076e2:	089b      	lsrs	r3, r3, #2
 80076e4:	3302      	adds	r3, #2
 80076e6:	693a      	ldr	r2, [r7, #16]
 80076e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80076ec:	4b36      	ldr	r3, [pc, #216]	@ (80077c8 <HAL_GPIO_Init+0x2d0>)
 80076ee:	689b      	ldr	r3, [r3, #8]
 80076f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	43db      	mvns	r3, r3
 80076f6:	693a      	ldr	r2, [r7, #16]
 80076f8:	4013      	ands	r3, r2
 80076fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	685b      	ldr	r3, [r3, #4]
 8007700:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007704:	2b00      	cmp	r3, #0
 8007706:	d003      	beq.n	8007710 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8007708:	693a      	ldr	r2, [r7, #16]
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	4313      	orrs	r3, r2
 800770e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007710:	4a2d      	ldr	r2, [pc, #180]	@ (80077c8 <HAL_GPIO_Init+0x2d0>)
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007716:	4b2c      	ldr	r3, [pc, #176]	@ (80077c8 <HAL_GPIO_Init+0x2d0>)
 8007718:	68db      	ldr	r3, [r3, #12]
 800771a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	43db      	mvns	r3, r3
 8007720:	693a      	ldr	r2, [r7, #16]
 8007722:	4013      	ands	r3, r2
 8007724:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	685b      	ldr	r3, [r3, #4]
 800772a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800772e:	2b00      	cmp	r3, #0
 8007730:	d003      	beq.n	800773a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8007732:	693a      	ldr	r2, [r7, #16]
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	4313      	orrs	r3, r2
 8007738:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800773a:	4a23      	ldr	r2, [pc, #140]	@ (80077c8 <HAL_GPIO_Init+0x2d0>)
 800773c:	693b      	ldr	r3, [r7, #16]
 800773e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8007740:	4b21      	ldr	r3, [pc, #132]	@ (80077c8 <HAL_GPIO_Init+0x2d0>)
 8007742:	685b      	ldr	r3, [r3, #4]
 8007744:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	43db      	mvns	r3, r3
 800774a:	693a      	ldr	r2, [r7, #16]
 800774c:	4013      	ands	r3, r2
 800774e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	685b      	ldr	r3, [r3, #4]
 8007754:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007758:	2b00      	cmp	r3, #0
 800775a:	d003      	beq.n	8007764 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 800775c:	693a      	ldr	r2, [r7, #16]
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	4313      	orrs	r3, r2
 8007762:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007764:	4a18      	ldr	r2, [pc, #96]	@ (80077c8 <HAL_GPIO_Init+0x2d0>)
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800776a:	4b17      	ldr	r3, [pc, #92]	@ (80077c8 <HAL_GPIO_Init+0x2d0>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	43db      	mvns	r3, r3
 8007774:	693a      	ldr	r2, [r7, #16]
 8007776:	4013      	ands	r3, r2
 8007778:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007782:	2b00      	cmp	r3, #0
 8007784:	d003      	beq.n	800778e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8007786:	693a      	ldr	r2, [r7, #16]
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	4313      	orrs	r3, r2
 800778c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800778e:	4a0e      	ldr	r2, [pc, #56]	@ (80077c8 <HAL_GPIO_Init+0x2d0>)
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007794:	697b      	ldr	r3, [r7, #20]
 8007796:	3301      	adds	r3, #1
 8007798:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	681a      	ldr	r2, [r3, #0]
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	fa22 f303 	lsr.w	r3, r2, r3
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	f47f aeaf 	bne.w	8007508 <HAL_GPIO_Init+0x10>
  }
}
 80077aa:	bf00      	nop
 80077ac:	bf00      	nop
 80077ae:	371c      	adds	r7, #28
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr
 80077b8:	40021000 	.word	0x40021000
 80077bc:	40010000 	.word	0x40010000
 80077c0:	48000400 	.word	0x48000400
 80077c4:	48000800 	.word	0x48000800
 80077c8:	40010400 	.word	0x40010400

080077cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b083      	sub	sp, #12
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	460b      	mov	r3, r1
 80077d6:	807b      	strh	r3, [r7, #2]
 80077d8:	4613      	mov	r3, r2
 80077da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80077dc:	787b      	ldrb	r3, [r7, #1]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d003      	beq.n	80077ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80077e2:	887a      	ldrh	r2, [r7, #2]
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80077e8:	e002      	b.n	80077f0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80077ea:	887a      	ldrh	r2, [r7, #2]
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80077f0:	bf00      	nop
 80077f2:	370c      	adds	r7, #12
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr

080077fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b082      	sub	sp, #8
 8007800:	af00      	add	r7, sp, #0
 8007802:	4603      	mov	r3, r0
 8007804:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007806:	4b08      	ldr	r3, [pc, #32]	@ (8007828 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007808:	695a      	ldr	r2, [r3, #20]
 800780a:	88fb      	ldrh	r3, [r7, #6]
 800780c:	4013      	ands	r3, r2
 800780e:	2b00      	cmp	r3, #0
 8007810:	d006      	beq.n	8007820 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007812:	4a05      	ldr	r2, [pc, #20]	@ (8007828 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007814:	88fb      	ldrh	r3, [r7, #6]
 8007816:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007818:	88fb      	ldrh	r3, [r7, #6]
 800781a:	4618      	mov	r0, r3
 800781c:	f7f9 fd7e 	bl	800131c <HAL_GPIO_EXTI_Callback>
  }
}
 8007820:	bf00      	nop
 8007822:	3708      	adds	r7, #8
 8007824:	46bd      	mov	sp, r7
 8007826:	bd80      	pop	{r7, pc}
 8007828:	40010400 	.word	0x40010400

0800782c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800782c:	b480      	push	{r7}
 800782e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8007830:	4b04      	ldr	r3, [pc, #16]	@ (8007844 <HAL_PWREx_GetVoltageRange+0x18>)
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8007838:	4618      	mov	r0, r3
 800783a:	46bd      	mov	sp, r7
 800783c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007840:	4770      	bx	lr
 8007842:	bf00      	nop
 8007844:	40007000 	.word	0x40007000

08007848 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007848:	b480      	push	{r7}
 800784a:	b085      	sub	sp, #20
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007856:	d130      	bne.n	80078ba <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8007858:	4b23      	ldr	r3, [pc, #140]	@ (80078e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007860:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007864:	d038      	beq.n	80078d8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007866:	4b20      	ldr	r3, [pc, #128]	@ (80078e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800786e:	4a1e      	ldr	r2, [pc, #120]	@ (80078e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007870:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007874:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007876:	4b1d      	ldr	r3, [pc, #116]	@ (80078ec <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	2232      	movs	r2, #50	@ 0x32
 800787c:	fb02 f303 	mul.w	r3, r2, r3
 8007880:	4a1b      	ldr	r2, [pc, #108]	@ (80078f0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8007882:	fba2 2303 	umull	r2, r3, r2, r3
 8007886:	0c9b      	lsrs	r3, r3, #18
 8007888:	3301      	adds	r3, #1
 800788a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800788c:	e002      	b.n	8007894 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	3b01      	subs	r3, #1
 8007892:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007894:	4b14      	ldr	r3, [pc, #80]	@ (80078e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007896:	695b      	ldr	r3, [r3, #20]
 8007898:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800789c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078a0:	d102      	bne.n	80078a8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d1f2      	bne.n	800788e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80078a8:	4b0f      	ldr	r3, [pc, #60]	@ (80078e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80078aa:	695b      	ldr	r3, [r3, #20]
 80078ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078b4:	d110      	bne.n	80078d8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80078b6:	2303      	movs	r3, #3
 80078b8:	e00f      	b.n	80078da <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80078ba:	4b0b      	ldr	r3, [pc, #44]	@ (80078e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80078c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078c6:	d007      	beq.n	80078d8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80078c8:	4b07      	ldr	r3, [pc, #28]	@ (80078e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80078d0:	4a05      	ldr	r2, [pc, #20]	@ (80078e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80078d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80078d6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80078d8:	2300      	movs	r3, #0
}
 80078da:	4618      	mov	r0, r3
 80078dc:	3714      	adds	r7, #20
 80078de:	46bd      	mov	sp, r7
 80078e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e4:	4770      	bx	lr
 80078e6:	bf00      	nop
 80078e8:	40007000 	.word	0x40007000
 80078ec:	20000000 	.word	0x20000000
 80078f0:	431bde83 	.word	0x431bde83

080078f4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b088      	sub	sp, #32
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d102      	bne.n	8007908 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007902:	2301      	movs	r3, #1
 8007904:	f000 bc02 	b.w	800810c <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007908:	4b96      	ldr	r3, [pc, #600]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 800790a:	689b      	ldr	r3, [r3, #8]
 800790c:	f003 030c 	and.w	r3, r3, #12
 8007910:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007912:	4b94      	ldr	r3, [pc, #592]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007914:	68db      	ldr	r3, [r3, #12]
 8007916:	f003 0303 	and.w	r3, r3, #3
 800791a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f003 0310 	and.w	r3, r3, #16
 8007924:	2b00      	cmp	r3, #0
 8007926:	f000 80e4 	beq.w	8007af2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800792a:	69bb      	ldr	r3, [r7, #24]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d007      	beq.n	8007940 <HAL_RCC_OscConfig+0x4c>
 8007930:	69bb      	ldr	r3, [r7, #24]
 8007932:	2b0c      	cmp	r3, #12
 8007934:	f040 808b 	bne.w	8007a4e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	2b01      	cmp	r3, #1
 800793c:	f040 8087 	bne.w	8007a4e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007940:	4b88      	ldr	r3, [pc, #544]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f003 0302 	and.w	r3, r3, #2
 8007948:	2b00      	cmp	r3, #0
 800794a:	d005      	beq.n	8007958 <HAL_RCC_OscConfig+0x64>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	699b      	ldr	r3, [r3, #24]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d101      	bne.n	8007958 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8007954:	2301      	movs	r3, #1
 8007956:	e3d9      	b.n	800810c <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6a1a      	ldr	r2, [r3, #32]
 800795c:	4b81      	ldr	r3, [pc, #516]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f003 0308 	and.w	r3, r3, #8
 8007964:	2b00      	cmp	r3, #0
 8007966:	d004      	beq.n	8007972 <HAL_RCC_OscConfig+0x7e>
 8007968:	4b7e      	ldr	r3, [pc, #504]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007970:	e005      	b.n	800797e <HAL_RCC_OscConfig+0x8a>
 8007972:	4b7c      	ldr	r3, [pc, #496]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007974:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007978:	091b      	lsrs	r3, r3, #4
 800797a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800797e:	4293      	cmp	r3, r2
 8007980:	d223      	bcs.n	80079ca <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6a1b      	ldr	r3, [r3, #32]
 8007986:	4618      	mov	r0, r3
 8007988:	f000 fd54 	bl	8008434 <RCC_SetFlashLatencyFromMSIRange>
 800798c:	4603      	mov	r3, r0
 800798e:	2b00      	cmp	r3, #0
 8007990:	d001      	beq.n	8007996 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8007992:	2301      	movs	r3, #1
 8007994:	e3ba      	b.n	800810c <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007996:	4b73      	ldr	r3, [pc, #460]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	4a72      	ldr	r2, [pc, #456]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 800799c:	f043 0308 	orr.w	r3, r3, #8
 80079a0:	6013      	str	r3, [r2, #0]
 80079a2:	4b70      	ldr	r3, [pc, #448]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6a1b      	ldr	r3, [r3, #32]
 80079ae:	496d      	ldr	r1, [pc, #436]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 80079b0:	4313      	orrs	r3, r2
 80079b2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80079b4:	4b6b      	ldr	r3, [pc, #428]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	69db      	ldr	r3, [r3, #28]
 80079c0:	021b      	lsls	r3, r3, #8
 80079c2:	4968      	ldr	r1, [pc, #416]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 80079c4:	4313      	orrs	r3, r2
 80079c6:	604b      	str	r3, [r1, #4]
 80079c8:	e025      	b.n	8007a16 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80079ca:	4b66      	ldr	r3, [pc, #408]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	4a65      	ldr	r2, [pc, #404]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 80079d0:	f043 0308 	orr.w	r3, r3, #8
 80079d4:	6013      	str	r3, [r2, #0]
 80079d6:	4b63      	ldr	r3, [pc, #396]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6a1b      	ldr	r3, [r3, #32]
 80079e2:	4960      	ldr	r1, [pc, #384]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 80079e4:	4313      	orrs	r3, r2
 80079e6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80079e8:	4b5e      	ldr	r3, [pc, #376]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 80079ea:	685b      	ldr	r3, [r3, #4]
 80079ec:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	69db      	ldr	r3, [r3, #28]
 80079f4:	021b      	lsls	r3, r3, #8
 80079f6:	495b      	ldr	r1, [pc, #364]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 80079f8:	4313      	orrs	r3, r2
 80079fa:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80079fc:	69bb      	ldr	r3, [r7, #24]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d109      	bne.n	8007a16 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6a1b      	ldr	r3, [r3, #32]
 8007a06:	4618      	mov	r0, r3
 8007a08:	f000 fd14 	bl	8008434 <RCC_SetFlashLatencyFromMSIRange>
 8007a0c:	4603      	mov	r3, r0
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d001      	beq.n	8007a16 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8007a12:	2301      	movs	r3, #1
 8007a14:	e37a      	b.n	800810c <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007a16:	f000 fc81 	bl	800831c <HAL_RCC_GetSysClockFreq>
 8007a1a:	4602      	mov	r2, r0
 8007a1c:	4b51      	ldr	r3, [pc, #324]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007a1e:	689b      	ldr	r3, [r3, #8]
 8007a20:	091b      	lsrs	r3, r3, #4
 8007a22:	f003 030f 	and.w	r3, r3, #15
 8007a26:	4950      	ldr	r1, [pc, #320]	@ (8007b68 <HAL_RCC_OscConfig+0x274>)
 8007a28:	5ccb      	ldrb	r3, [r1, r3]
 8007a2a:	f003 031f 	and.w	r3, r3, #31
 8007a2e:	fa22 f303 	lsr.w	r3, r2, r3
 8007a32:	4a4e      	ldr	r2, [pc, #312]	@ (8007b6c <HAL_RCC_OscConfig+0x278>)
 8007a34:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8007a36:	4b4e      	ldr	r3, [pc, #312]	@ (8007b70 <HAL_RCC_OscConfig+0x27c>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	f7fe f85c 	bl	8005af8 <HAL_InitTick>
 8007a40:	4603      	mov	r3, r0
 8007a42:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8007a44:	7bfb      	ldrb	r3, [r7, #15]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d052      	beq.n	8007af0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8007a4a:	7bfb      	ldrb	r3, [r7, #15]
 8007a4c:	e35e      	b.n	800810c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	699b      	ldr	r3, [r3, #24]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d032      	beq.n	8007abc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007a56:	4b43      	ldr	r3, [pc, #268]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	4a42      	ldr	r2, [pc, #264]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007a5c:	f043 0301 	orr.w	r3, r3, #1
 8007a60:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007a62:	f7fe f899 	bl	8005b98 <HAL_GetTick>
 8007a66:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007a68:	e008      	b.n	8007a7c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007a6a:	f7fe f895 	bl	8005b98 <HAL_GetTick>
 8007a6e:	4602      	mov	r2, r0
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	1ad3      	subs	r3, r2, r3
 8007a74:	2b02      	cmp	r3, #2
 8007a76:	d901      	bls.n	8007a7c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8007a78:	2303      	movs	r3, #3
 8007a7a:	e347      	b.n	800810c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007a7c:	4b39      	ldr	r3, [pc, #228]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f003 0302 	and.w	r3, r3, #2
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d0f0      	beq.n	8007a6a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007a88:	4b36      	ldr	r3, [pc, #216]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	4a35      	ldr	r2, [pc, #212]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007a8e:	f043 0308 	orr.w	r3, r3, #8
 8007a92:	6013      	str	r3, [r2, #0]
 8007a94:	4b33      	ldr	r3, [pc, #204]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6a1b      	ldr	r3, [r3, #32]
 8007aa0:	4930      	ldr	r1, [pc, #192]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007aa2:	4313      	orrs	r3, r2
 8007aa4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007aa6:	4b2f      	ldr	r3, [pc, #188]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	69db      	ldr	r3, [r3, #28]
 8007ab2:	021b      	lsls	r3, r3, #8
 8007ab4:	492b      	ldr	r1, [pc, #172]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007ab6:	4313      	orrs	r3, r2
 8007ab8:	604b      	str	r3, [r1, #4]
 8007aba:	e01a      	b.n	8007af2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007abc:	4b29      	ldr	r3, [pc, #164]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	4a28      	ldr	r2, [pc, #160]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007ac2:	f023 0301 	bic.w	r3, r3, #1
 8007ac6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007ac8:	f7fe f866 	bl	8005b98 <HAL_GetTick>
 8007acc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007ace:	e008      	b.n	8007ae2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007ad0:	f7fe f862 	bl	8005b98 <HAL_GetTick>
 8007ad4:	4602      	mov	r2, r0
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	1ad3      	subs	r3, r2, r3
 8007ada:	2b02      	cmp	r3, #2
 8007adc:	d901      	bls.n	8007ae2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8007ade:	2303      	movs	r3, #3
 8007ae0:	e314      	b.n	800810c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007ae2:	4b20      	ldr	r3, [pc, #128]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f003 0302 	and.w	r3, r3, #2
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d1f0      	bne.n	8007ad0 <HAL_RCC_OscConfig+0x1dc>
 8007aee:	e000      	b.n	8007af2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007af0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f003 0301 	and.w	r3, r3, #1
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d073      	beq.n	8007be6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8007afe:	69bb      	ldr	r3, [r7, #24]
 8007b00:	2b08      	cmp	r3, #8
 8007b02:	d005      	beq.n	8007b10 <HAL_RCC_OscConfig+0x21c>
 8007b04:	69bb      	ldr	r3, [r7, #24]
 8007b06:	2b0c      	cmp	r3, #12
 8007b08:	d10e      	bne.n	8007b28 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	2b03      	cmp	r3, #3
 8007b0e:	d10b      	bne.n	8007b28 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b10:	4b14      	ldr	r3, [pc, #80]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d063      	beq.n	8007be4 <HAL_RCC_OscConfig+0x2f0>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d15f      	bne.n	8007be4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8007b24:	2301      	movs	r3, #1
 8007b26:	e2f1      	b.n	800810c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	685b      	ldr	r3, [r3, #4]
 8007b2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b30:	d106      	bne.n	8007b40 <HAL_RCC_OscConfig+0x24c>
 8007b32:	4b0c      	ldr	r3, [pc, #48]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4a0b      	ldr	r2, [pc, #44]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007b38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b3c:	6013      	str	r3, [r2, #0]
 8007b3e:	e025      	b.n	8007b8c <HAL_RCC_OscConfig+0x298>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	685b      	ldr	r3, [r3, #4]
 8007b44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007b48:	d114      	bne.n	8007b74 <HAL_RCC_OscConfig+0x280>
 8007b4a:	4b06      	ldr	r3, [pc, #24]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	4a05      	ldr	r2, [pc, #20]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007b50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007b54:	6013      	str	r3, [r2, #0]
 8007b56:	4b03      	ldr	r3, [pc, #12]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	4a02      	ldr	r2, [pc, #8]	@ (8007b64 <HAL_RCC_OscConfig+0x270>)
 8007b5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b60:	6013      	str	r3, [r2, #0]
 8007b62:	e013      	b.n	8007b8c <HAL_RCC_OscConfig+0x298>
 8007b64:	40021000 	.word	0x40021000
 8007b68:	0800ad50 	.word	0x0800ad50
 8007b6c:	20000000 	.word	0x20000000
 8007b70:	20000004 	.word	0x20000004
 8007b74:	4ba0      	ldr	r3, [pc, #640]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	4a9f      	ldr	r2, [pc, #636]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007b7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007b7e:	6013      	str	r3, [r2, #0]
 8007b80:	4b9d      	ldr	r3, [pc, #628]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4a9c      	ldr	r2, [pc, #624]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007b86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007b8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	685b      	ldr	r3, [r3, #4]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d013      	beq.n	8007bbc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b94:	f7fe f800 	bl	8005b98 <HAL_GetTick>
 8007b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007b9a:	e008      	b.n	8007bae <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007b9c:	f7fd fffc 	bl	8005b98 <HAL_GetTick>
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	693b      	ldr	r3, [r7, #16]
 8007ba4:	1ad3      	subs	r3, r2, r3
 8007ba6:	2b64      	cmp	r3, #100	@ 0x64
 8007ba8:	d901      	bls.n	8007bae <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8007baa:	2303      	movs	r3, #3
 8007bac:	e2ae      	b.n	800810c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007bae:	4b92      	ldr	r3, [pc, #584]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d0f0      	beq.n	8007b9c <HAL_RCC_OscConfig+0x2a8>
 8007bba:	e014      	b.n	8007be6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bbc:	f7fd ffec 	bl	8005b98 <HAL_GetTick>
 8007bc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007bc2:	e008      	b.n	8007bd6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007bc4:	f7fd ffe8 	bl	8005b98 <HAL_GetTick>
 8007bc8:	4602      	mov	r2, r0
 8007bca:	693b      	ldr	r3, [r7, #16]
 8007bcc:	1ad3      	subs	r3, r2, r3
 8007bce:	2b64      	cmp	r3, #100	@ 0x64
 8007bd0:	d901      	bls.n	8007bd6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8007bd2:	2303      	movs	r3, #3
 8007bd4:	e29a      	b.n	800810c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007bd6:	4b88      	ldr	r3, [pc, #544]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d1f0      	bne.n	8007bc4 <HAL_RCC_OscConfig+0x2d0>
 8007be2:	e000      	b.n	8007be6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007be4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f003 0302 	and.w	r3, r3, #2
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d060      	beq.n	8007cb4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8007bf2:	69bb      	ldr	r3, [r7, #24]
 8007bf4:	2b04      	cmp	r3, #4
 8007bf6:	d005      	beq.n	8007c04 <HAL_RCC_OscConfig+0x310>
 8007bf8:	69bb      	ldr	r3, [r7, #24]
 8007bfa:	2b0c      	cmp	r3, #12
 8007bfc:	d119      	bne.n	8007c32 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	2b02      	cmp	r3, #2
 8007c02:	d116      	bne.n	8007c32 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007c04:	4b7c      	ldr	r3, [pc, #496]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d005      	beq.n	8007c1c <HAL_RCC_OscConfig+0x328>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	68db      	ldr	r3, [r3, #12]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d101      	bne.n	8007c1c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8007c18:	2301      	movs	r3, #1
 8007c1a:	e277      	b.n	800810c <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c1c:	4b76      	ldr	r3, [pc, #472]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007c1e:	685b      	ldr	r3, [r3, #4]
 8007c20:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	691b      	ldr	r3, [r3, #16]
 8007c28:	061b      	lsls	r3, r3, #24
 8007c2a:	4973      	ldr	r1, [pc, #460]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007c30:	e040      	b.n	8007cb4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	68db      	ldr	r3, [r3, #12]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d023      	beq.n	8007c82 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007c3a:	4b6f      	ldr	r3, [pc, #444]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a6e      	ldr	r2, [pc, #440]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007c40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c46:	f7fd ffa7 	bl	8005b98 <HAL_GetTick>
 8007c4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007c4c:	e008      	b.n	8007c60 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007c4e:	f7fd ffa3 	bl	8005b98 <HAL_GetTick>
 8007c52:	4602      	mov	r2, r0
 8007c54:	693b      	ldr	r3, [r7, #16]
 8007c56:	1ad3      	subs	r3, r2, r3
 8007c58:	2b02      	cmp	r3, #2
 8007c5a:	d901      	bls.n	8007c60 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8007c5c:	2303      	movs	r3, #3
 8007c5e:	e255      	b.n	800810c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007c60:	4b65      	ldr	r3, [pc, #404]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d0f0      	beq.n	8007c4e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c6c:	4b62      	ldr	r3, [pc, #392]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007c6e:	685b      	ldr	r3, [r3, #4]
 8007c70:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	691b      	ldr	r3, [r3, #16]
 8007c78:	061b      	lsls	r3, r3, #24
 8007c7a:	495f      	ldr	r1, [pc, #380]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	604b      	str	r3, [r1, #4]
 8007c80:	e018      	b.n	8007cb4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007c82:	4b5d      	ldr	r3, [pc, #372]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4a5c      	ldr	r2, [pc, #368]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007c88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c8e:	f7fd ff83 	bl	8005b98 <HAL_GetTick>
 8007c92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007c94:	e008      	b.n	8007ca8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007c96:	f7fd ff7f 	bl	8005b98 <HAL_GetTick>
 8007c9a:	4602      	mov	r2, r0
 8007c9c:	693b      	ldr	r3, [r7, #16]
 8007c9e:	1ad3      	subs	r3, r2, r3
 8007ca0:	2b02      	cmp	r3, #2
 8007ca2:	d901      	bls.n	8007ca8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8007ca4:	2303      	movs	r3, #3
 8007ca6:	e231      	b.n	800810c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007ca8:	4b53      	ldr	r3, [pc, #332]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d1f0      	bne.n	8007c96 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f003 0308 	and.w	r3, r3, #8
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d03c      	beq.n	8007d3a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	695b      	ldr	r3, [r3, #20]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d01c      	beq.n	8007d02 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007cc8:	4b4b      	ldr	r3, [pc, #300]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007cca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007cce:	4a4a      	ldr	r2, [pc, #296]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007cd0:	f043 0301 	orr.w	r3, r3, #1
 8007cd4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cd8:	f7fd ff5e 	bl	8005b98 <HAL_GetTick>
 8007cdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007cde:	e008      	b.n	8007cf2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007ce0:	f7fd ff5a 	bl	8005b98 <HAL_GetTick>
 8007ce4:	4602      	mov	r2, r0
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	1ad3      	subs	r3, r2, r3
 8007cea:	2b02      	cmp	r3, #2
 8007cec:	d901      	bls.n	8007cf2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8007cee:	2303      	movs	r3, #3
 8007cf0:	e20c      	b.n	800810c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007cf2:	4b41      	ldr	r3, [pc, #260]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007cf4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007cf8:	f003 0302 	and.w	r3, r3, #2
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d0ef      	beq.n	8007ce0 <HAL_RCC_OscConfig+0x3ec>
 8007d00:	e01b      	b.n	8007d3a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007d02:	4b3d      	ldr	r3, [pc, #244]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007d04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d08:	4a3b      	ldr	r2, [pc, #236]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007d0a:	f023 0301 	bic.w	r3, r3, #1
 8007d0e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d12:	f7fd ff41 	bl	8005b98 <HAL_GetTick>
 8007d16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007d18:	e008      	b.n	8007d2c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007d1a:	f7fd ff3d 	bl	8005b98 <HAL_GetTick>
 8007d1e:	4602      	mov	r2, r0
 8007d20:	693b      	ldr	r3, [r7, #16]
 8007d22:	1ad3      	subs	r3, r2, r3
 8007d24:	2b02      	cmp	r3, #2
 8007d26:	d901      	bls.n	8007d2c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8007d28:	2303      	movs	r3, #3
 8007d2a:	e1ef      	b.n	800810c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007d2c:	4b32      	ldr	r3, [pc, #200]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007d2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d32:	f003 0302 	and.w	r3, r3, #2
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d1ef      	bne.n	8007d1a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f003 0304 	and.w	r3, r3, #4
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	f000 80a6 	beq.w	8007e94 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007d48:	2300      	movs	r3, #0
 8007d4a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8007d4c:	4b2a      	ldr	r3, [pc, #168]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007d4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d10d      	bne.n	8007d74 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d58:	4b27      	ldr	r3, [pc, #156]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007d5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d5c:	4a26      	ldr	r2, [pc, #152]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007d5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d62:	6593      	str	r3, [r2, #88]	@ 0x58
 8007d64:	4b24      	ldr	r3, [pc, #144]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007d66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007d6c:	60bb      	str	r3, [r7, #8]
 8007d6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007d70:	2301      	movs	r3, #1
 8007d72:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007d74:	4b21      	ldr	r3, [pc, #132]	@ (8007dfc <HAL_RCC_OscConfig+0x508>)
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d118      	bne.n	8007db2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007d80:	4b1e      	ldr	r3, [pc, #120]	@ (8007dfc <HAL_RCC_OscConfig+0x508>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4a1d      	ldr	r2, [pc, #116]	@ (8007dfc <HAL_RCC_OscConfig+0x508>)
 8007d86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d8a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007d8c:	f7fd ff04 	bl	8005b98 <HAL_GetTick>
 8007d90:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007d92:	e008      	b.n	8007da6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d94:	f7fd ff00 	bl	8005b98 <HAL_GetTick>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	693b      	ldr	r3, [r7, #16]
 8007d9c:	1ad3      	subs	r3, r2, r3
 8007d9e:	2b02      	cmp	r3, #2
 8007da0:	d901      	bls.n	8007da6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8007da2:	2303      	movs	r3, #3
 8007da4:	e1b2      	b.n	800810c <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007da6:	4b15      	ldr	r3, [pc, #84]	@ (8007dfc <HAL_RCC_OscConfig+0x508>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d0f0      	beq.n	8007d94 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	689b      	ldr	r3, [r3, #8]
 8007db6:	2b01      	cmp	r3, #1
 8007db8:	d108      	bne.n	8007dcc <HAL_RCC_OscConfig+0x4d8>
 8007dba:	4b0f      	ldr	r3, [pc, #60]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dc0:	4a0d      	ldr	r2, [pc, #52]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007dc2:	f043 0301 	orr.w	r3, r3, #1
 8007dc6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007dca:	e029      	b.n	8007e20 <HAL_RCC_OscConfig+0x52c>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	689b      	ldr	r3, [r3, #8]
 8007dd0:	2b05      	cmp	r3, #5
 8007dd2:	d115      	bne.n	8007e00 <HAL_RCC_OscConfig+0x50c>
 8007dd4:	4b08      	ldr	r3, [pc, #32]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dda:	4a07      	ldr	r2, [pc, #28]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007ddc:	f043 0304 	orr.w	r3, r3, #4
 8007de0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007de4:	4b04      	ldr	r3, [pc, #16]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dea:	4a03      	ldr	r2, [pc, #12]	@ (8007df8 <HAL_RCC_OscConfig+0x504>)
 8007dec:	f043 0301 	orr.w	r3, r3, #1
 8007df0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007df4:	e014      	b.n	8007e20 <HAL_RCC_OscConfig+0x52c>
 8007df6:	bf00      	nop
 8007df8:	40021000 	.word	0x40021000
 8007dfc:	40007000 	.word	0x40007000
 8007e00:	4b9a      	ldr	r3, [pc, #616]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8007e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e06:	4a99      	ldr	r2, [pc, #612]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8007e08:	f023 0301 	bic.w	r3, r3, #1
 8007e0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007e10:	4b96      	ldr	r3, [pc, #600]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8007e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e16:	4a95      	ldr	r2, [pc, #596]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8007e18:	f023 0304 	bic.w	r3, r3, #4
 8007e1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	689b      	ldr	r3, [r3, #8]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d016      	beq.n	8007e56 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e28:	f7fd feb6 	bl	8005b98 <HAL_GetTick>
 8007e2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e2e:	e00a      	b.n	8007e46 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e30:	f7fd feb2 	bl	8005b98 <HAL_GetTick>
 8007e34:	4602      	mov	r2, r0
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	1ad3      	subs	r3, r2, r3
 8007e3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d901      	bls.n	8007e46 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8007e42:	2303      	movs	r3, #3
 8007e44:	e162      	b.n	800810c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e46:	4b89      	ldr	r3, [pc, #548]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8007e48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e4c:	f003 0302 	and.w	r3, r3, #2
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d0ed      	beq.n	8007e30 <HAL_RCC_OscConfig+0x53c>
 8007e54:	e015      	b.n	8007e82 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e56:	f7fd fe9f 	bl	8005b98 <HAL_GetTick>
 8007e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007e5c:	e00a      	b.n	8007e74 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e5e:	f7fd fe9b 	bl	8005b98 <HAL_GetTick>
 8007e62:	4602      	mov	r2, r0
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	1ad3      	subs	r3, r2, r3
 8007e68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d901      	bls.n	8007e74 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8007e70:	2303      	movs	r3, #3
 8007e72:	e14b      	b.n	800810c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007e74:	4b7d      	ldr	r3, [pc, #500]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8007e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e7a:	f003 0302 	and.w	r3, r3, #2
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d1ed      	bne.n	8007e5e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007e82:	7ffb      	ldrb	r3, [r7, #31]
 8007e84:	2b01      	cmp	r3, #1
 8007e86:	d105      	bne.n	8007e94 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e88:	4b78      	ldr	r3, [pc, #480]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8007e8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e8c:	4a77      	ldr	r2, [pc, #476]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8007e8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007e92:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f003 0320 	and.w	r3, r3, #32
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d03c      	beq.n	8007f1a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d01c      	beq.n	8007ee2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007ea8:	4b70      	ldr	r3, [pc, #448]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8007eaa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007eae:	4a6f      	ldr	r2, [pc, #444]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8007eb0:	f043 0301 	orr.w	r3, r3, #1
 8007eb4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007eb8:	f7fd fe6e 	bl	8005b98 <HAL_GetTick>
 8007ebc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007ebe:	e008      	b.n	8007ed2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007ec0:	f7fd fe6a 	bl	8005b98 <HAL_GetTick>
 8007ec4:	4602      	mov	r2, r0
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	1ad3      	subs	r3, r2, r3
 8007eca:	2b02      	cmp	r3, #2
 8007ecc:	d901      	bls.n	8007ed2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8007ece:	2303      	movs	r3, #3
 8007ed0:	e11c      	b.n	800810c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007ed2:	4b66      	ldr	r3, [pc, #408]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8007ed4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007ed8:	f003 0302 	and.w	r3, r3, #2
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d0ef      	beq.n	8007ec0 <HAL_RCC_OscConfig+0x5cc>
 8007ee0:	e01b      	b.n	8007f1a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007ee2:	4b62      	ldr	r3, [pc, #392]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8007ee4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007ee8:	4a60      	ldr	r2, [pc, #384]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8007eea:	f023 0301 	bic.w	r3, r3, #1
 8007eee:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ef2:	f7fd fe51 	bl	8005b98 <HAL_GetTick>
 8007ef6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007ef8:	e008      	b.n	8007f0c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007efa:	f7fd fe4d 	bl	8005b98 <HAL_GetTick>
 8007efe:	4602      	mov	r2, r0
 8007f00:	693b      	ldr	r3, [r7, #16]
 8007f02:	1ad3      	subs	r3, r2, r3
 8007f04:	2b02      	cmp	r3, #2
 8007f06:	d901      	bls.n	8007f0c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8007f08:	2303      	movs	r3, #3
 8007f0a:	e0ff      	b.n	800810c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007f0c:	4b57      	ldr	r3, [pc, #348]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8007f0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007f12:	f003 0302 	and.w	r3, r3, #2
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d1ef      	bne.n	8007efa <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	f000 80f3 	beq.w	800810a <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f28:	2b02      	cmp	r3, #2
 8007f2a:	f040 80c9 	bne.w	80080c0 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8007f2e:	4b4f      	ldr	r3, [pc, #316]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8007f30:	68db      	ldr	r3, [r3, #12]
 8007f32:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f34:	697b      	ldr	r3, [r7, #20]
 8007f36:	f003 0203 	and.w	r2, r3, #3
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	d12c      	bne.n	8007f9c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007f42:	697b      	ldr	r3, [r7, #20]
 8007f44:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f4c:	3b01      	subs	r3, #1
 8007f4e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f50:	429a      	cmp	r2, r3
 8007f52:	d123      	bne.n	8007f9c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f5e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007f60:	429a      	cmp	r2, r3
 8007f62:	d11b      	bne.n	8007f9c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007f64:	697b      	ldr	r3, [r7, #20]
 8007f66:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f6e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d113      	bne.n	8007f9c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f7e:	085b      	lsrs	r3, r3, #1
 8007f80:	3b01      	subs	r3, #1
 8007f82:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007f84:	429a      	cmp	r2, r3
 8007f86:	d109      	bne.n	8007f9c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007f88:	697b      	ldr	r3, [r7, #20]
 8007f8a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f92:	085b      	lsrs	r3, r3, #1
 8007f94:	3b01      	subs	r3, #1
 8007f96:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007f98:	429a      	cmp	r2, r3
 8007f9a:	d06b      	beq.n	8008074 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007f9c:	69bb      	ldr	r3, [r7, #24]
 8007f9e:	2b0c      	cmp	r3, #12
 8007fa0:	d062      	beq.n	8008068 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007fa2:	4b32      	ldr	r3, [pc, #200]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d001      	beq.n	8007fb2 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	e0ac      	b.n	800810c <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007fb2:	4b2e      	ldr	r3, [pc, #184]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4a2d      	ldr	r2, [pc, #180]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8007fb8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007fbc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007fbe:	f7fd fdeb 	bl	8005b98 <HAL_GetTick>
 8007fc2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007fc4:	e008      	b.n	8007fd8 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007fc6:	f7fd fde7 	bl	8005b98 <HAL_GetTick>
 8007fca:	4602      	mov	r2, r0
 8007fcc:	693b      	ldr	r3, [r7, #16]
 8007fce:	1ad3      	subs	r3, r2, r3
 8007fd0:	2b02      	cmp	r3, #2
 8007fd2:	d901      	bls.n	8007fd8 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8007fd4:	2303      	movs	r3, #3
 8007fd6:	e099      	b.n	800810c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007fd8:	4b24      	ldr	r3, [pc, #144]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d1f0      	bne.n	8007fc6 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007fe4:	4b21      	ldr	r3, [pc, #132]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8007fe6:	68da      	ldr	r2, [r3, #12]
 8007fe8:	4b21      	ldr	r3, [pc, #132]	@ (8008070 <HAL_RCC_OscConfig+0x77c>)
 8007fea:	4013      	ands	r3, r2
 8007fec:	687a      	ldr	r2, [r7, #4]
 8007fee:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8007ff0:	687a      	ldr	r2, [r7, #4]
 8007ff2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007ff4:	3a01      	subs	r2, #1
 8007ff6:	0112      	lsls	r2, r2, #4
 8007ff8:	4311      	orrs	r1, r2
 8007ffa:	687a      	ldr	r2, [r7, #4]
 8007ffc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007ffe:	0212      	lsls	r2, r2, #8
 8008000:	4311      	orrs	r1, r2
 8008002:	687a      	ldr	r2, [r7, #4]
 8008004:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008006:	0852      	lsrs	r2, r2, #1
 8008008:	3a01      	subs	r2, #1
 800800a:	0552      	lsls	r2, r2, #21
 800800c:	4311      	orrs	r1, r2
 800800e:	687a      	ldr	r2, [r7, #4]
 8008010:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8008012:	0852      	lsrs	r2, r2, #1
 8008014:	3a01      	subs	r2, #1
 8008016:	0652      	lsls	r2, r2, #25
 8008018:	4311      	orrs	r1, r2
 800801a:	687a      	ldr	r2, [r7, #4]
 800801c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800801e:	06d2      	lsls	r2, r2, #27
 8008020:	430a      	orrs	r2, r1
 8008022:	4912      	ldr	r1, [pc, #72]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8008024:	4313      	orrs	r3, r2
 8008026:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8008028:	4b10      	ldr	r3, [pc, #64]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a0f      	ldr	r2, [pc, #60]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 800802e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008032:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008034:	4b0d      	ldr	r3, [pc, #52]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 8008036:	68db      	ldr	r3, [r3, #12]
 8008038:	4a0c      	ldr	r2, [pc, #48]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 800803a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800803e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008040:	f7fd fdaa 	bl	8005b98 <HAL_GetTick>
 8008044:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008046:	e008      	b.n	800805a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008048:	f7fd fda6 	bl	8005b98 <HAL_GetTick>
 800804c:	4602      	mov	r2, r0
 800804e:	693b      	ldr	r3, [r7, #16]
 8008050:	1ad3      	subs	r3, r2, r3
 8008052:	2b02      	cmp	r3, #2
 8008054:	d901      	bls.n	800805a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8008056:	2303      	movs	r3, #3
 8008058:	e058      	b.n	800810c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800805a:	4b04      	ldr	r3, [pc, #16]	@ (800806c <HAL_RCC_OscConfig+0x778>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008062:	2b00      	cmp	r3, #0
 8008064:	d0f0      	beq.n	8008048 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008066:	e050      	b.n	800810a <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8008068:	2301      	movs	r3, #1
 800806a:	e04f      	b.n	800810c <HAL_RCC_OscConfig+0x818>
 800806c:	40021000 	.word	0x40021000
 8008070:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008074:	4b27      	ldr	r3, [pc, #156]	@ (8008114 <HAL_RCC_OscConfig+0x820>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800807c:	2b00      	cmp	r3, #0
 800807e:	d144      	bne.n	800810a <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8008080:	4b24      	ldr	r3, [pc, #144]	@ (8008114 <HAL_RCC_OscConfig+0x820>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	4a23      	ldr	r2, [pc, #140]	@ (8008114 <HAL_RCC_OscConfig+0x820>)
 8008086:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800808a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800808c:	4b21      	ldr	r3, [pc, #132]	@ (8008114 <HAL_RCC_OscConfig+0x820>)
 800808e:	68db      	ldr	r3, [r3, #12]
 8008090:	4a20      	ldr	r2, [pc, #128]	@ (8008114 <HAL_RCC_OscConfig+0x820>)
 8008092:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008096:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008098:	f7fd fd7e 	bl	8005b98 <HAL_GetTick>
 800809c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800809e:	e008      	b.n	80080b2 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80080a0:	f7fd fd7a 	bl	8005b98 <HAL_GetTick>
 80080a4:	4602      	mov	r2, r0
 80080a6:	693b      	ldr	r3, [r7, #16]
 80080a8:	1ad3      	subs	r3, r2, r3
 80080aa:	2b02      	cmp	r3, #2
 80080ac:	d901      	bls.n	80080b2 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80080ae:	2303      	movs	r3, #3
 80080b0:	e02c      	b.n	800810c <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80080b2:	4b18      	ldr	r3, [pc, #96]	@ (8008114 <HAL_RCC_OscConfig+0x820>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d0f0      	beq.n	80080a0 <HAL_RCC_OscConfig+0x7ac>
 80080be:	e024      	b.n	800810a <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80080c0:	69bb      	ldr	r3, [r7, #24]
 80080c2:	2b0c      	cmp	r3, #12
 80080c4:	d01f      	beq.n	8008106 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80080c6:	4b13      	ldr	r3, [pc, #76]	@ (8008114 <HAL_RCC_OscConfig+0x820>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4a12      	ldr	r2, [pc, #72]	@ (8008114 <HAL_RCC_OscConfig+0x820>)
 80080cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80080d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080d2:	f7fd fd61 	bl	8005b98 <HAL_GetTick>
 80080d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80080d8:	e008      	b.n	80080ec <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80080da:	f7fd fd5d 	bl	8005b98 <HAL_GetTick>
 80080de:	4602      	mov	r2, r0
 80080e0:	693b      	ldr	r3, [r7, #16]
 80080e2:	1ad3      	subs	r3, r2, r3
 80080e4:	2b02      	cmp	r3, #2
 80080e6:	d901      	bls.n	80080ec <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80080e8:	2303      	movs	r3, #3
 80080ea:	e00f      	b.n	800810c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80080ec:	4b09      	ldr	r3, [pc, #36]	@ (8008114 <HAL_RCC_OscConfig+0x820>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d1f0      	bne.n	80080da <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80080f8:	4b06      	ldr	r3, [pc, #24]	@ (8008114 <HAL_RCC_OscConfig+0x820>)
 80080fa:	68da      	ldr	r2, [r3, #12]
 80080fc:	4905      	ldr	r1, [pc, #20]	@ (8008114 <HAL_RCC_OscConfig+0x820>)
 80080fe:	4b06      	ldr	r3, [pc, #24]	@ (8008118 <HAL_RCC_OscConfig+0x824>)
 8008100:	4013      	ands	r3, r2
 8008102:	60cb      	str	r3, [r1, #12]
 8008104:	e001      	b.n	800810a <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8008106:	2301      	movs	r3, #1
 8008108:	e000      	b.n	800810c <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800810a:	2300      	movs	r3, #0
}
 800810c:	4618      	mov	r0, r3
 800810e:	3720      	adds	r7, #32
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}
 8008114:	40021000 	.word	0x40021000
 8008118:	feeefffc 	.word	0xfeeefffc

0800811c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b084      	sub	sp, #16
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
 8008124:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d101      	bne.n	8008130 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800812c:	2301      	movs	r3, #1
 800812e:	e0e7      	b.n	8008300 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008130:	4b75      	ldr	r3, [pc, #468]	@ (8008308 <HAL_RCC_ClockConfig+0x1ec>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f003 0307 	and.w	r3, r3, #7
 8008138:	683a      	ldr	r2, [r7, #0]
 800813a:	429a      	cmp	r2, r3
 800813c:	d910      	bls.n	8008160 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800813e:	4b72      	ldr	r3, [pc, #456]	@ (8008308 <HAL_RCC_ClockConfig+0x1ec>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f023 0207 	bic.w	r2, r3, #7
 8008146:	4970      	ldr	r1, [pc, #448]	@ (8008308 <HAL_RCC_ClockConfig+0x1ec>)
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	4313      	orrs	r3, r2
 800814c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800814e:	4b6e      	ldr	r3, [pc, #440]	@ (8008308 <HAL_RCC_ClockConfig+0x1ec>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f003 0307 	and.w	r3, r3, #7
 8008156:	683a      	ldr	r2, [r7, #0]
 8008158:	429a      	cmp	r2, r3
 800815a:	d001      	beq.n	8008160 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800815c:	2301      	movs	r3, #1
 800815e:	e0cf      	b.n	8008300 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f003 0302 	and.w	r3, r3, #2
 8008168:	2b00      	cmp	r3, #0
 800816a:	d010      	beq.n	800818e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	689a      	ldr	r2, [r3, #8]
 8008170:	4b66      	ldr	r3, [pc, #408]	@ (800830c <HAL_RCC_ClockConfig+0x1f0>)
 8008172:	689b      	ldr	r3, [r3, #8]
 8008174:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008178:	429a      	cmp	r2, r3
 800817a:	d908      	bls.n	800818e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800817c:	4b63      	ldr	r3, [pc, #396]	@ (800830c <HAL_RCC_ClockConfig+0x1f0>)
 800817e:	689b      	ldr	r3, [r3, #8]
 8008180:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	689b      	ldr	r3, [r3, #8]
 8008188:	4960      	ldr	r1, [pc, #384]	@ (800830c <HAL_RCC_ClockConfig+0x1f0>)
 800818a:	4313      	orrs	r3, r2
 800818c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f003 0301 	and.w	r3, r3, #1
 8008196:	2b00      	cmp	r3, #0
 8008198:	d04c      	beq.n	8008234 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	685b      	ldr	r3, [r3, #4]
 800819e:	2b03      	cmp	r3, #3
 80081a0:	d107      	bne.n	80081b2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80081a2:	4b5a      	ldr	r3, [pc, #360]	@ (800830c <HAL_RCC_ClockConfig+0x1f0>)
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d121      	bne.n	80081f2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80081ae:	2301      	movs	r3, #1
 80081b0:	e0a6      	b.n	8008300 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	2b02      	cmp	r3, #2
 80081b8:	d107      	bne.n	80081ca <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80081ba:	4b54      	ldr	r3, [pc, #336]	@ (800830c <HAL_RCC_ClockConfig+0x1f0>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d115      	bne.n	80081f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80081c6:	2301      	movs	r3, #1
 80081c8:	e09a      	b.n	8008300 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d107      	bne.n	80081e2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80081d2:	4b4e      	ldr	r3, [pc, #312]	@ (800830c <HAL_RCC_ClockConfig+0x1f0>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f003 0302 	and.w	r3, r3, #2
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d109      	bne.n	80081f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80081de:	2301      	movs	r3, #1
 80081e0:	e08e      	b.n	8008300 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80081e2:	4b4a      	ldr	r3, [pc, #296]	@ (800830c <HAL_RCC_ClockConfig+0x1f0>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d101      	bne.n	80081f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80081ee:	2301      	movs	r3, #1
 80081f0:	e086      	b.n	8008300 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80081f2:	4b46      	ldr	r3, [pc, #280]	@ (800830c <HAL_RCC_ClockConfig+0x1f0>)
 80081f4:	689b      	ldr	r3, [r3, #8]
 80081f6:	f023 0203 	bic.w	r2, r3, #3
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	685b      	ldr	r3, [r3, #4]
 80081fe:	4943      	ldr	r1, [pc, #268]	@ (800830c <HAL_RCC_ClockConfig+0x1f0>)
 8008200:	4313      	orrs	r3, r2
 8008202:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008204:	f7fd fcc8 	bl	8005b98 <HAL_GetTick>
 8008208:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800820a:	e00a      	b.n	8008222 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800820c:	f7fd fcc4 	bl	8005b98 <HAL_GetTick>
 8008210:	4602      	mov	r2, r0
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	1ad3      	subs	r3, r2, r3
 8008216:	f241 3288 	movw	r2, #5000	@ 0x1388
 800821a:	4293      	cmp	r3, r2
 800821c:	d901      	bls.n	8008222 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800821e:	2303      	movs	r3, #3
 8008220:	e06e      	b.n	8008300 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008222:	4b3a      	ldr	r3, [pc, #232]	@ (800830c <HAL_RCC_ClockConfig+0x1f0>)
 8008224:	689b      	ldr	r3, [r3, #8]
 8008226:	f003 020c 	and.w	r2, r3, #12
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	009b      	lsls	r3, r3, #2
 8008230:	429a      	cmp	r2, r3
 8008232:	d1eb      	bne.n	800820c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f003 0302 	and.w	r3, r3, #2
 800823c:	2b00      	cmp	r3, #0
 800823e:	d010      	beq.n	8008262 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	689a      	ldr	r2, [r3, #8]
 8008244:	4b31      	ldr	r3, [pc, #196]	@ (800830c <HAL_RCC_ClockConfig+0x1f0>)
 8008246:	689b      	ldr	r3, [r3, #8]
 8008248:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800824c:	429a      	cmp	r2, r3
 800824e:	d208      	bcs.n	8008262 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008250:	4b2e      	ldr	r3, [pc, #184]	@ (800830c <HAL_RCC_ClockConfig+0x1f0>)
 8008252:	689b      	ldr	r3, [r3, #8]
 8008254:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	689b      	ldr	r3, [r3, #8]
 800825c:	492b      	ldr	r1, [pc, #172]	@ (800830c <HAL_RCC_ClockConfig+0x1f0>)
 800825e:	4313      	orrs	r3, r2
 8008260:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008262:	4b29      	ldr	r3, [pc, #164]	@ (8008308 <HAL_RCC_ClockConfig+0x1ec>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f003 0307 	and.w	r3, r3, #7
 800826a:	683a      	ldr	r2, [r7, #0]
 800826c:	429a      	cmp	r2, r3
 800826e:	d210      	bcs.n	8008292 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008270:	4b25      	ldr	r3, [pc, #148]	@ (8008308 <HAL_RCC_ClockConfig+0x1ec>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f023 0207 	bic.w	r2, r3, #7
 8008278:	4923      	ldr	r1, [pc, #140]	@ (8008308 <HAL_RCC_ClockConfig+0x1ec>)
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	4313      	orrs	r3, r2
 800827e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008280:	4b21      	ldr	r3, [pc, #132]	@ (8008308 <HAL_RCC_ClockConfig+0x1ec>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f003 0307 	and.w	r3, r3, #7
 8008288:	683a      	ldr	r2, [r7, #0]
 800828a:	429a      	cmp	r2, r3
 800828c:	d001      	beq.n	8008292 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800828e:	2301      	movs	r3, #1
 8008290:	e036      	b.n	8008300 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f003 0304 	and.w	r3, r3, #4
 800829a:	2b00      	cmp	r3, #0
 800829c:	d008      	beq.n	80082b0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800829e:	4b1b      	ldr	r3, [pc, #108]	@ (800830c <HAL_RCC_ClockConfig+0x1f0>)
 80082a0:	689b      	ldr	r3, [r3, #8]
 80082a2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	68db      	ldr	r3, [r3, #12]
 80082aa:	4918      	ldr	r1, [pc, #96]	@ (800830c <HAL_RCC_ClockConfig+0x1f0>)
 80082ac:	4313      	orrs	r3, r2
 80082ae:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	f003 0308 	and.w	r3, r3, #8
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d009      	beq.n	80082d0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80082bc:	4b13      	ldr	r3, [pc, #76]	@ (800830c <HAL_RCC_ClockConfig+0x1f0>)
 80082be:	689b      	ldr	r3, [r3, #8]
 80082c0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	691b      	ldr	r3, [r3, #16]
 80082c8:	00db      	lsls	r3, r3, #3
 80082ca:	4910      	ldr	r1, [pc, #64]	@ (800830c <HAL_RCC_ClockConfig+0x1f0>)
 80082cc:	4313      	orrs	r3, r2
 80082ce:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80082d0:	f000 f824 	bl	800831c <HAL_RCC_GetSysClockFreq>
 80082d4:	4602      	mov	r2, r0
 80082d6:	4b0d      	ldr	r3, [pc, #52]	@ (800830c <HAL_RCC_ClockConfig+0x1f0>)
 80082d8:	689b      	ldr	r3, [r3, #8]
 80082da:	091b      	lsrs	r3, r3, #4
 80082dc:	f003 030f 	and.w	r3, r3, #15
 80082e0:	490b      	ldr	r1, [pc, #44]	@ (8008310 <HAL_RCC_ClockConfig+0x1f4>)
 80082e2:	5ccb      	ldrb	r3, [r1, r3]
 80082e4:	f003 031f 	and.w	r3, r3, #31
 80082e8:	fa22 f303 	lsr.w	r3, r2, r3
 80082ec:	4a09      	ldr	r2, [pc, #36]	@ (8008314 <HAL_RCC_ClockConfig+0x1f8>)
 80082ee:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80082f0:	4b09      	ldr	r3, [pc, #36]	@ (8008318 <HAL_RCC_ClockConfig+0x1fc>)
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4618      	mov	r0, r3
 80082f6:	f7fd fbff 	bl	8005af8 <HAL_InitTick>
 80082fa:	4603      	mov	r3, r0
 80082fc:	72fb      	strb	r3, [r7, #11]

  return status;
 80082fe:	7afb      	ldrb	r3, [r7, #11]
}
 8008300:	4618      	mov	r0, r3
 8008302:	3710      	adds	r7, #16
 8008304:	46bd      	mov	sp, r7
 8008306:	bd80      	pop	{r7, pc}
 8008308:	40022000 	.word	0x40022000
 800830c:	40021000 	.word	0x40021000
 8008310:	0800ad50 	.word	0x0800ad50
 8008314:	20000000 	.word	0x20000000
 8008318:	20000004 	.word	0x20000004

0800831c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800831c:	b480      	push	{r7}
 800831e:	b089      	sub	sp, #36	@ 0x24
 8008320:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8008322:	2300      	movs	r3, #0
 8008324:	61fb      	str	r3, [r7, #28]
 8008326:	2300      	movs	r3, #0
 8008328:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800832a:	4b3e      	ldr	r3, [pc, #248]	@ (8008424 <HAL_RCC_GetSysClockFreq+0x108>)
 800832c:	689b      	ldr	r3, [r3, #8]
 800832e:	f003 030c 	and.w	r3, r3, #12
 8008332:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008334:	4b3b      	ldr	r3, [pc, #236]	@ (8008424 <HAL_RCC_GetSysClockFreq+0x108>)
 8008336:	68db      	ldr	r3, [r3, #12]
 8008338:	f003 0303 	and.w	r3, r3, #3
 800833c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800833e:	693b      	ldr	r3, [r7, #16]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d005      	beq.n	8008350 <HAL_RCC_GetSysClockFreq+0x34>
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	2b0c      	cmp	r3, #12
 8008348:	d121      	bne.n	800838e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	2b01      	cmp	r3, #1
 800834e:	d11e      	bne.n	800838e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8008350:	4b34      	ldr	r3, [pc, #208]	@ (8008424 <HAL_RCC_GetSysClockFreq+0x108>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f003 0308 	and.w	r3, r3, #8
 8008358:	2b00      	cmp	r3, #0
 800835a:	d107      	bne.n	800836c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800835c:	4b31      	ldr	r3, [pc, #196]	@ (8008424 <HAL_RCC_GetSysClockFreq+0x108>)
 800835e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008362:	0a1b      	lsrs	r3, r3, #8
 8008364:	f003 030f 	and.w	r3, r3, #15
 8008368:	61fb      	str	r3, [r7, #28]
 800836a:	e005      	b.n	8008378 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800836c:	4b2d      	ldr	r3, [pc, #180]	@ (8008424 <HAL_RCC_GetSysClockFreq+0x108>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	091b      	lsrs	r3, r3, #4
 8008372:	f003 030f 	and.w	r3, r3, #15
 8008376:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8008378:	4a2b      	ldr	r2, [pc, #172]	@ (8008428 <HAL_RCC_GetSysClockFreq+0x10c>)
 800837a:	69fb      	ldr	r3, [r7, #28]
 800837c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008380:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008382:	693b      	ldr	r3, [r7, #16]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d10d      	bne.n	80083a4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8008388:	69fb      	ldr	r3, [r7, #28]
 800838a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800838c:	e00a      	b.n	80083a4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	2b04      	cmp	r3, #4
 8008392:	d102      	bne.n	800839a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008394:	4b25      	ldr	r3, [pc, #148]	@ (800842c <HAL_RCC_GetSysClockFreq+0x110>)
 8008396:	61bb      	str	r3, [r7, #24]
 8008398:	e004      	b.n	80083a4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800839a:	693b      	ldr	r3, [r7, #16]
 800839c:	2b08      	cmp	r3, #8
 800839e:	d101      	bne.n	80083a4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80083a0:	4b23      	ldr	r3, [pc, #140]	@ (8008430 <HAL_RCC_GetSysClockFreq+0x114>)
 80083a2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	2b0c      	cmp	r3, #12
 80083a8:	d134      	bne.n	8008414 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80083aa:	4b1e      	ldr	r3, [pc, #120]	@ (8008424 <HAL_RCC_GetSysClockFreq+0x108>)
 80083ac:	68db      	ldr	r3, [r3, #12]
 80083ae:	f003 0303 	and.w	r3, r3, #3
 80083b2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	2b02      	cmp	r3, #2
 80083b8:	d003      	beq.n	80083c2 <HAL_RCC_GetSysClockFreq+0xa6>
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	2b03      	cmp	r3, #3
 80083be:	d003      	beq.n	80083c8 <HAL_RCC_GetSysClockFreq+0xac>
 80083c0:	e005      	b.n	80083ce <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80083c2:	4b1a      	ldr	r3, [pc, #104]	@ (800842c <HAL_RCC_GetSysClockFreq+0x110>)
 80083c4:	617b      	str	r3, [r7, #20]
      break;
 80083c6:	e005      	b.n	80083d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80083c8:	4b19      	ldr	r3, [pc, #100]	@ (8008430 <HAL_RCC_GetSysClockFreq+0x114>)
 80083ca:	617b      	str	r3, [r7, #20]
      break;
 80083cc:	e002      	b.n	80083d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80083ce:	69fb      	ldr	r3, [r7, #28]
 80083d0:	617b      	str	r3, [r7, #20]
      break;
 80083d2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80083d4:	4b13      	ldr	r3, [pc, #76]	@ (8008424 <HAL_RCC_GetSysClockFreq+0x108>)
 80083d6:	68db      	ldr	r3, [r3, #12]
 80083d8:	091b      	lsrs	r3, r3, #4
 80083da:	f003 0307 	and.w	r3, r3, #7
 80083de:	3301      	adds	r3, #1
 80083e0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80083e2:	4b10      	ldr	r3, [pc, #64]	@ (8008424 <HAL_RCC_GetSysClockFreq+0x108>)
 80083e4:	68db      	ldr	r3, [r3, #12]
 80083e6:	0a1b      	lsrs	r3, r3, #8
 80083e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083ec:	697a      	ldr	r2, [r7, #20]
 80083ee:	fb03 f202 	mul.w	r2, r3, r2
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80083f8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80083fa:	4b0a      	ldr	r3, [pc, #40]	@ (8008424 <HAL_RCC_GetSysClockFreq+0x108>)
 80083fc:	68db      	ldr	r3, [r3, #12]
 80083fe:	0e5b      	lsrs	r3, r3, #25
 8008400:	f003 0303 	and.w	r3, r3, #3
 8008404:	3301      	adds	r3, #1
 8008406:	005b      	lsls	r3, r3, #1
 8008408:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800840a:	697a      	ldr	r2, [r7, #20]
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008412:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8008414:	69bb      	ldr	r3, [r7, #24]
}
 8008416:	4618      	mov	r0, r3
 8008418:	3724      	adds	r7, #36	@ 0x24
 800841a:	46bd      	mov	sp, r7
 800841c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008420:	4770      	bx	lr
 8008422:	bf00      	nop
 8008424:	40021000 	.word	0x40021000
 8008428:	0800ad60 	.word	0x0800ad60
 800842c:	00f42400 	.word	0x00f42400
 8008430:	007a1200 	.word	0x007a1200

08008434 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b086      	sub	sp, #24
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800843c:	2300      	movs	r3, #0
 800843e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8008440:	4b2a      	ldr	r3, [pc, #168]	@ (80084ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008444:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008448:	2b00      	cmp	r3, #0
 800844a:	d003      	beq.n	8008454 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800844c:	f7ff f9ee 	bl	800782c <HAL_PWREx_GetVoltageRange>
 8008450:	6178      	str	r0, [r7, #20]
 8008452:	e014      	b.n	800847e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008454:	4b25      	ldr	r3, [pc, #148]	@ (80084ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008456:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008458:	4a24      	ldr	r2, [pc, #144]	@ (80084ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800845a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800845e:	6593      	str	r3, [r2, #88]	@ 0x58
 8008460:	4b22      	ldr	r3, [pc, #136]	@ (80084ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008464:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008468:	60fb      	str	r3, [r7, #12]
 800846a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800846c:	f7ff f9de 	bl	800782c <HAL_PWREx_GetVoltageRange>
 8008470:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8008472:	4b1e      	ldr	r3, [pc, #120]	@ (80084ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008476:	4a1d      	ldr	r2, [pc, #116]	@ (80084ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008478:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800847c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008484:	d10b      	bne.n	800849e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2b80      	cmp	r3, #128	@ 0x80
 800848a:	d919      	bls.n	80084c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2ba0      	cmp	r3, #160	@ 0xa0
 8008490:	d902      	bls.n	8008498 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008492:	2302      	movs	r3, #2
 8008494:	613b      	str	r3, [r7, #16]
 8008496:	e013      	b.n	80084c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008498:	2301      	movs	r3, #1
 800849a:	613b      	str	r3, [r7, #16]
 800849c:	e010      	b.n	80084c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2b80      	cmp	r3, #128	@ 0x80
 80084a2:	d902      	bls.n	80084aa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80084a4:	2303      	movs	r3, #3
 80084a6:	613b      	str	r3, [r7, #16]
 80084a8:	e00a      	b.n	80084c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2b80      	cmp	r3, #128	@ 0x80
 80084ae:	d102      	bne.n	80084b6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80084b0:	2302      	movs	r3, #2
 80084b2:	613b      	str	r3, [r7, #16]
 80084b4:	e004      	b.n	80084c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2b70      	cmp	r3, #112	@ 0x70
 80084ba:	d101      	bne.n	80084c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80084bc:	2301      	movs	r3, #1
 80084be:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80084c0:	4b0b      	ldr	r3, [pc, #44]	@ (80084f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f023 0207 	bic.w	r2, r3, #7
 80084c8:	4909      	ldr	r1, [pc, #36]	@ (80084f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	4313      	orrs	r3, r2
 80084ce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80084d0:	4b07      	ldr	r3, [pc, #28]	@ (80084f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f003 0307 	and.w	r3, r3, #7
 80084d8:	693a      	ldr	r2, [r7, #16]
 80084da:	429a      	cmp	r2, r3
 80084dc:	d001      	beq.n	80084e2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80084de:	2301      	movs	r3, #1
 80084e0:	e000      	b.n	80084e4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80084e2:	2300      	movs	r3, #0
}
 80084e4:	4618      	mov	r0, r3
 80084e6:	3718      	adds	r7, #24
 80084e8:	46bd      	mov	sp, r7
 80084ea:	bd80      	pop	{r7, pc}
 80084ec:	40021000 	.word	0x40021000
 80084f0:	40022000 	.word	0x40022000

080084f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b086      	sub	sp, #24
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80084fc:	2300      	movs	r3, #0
 80084fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008500:	2300      	movs	r3, #0
 8008502:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800850c:	2b00      	cmp	r3, #0
 800850e:	d031      	beq.n	8008574 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008514:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008518:	d01a      	beq.n	8008550 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800851a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800851e:	d814      	bhi.n	800854a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008520:	2b00      	cmp	r3, #0
 8008522:	d009      	beq.n	8008538 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8008524:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008528:	d10f      	bne.n	800854a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800852a:	4b5d      	ldr	r3, [pc, #372]	@ (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800852c:	68db      	ldr	r3, [r3, #12]
 800852e:	4a5c      	ldr	r2, [pc, #368]	@ (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008530:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008534:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008536:	e00c      	b.n	8008552 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	3304      	adds	r3, #4
 800853c:	2100      	movs	r1, #0
 800853e:	4618      	mov	r0, r3
 8008540:	f000 f9ce 	bl	80088e0 <RCCEx_PLLSAI1_Config>
 8008544:	4603      	mov	r3, r0
 8008546:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008548:	e003      	b.n	8008552 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800854a:	2301      	movs	r3, #1
 800854c:	74fb      	strb	r3, [r7, #19]
      break;
 800854e:	e000      	b.n	8008552 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8008550:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008552:	7cfb      	ldrb	r3, [r7, #19]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d10b      	bne.n	8008570 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008558:	4b51      	ldr	r3, [pc, #324]	@ (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800855a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800855e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008566:	494e      	ldr	r1, [pc, #312]	@ (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008568:	4313      	orrs	r3, r2
 800856a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800856e:	e001      	b.n	8008574 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008570:	7cfb      	ldrb	r3, [r7, #19]
 8008572:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800857c:	2b00      	cmp	r3, #0
 800857e:	f000 809e 	beq.w	80086be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008582:	2300      	movs	r3, #0
 8008584:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008586:	4b46      	ldr	r3, [pc, #280]	@ (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800858a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800858e:	2b00      	cmp	r3, #0
 8008590:	d101      	bne.n	8008596 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8008592:	2301      	movs	r3, #1
 8008594:	e000      	b.n	8008598 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8008596:	2300      	movs	r3, #0
 8008598:	2b00      	cmp	r3, #0
 800859a:	d00d      	beq.n	80085b8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800859c:	4b40      	ldr	r3, [pc, #256]	@ (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800859e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085a0:	4a3f      	ldr	r2, [pc, #252]	@ (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80085a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80085a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80085a8:	4b3d      	ldr	r3, [pc, #244]	@ (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80085aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80085b0:	60bb      	str	r3, [r7, #8]
 80085b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80085b4:	2301      	movs	r3, #1
 80085b6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80085b8:	4b3a      	ldr	r3, [pc, #232]	@ (80086a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	4a39      	ldr	r2, [pc, #228]	@ (80086a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80085be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80085c2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80085c4:	f7fd fae8 	bl	8005b98 <HAL_GetTick>
 80085c8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80085ca:	e009      	b.n	80085e0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80085cc:	f7fd fae4 	bl	8005b98 <HAL_GetTick>
 80085d0:	4602      	mov	r2, r0
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	1ad3      	subs	r3, r2, r3
 80085d6:	2b02      	cmp	r3, #2
 80085d8:	d902      	bls.n	80085e0 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80085da:	2303      	movs	r3, #3
 80085dc:	74fb      	strb	r3, [r7, #19]
        break;
 80085de:	e005      	b.n	80085ec <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80085e0:	4b30      	ldr	r3, [pc, #192]	@ (80086a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d0ef      	beq.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80085ec:	7cfb      	ldrb	r3, [r7, #19]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d15a      	bne.n	80086a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80085f2:	4b2b      	ldr	r3, [pc, #172]	@ (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80085f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80085fc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d01e      	beq.n	8008642 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008608:	697a      	ldr	r2, [r7, #20]
 800860a:	429a      	cmp	r2, r3
 800860c:	d019      	beq.n	8008642 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800860e:	4b24      	ldr	r3, [pc, #144]	@ (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008610:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008614:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008618:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800861a:	4b21      	ldr	r3, [pc, #132]	@ (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800861c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008620:	4a1f      	ldr	r2, [pc, #124]	@ (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008622:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008626:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800862a:	4b1d      	ldr	r3, [pc, #116]	@ (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800862c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008630:	4a1b      	ldr	r2, [pc, #108]	@ (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008632:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008636:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800863a:	4a19      	ldr	r2, [pc, #100]	@ (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008642:	697b      	ldr	r3, [r7, #20]
 8008644:	f003 0301 	and.w	r3, r3, #1
 8008648:	2b00      	cmp	r3, #0
 800864a:	d016      	beq.n	800867a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800864c:	f7fd faa4 	bl	8005b98 <HAL_GetTick>
 8008650:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008652:	e00b      	b.n	800866c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008654:	f7fd faa0 	bl	8005b98 <HAL_GetTick>
 8008658:	4602      	mov	r2, r0
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	1ad3      	subs	r3, r2, r3
 800865e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008662:	4293      	cmp	r3, r2
 8008664:	d902      	bls.n	800866c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8008666:	2303      	movs	r3, #3
 8008668:	74fb      	strb	r3, [r7, #19]
            break;
 800866a:	e006      	b.n	800867a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800866c:	4b0c      	ldr	r3, [pc, #48]	@ (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800866e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008672:	f003 0302 	and.w	r3, r3, #2
 8008676:	2b00      	cmp	r3, #0
 8008678:	d0ec      	beq.n	8008654 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800867a:	7cfb      	ldrb	r3, [r7, #19]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d10b      	bne.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008680:	4b07      	ldr	r3, [pc, #28]	@ (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008682:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008686:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800868e:	4904      	ldr	r1, [pc, #16]	@ (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008690:	4313      	orrs	r3, r2
 8008692:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8008696:	e009      	b.n	80086ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008698:	7cfb      	ldrb	r3, [r7, #19]
 800869a:	74bb      	strb	r3, [r7, #18]
 800869c:	e006      	b.n	80086ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800869e:	bf00      	nop
 80086a0:	40021000 	.word	0x40021000
 80086a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80086a8:	7cfb      	ldrb	r3, [r7, #19]
 80086aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80086ac:	7c7b      	ldrb	r3, [r7, #17]
 80086ae:	2b01      	cmp	r3, #1
 80086b0:	d105      	bne.n	80086be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80086b2:	4b8a      	ldr	r3, [pc, #552]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80086b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086b6:	4a89      	ldr	r2, [pc, #548]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80086b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80086bc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f003 0301 	and.w	r3, r3, #1
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d00a      	beq.n	80086e0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80086ca:	4b84      	ldr	r3, [pc, #528]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80086cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086d0:	f023 0203 	bic.w	r2, r3, #3
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6a1b      	ldr	r3, [r3, #32]
 80086d8:	4980      	ldr	r1, [pc, #512]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80086da:	4313      	orrs	r3, r2
 80086dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f003 0302 	and.w	r3, r3, #2
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d00a      	beq.n	8008702 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80086ec:	4b7b      	ldr	r3, [pc, #492]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80086ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086f2:	f023 020c 	bic.w	r2, r3, #12
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086fa:	4978      	ldr	r1, [pc, #480]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80086fc:	4313      	orrs	r3, r2
 80086fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f003 0320 	and.w	r3, r3, #32
 800870a:	2b00      	cmp	r3, #0
 800870c:	d00a      	beq.n	8008724 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800870e:	4b73      	ldr	r3, [pc, #460]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008710:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008714:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800871c:	496f      	ldr	r1, [pc, #444]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800871e:	4313      	orrs	r3, r2
 8008720:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800872c:	2b00      	cmp	r3, #0
 800872e:	d00a      	beq.n	8008746 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008730:	4b6a      	ldr	r3, [pc, #424]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008732:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008736:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800873e:	4967      	ldr	r1, [pc, #412]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008740:	4313      	orrs	r3, r2
 8008742:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800874e:	2b00      	cmp	r3, #0
 8008750:	d00a      	beq.n	8008768 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008752:	4b62      	ldr	r3, [pc, #392]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008754:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008758:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008760:	495e      	ldr	r1, [pc, #376]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008762:	4313      	orrs	r3, r2
 8008764:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008770:	2b00      	cmp	r3, #0
 8008772:	d00a      	beq.n	800878a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008774:	4b59      	ldr	r3, [pc, #356]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008776:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800877a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008782:	4956      	ldr	r1, [pc, #344]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008784:	4313      	orrs	r3, r2
 8008786:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008792:	2b00      	cmp	r3, #0
 8008794:	d00a      	beq.n	80087ac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008796:	4b51      	ldr	r3, [pc, #324]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008798:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800879c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087a4:	494d      	ldr	r1, [pc, #308]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80087a6:	4313      	orrs	r3, r2
 80087a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d028      	beq.n	800880a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80087b8:	4b48      	ldr	r3, [pc, #288]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80087ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087c6:	4945      	ldr	r1, [pc, #276]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80087c8:	4313      	orrs	r3, r2
 80087ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80087d6:	d106      	bne.n	80087e6 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80087d8:	4b40      	ldr	r3, [pc, #256]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80087da:	68db      	ldr	r3, [r3, #12]
 80087dc:	4a3f      	ldr	r2, [pc, #252]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80087de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80087e2:	60d3      	str	r3, [r2, #12]
 80087e4:	e011      	b.n	800880a <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80087ee:	d10c      	bne.n	800880a <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	3304      	adds	r3, #4
 80087f4:	2101      	movs	r1, #1
 80087f6:	4618      	mov	r0, r3
 80087f8:	f000 f872 	bl	80088e0 <RCCEx_PLLSAI1_Config>
 80087fc:	4603      	mov	r3, r0
 80087fe:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8008800:	7cfb      	ldrb	r3, [r7, #19]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d001      	beq.n	800880a <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8008806:	7cfb      	ldrb	r3, [r7, #19]
 8008808:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008812:	2b00      	cmp	r3, #0
 8008814:	d028      	beq.n	8008868 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008816:	4b31      	ldr	r3, [pc, #196]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008818:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800881c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008824:	492d      	ldr	r1, [pc, #180]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008826:	4313      	orrs	r3, r2
 8008828:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008830:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008834:	d106      	bne.n	8008844 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008836:	4b29      	ldr	r3, [pc, #164]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008838:	68db      	ldr	r3, [r3, #12]
 800883a:	4a28      	ldr	r2, [pc, #160]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800883c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008840:	60d3      	str	r3, [r2, #12]
 8008842:	e011      	b.n	8008868 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008848:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800884c:	d10c      	bne.n	8008868 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	3304      	adds	r3, #4
 8008852:	2101      	movs	r1, #1
 8008854:	4618      	mov	r0, r3
 8008856:	f000 f843 	bl	80088e0 <RCCEx_PLLSAI1_Config>
 800885a:	4603      	mov	r3, r0
 800885c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800885e:	7cfb      	ldrb	r3, [r7, #19]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d001      	beq.n	8008868 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8008864:	7cfb      	ldrb	r3, [r7, #19]
 8008866:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008870:	2b00      	cmp	r3, #0
 8008872:	d01c      	beq.n	80088ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008874:	4b19      	ldr	r3, [pc, #100]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008876:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800887a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008882:	4916      	ldr	r1, [pc, #88]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008884:	4313      	orrs	r3, r2
 8008886:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800888e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008892:	d10c      	bne.n	80088ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	3304      	adds	r3, #4
 8008898:	2102      	movs	r1, #2
 800889a:	4618      	mov	r0, r3
 800889c:	f000 f820 	bl	80088e0 <RCCEx_PLLSAI1_Config>
 80088a0:	4603      	mov	r3, r0
 80088a2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80088a4:	7cfb      	ldrb	r3, [r7, #19]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d001      	beq.n	80088ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 80088aa:	7cfb      	ldrb	r3, [r7, #19]
 80088ac:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d00a      	beq.n	80088d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80088ba:	4b08      	ldr	r3, [pc, #32]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80088bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088c0:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80088c8:	4904      	ldr	r1, [pc, #16]	@ (80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80088ca:	4313      	orrs	r3, r2
 80088cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80088d0:	7cbb      	ldrb	r3, [r7, #18]
}
 80088d2:	4618      	mov	r0, r3
 80088d4:	3718      	adds	r7, #24
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}
 80088da:	bf00      	nop
 80088dc:	40021000 	.word	0x40021000

080088e0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	b084      	sub	sp, #16
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
 80088e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80088ea:	2300      	movs	r3, #0
 80088ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80088ee:	4b74      	ldr	r3, [pc, #464]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80088f0:	68db      	ldr	r3, [r3, #12]
 80088f2:	f003 0303 	and.w	r3, r3, #3
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d018      	beq.n	800892c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80088fa:	4b71      	ldr	r3, [pc, #452]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80088fc:	68db      	ldr	r3, [r3, #12]
 80088fe:	f003 0203 	and.w	r2, r3, #3
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	429a      	cmp	r2, r3
 8008908:	d10d      	bne.n	8008926 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
       ||
 800890e:	2b00      	cmp	r3, #0
 8008910:	d009      	beq.n	8008926 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8008912:	4b6b      	ldr	r3, [pc, #428]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008914:	68db      	ldr	r3, [r3, #12]
 8008916:	091b      	lsrs	r3, r3, #4
 8008918:	f003 0307 	and.w	r3, r3, #7
 800891c:	1c5a      	adds	r2, r3, #1
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	685b      	ldr	r3, [r3, #4]
       ||
 8008922:	429a      	cmp	r2, r3
 8008924:	d047      	beq.n	80089b6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8008926:	2301      	movs	r3, #1
 8008928:	73fb      	strb	r3, [r7, #15]
 800892a:	e044      	b.n	80089b6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	2b03      	cmp	r3, #3
 8008932:	d018      	beq.n	8008966 <RCCEx_PLLSAI1_Config+0x86>
 8008934:	2b03      	cmp	r3, #3
 8008936:	d825      	bhi.n	8008984 <RCCEx_PLLSAI1_Config+0xa4>
 8008938:	2b01      	cmp	r3, #1
 800893a:	d002      	beq.n	8008942 <RCCEx_PLLSAI1_Config+0x62>
 800893c:	2b02      	cmp	r3, #2
 800893e:	d009      	beq.n	8008954 <RCCEx_PLLSAI1_Config+0x74>
 8008940:	e020      	b.n	8008984 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008942:	4b5f      	ldr	r3, [pc, #380]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	f003 0302 	and.w	r3, r3, #2
 800894a:	2b00      	cmp	r3, #0
 800894c:	d11d      	bne.n	800898a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800894e:	2301      	movs	r3, #1
 8008950:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008952:	e01a      	b.n	800898a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008954:	4b5a      	ldr	r3, [pc, #360]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800895c:	2b00      	cmp	r3, #0
 800895e:	d116      	bne.n	800898e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8008960:	2301      	movs	r3, #1
 8008962:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008964:	e013      	b.n	800898e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008966:	4b56      	ldr	r3, [pc, #344]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800896e:	2b00      	cmp	r3, #0
 8008970:	d10f      	bne.n	8008992 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008972:	4b53      	ldr	r3, [pc, #332]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800897a:	2b00      	cmp	r3, #0
 800897c:	d109      	bne.n	8008992 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800897e:	2301      	movs	r3, #1
 8008980:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008982:	e006      	b.n	8008992 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8008984:	2301      	movs	r3, #1
 8008986:	73fb      	strb	r3, [r7, #15]
      break;
 8008988:	e004      	b.n	8008994 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800898a:	bf00      	nop
 800898c:	e002      	b.n	8008994 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800898e:	bf00      	nop
 8008990:	e000      	b.n	8008994 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008992:	bf00      	nop
    }

    if(status == HAL_OK)
 8008994:	7bfb      	ldrb	r3, [r7, #15]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d10d      	bne.n	80089b6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800899a:	4b49      	ldr	r3, [pc, #292]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800899c:	68db      	ldr	r3, [r3, #12]
 800899e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6819      	ldr	r1, [r3, #0]
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	685b      	ldr	r3, [r3, #4]
 80089aa:	3b01      	subs	r3, #1
 80089ac:	011b      	lsls	r3, r3, #4
 80089ae:	430b      	orrs	r3, r1
 80089b0:	4943      	ldr	r1, [pc, #268]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80089b2:	4313      	orrs	r3, r2
 80089b4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80089b6:	7bfb      	ldrb	r3, [r7, #15]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d17c      	bne.n	8008ab6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80089bc:	4b40      	ldr	r3, [pc, #256]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	4a3f      	ldr	r2, [pc, #252]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80089c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80089c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80089c8:	f7fd f8e6 	bl	8005b98 <HAL_GetTick>
 80089cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80089ce:	e009      	b.n	80089e4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80089d0:	f7fd f8e2 	bl	8005b98 <HAL_GetTick>
 80089d4:	4602      	mov	r2, r0
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	1ad3      	subs	r3, r2, r3
 80089da:	2b02      	cmp	r3, #2
 80089dc:	d902      	bls.n	80089e4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80089de:	2303      	movs	r3, #3
 80089e0:	73fb      	strb	r3, [r7, #15]
        break;
 80089e2:	e005      	b.n	80089f0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80089e4:	4b36      	ldr	r3, [pc, #216]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d1ef      	bne.n	80089d0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80089f0:	7bfb      	ldrb	r3, [r7, #15]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d15f      	bne.n	8008ab6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d110      	bne.n	8008a1e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80089fc:	4b30      	ldr	r3, [pc, #192]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80089fe:	691b      	ldr	r3, [r3, #16]
 8008a00:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8008a04:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8008a08:	687a      	ldr	r2, [r7, #4]
 8008a0a:	6892      	ldr	r2, [r2, #8]
 8008a0c:	0211      	lsls	r1, r2, #8
 8008a0e:	687a      	ldr	r2, [r7, #4]
 8008a10:	68d2      	ldr	r2, [r2, #12]
 8008a12:	06d2      	lsls	r2, r2, #27
 8008a14:	430a      	orrs	r2, r1
 8008a16:	492a      	ldr	r1, [pc, #168]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a18:	4313      	orrs	r3, r2
 8008a1a:	610b      	str	r3, [r1, #16]
 8008a1c:	e027      	b.n	8008a6e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	2b01      	cmp	r3, #1
 8008a22:	d112      	bne.n	8008a4a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008a24:	4b26      	ldr	r3, [pc, #152]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a26:	691b      	ldr	r3, [r3, #16]
 8008a28:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8008a2c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8008a30:	687a      	ldr	r2, [r7, #4]
 8008a32:	6892      	ldr	r2, [r2, #8]
 8008a34:	0211      	lsls	r1, r2, #8
 8008a36:	687a      	ldr	r2, [r7, #4]
 8008a38:	6912      	ldr	r2, [r2, #16]
 8008a3a:	0852      	lsrs	r2, r2, #1
 8008a3c:	3a01      	subs	r2, #1
 8008a3e:	0552      	lsls	r2, r2, #21
 8008a40:	430a      	orrs	r2, r1
 8008a42:	491f      	ldr	r1, [pc, #124]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a44:	4313      	orrs	r3, r2
 8008a46:	610b      	str	r3, [r1, #16]
 8008a48:	e011      	b.n	8008a6e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008a4a:	4b1d      	ldr	r3, [pc, #116]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a4c:	691b      	ldr	r3, [r3, #16]
 8008a4e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8008a52:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8008a56:	687a      	ldr	r2, [r7, #4]
 8008a58:	6892      	ldr	r2, [r2, #8]
 8008a5a:	0211      	lsls	r1, r2, #8
 8008a5c:	687a      	ldr	r2, [r7, #4]
 8008a5e:	6952      	ldr	r2, [r2, #20]
 8008a60:	0852      	lsrs	r2, r2, #1
 8008a62:	3a01      	subs	r2, #1
 8008a64:	0652      	lsls	r2, r2, #25
 8008a66:	430a      	orrs	r2, r1
 8008a68:	4915      	ldr	r1, [pc, #84]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a6a:	4313      	orrs	r3, r2
 8008a6c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008a6e:	4b14      	ldr	r3, [pc, #80]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	4a13      	ldr	r2, [pc, #76]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a74:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008a78:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a7a:	f7fd f88d 	bl	8005b98 <HAL_GetTick>
 8008a7e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008a80:	e009      	b.n	8008a96 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008a82:	f7fd f889 	bl	8005b98 <HAL_GetTick>
 8008a86:	4602      	mov	r2, r0
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	1ad3      	subs	r3, r2, r3
 8008a8c:	2b02      	cmp	r3, #2
 8008a8e:	d902      	bls.n	8008a96 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8008a90:	2303      	movs	r3, #3
 8008a92:	73fb      	strb	r3, [r7, #15]
          break;
 8008a94:	e005      	b.n	8008aa2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008a96:	4b0a      	ldr	r3, [pc, #40]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d0ef      	beq.n	8008a82 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8008aa2:	7bfb      	ldrb	r3, [r7, #15]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d106      	bne.n	8008ab6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008aa8:	4b05      	ldr	r3, [pc, #20]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008aaa:	691a      	ldr	r2, [r3, #16]
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	699b      	ldr	r3, [r3, #24]
 8008ab0:	4903      	ldr	r1, [pc, #12]	@ (8008ac0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008ab2:	4313      	orrs	r3, r2
 8008ab4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008ab6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	3710      	adds	r7, #16
 8008abc:	46bd      	mov	sp, r7
 8008abe:	bd80      	pop	{r7, pc}
 8008ac0:	40021000 	.word	0x40021000

08008ac4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b084      	sub	sp, #16
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d101      	bne.n	8008ad6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	e095      	b.n	8008c02 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d108      	bne.n	8008af0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	685b      	ldr	r3, [r3, #4]
 8008ae2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008ae6:	d009      	beq.n	8008afc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2200      	movs	r2, #0
 8008aec:	61da      	str	r2, [r3, #28]
 8008aee:	e005      	b.n	8008afc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2200      	movs	r2, #0
 8008af4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2200      	movs	r2, #0
 8008afa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2200      	movs	r2, #0
 8008b00:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008b08:	b2db      	uxtb	r3, r3
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d106      	bne.n	8008b1c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2200      	movs	r2, #0
 8008b12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f7fc fe16 	bl	8005748 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2202      	movs	r2, #2
 8008b20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	681a      	ldr	r2, [r3, #0]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008b32:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	68db      	ldr	r3, [r3, #12]
 8008b38:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008b3c:	d902      	bls.n	8008b44 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008b3e:	2300      	movs	r3, #0
 8008b40:	60fb      	str	r3, [r7, #12]
 8008b42:	e002      	b.n	8008b4a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008b44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008b48:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	68db      	ldr	r3, [r3, #12]
 8008b4e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8008b52:	d007      	beq.n	8008b64 <HAL_SPI_Init+0xa0>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	68db      	ldr	r3, [r3, #12]
 8008b58:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008b5c:	d002      	beq.n	8008b64 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2200      	movs	r2, #0
 8008b62:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	685b      	ldr	r3, [r3, #4]
 8008b68:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	689b      	ldr	r3, [r3, #8]
 8008b70:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008b74:	431a      	orrs	r2, r3
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	691b      	ldr	r3, [r3, #16]
 8008b7a:	f003 0302 	and.w	r3, r3, #2
 8008b7e:	431a      	orrs	r2, r3
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	695b      	ldr	r3, [r3, #20]
 8008b84:	f003 0301 	and.w	r3, r3, #1
 8008b88:	431a      	orrs	r2, r3
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	699b      	ldr	r3, [r3, #24]
 8008b8e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b92:	431a      	orrs	r2, r3
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	69db      	ldr	r3, [r3, #28]
 8008b98:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008b9c:	431a      	orrs	r2, r3
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6a1b      	ldr	r3, [r3, #32]
 8008ba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ba6:	ea42 0103 	orr.w	r1, r2, r3
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bae:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	430a      	orrs	r2, r1
 8008bb8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	699b      	ldr	r3, [r3, #24]
 8008bbe:	0c1b      	lsrs	r3, r3, #16
 8008bc0:	f003 0204 	and.w	r2, r3, #4
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bc8:	f003 0310 	and.w	r3, r3, #16
 8008bcc:	431a      	orrs	r2, r3
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008bd2:	f003 0308 	and.w	r3, r3, #8
 8008bd6:	431a      	orrs	r2, r3
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	68db      	ldr	r3, [r3, #12]
 8008bdc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008be0:	ea42 0103 	orr.w	r1, r2, r3
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	430a      	orrs	r2, r1
 8008bf0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2201      	movs	r2, #1
 8008bfc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008c00:	2300      	movs	r3, #0
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3710      	adds	r7, #16
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bd80      	pop	{r7, pc}

08008c0a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008c0a:	b580      	push	{r7, lr}
 8008c0c:	b08a      	sub	sp, #40	@ 0x28
 8008c0e:	af00      	add	r7, sp, #0
 8008c10:	60f8      	str	r0, [r7, #12]
 8008c12:	60b9      	str	r1, [r7, #8]
 8008c14:	607a      	str	r2, [r7, #4]
 8008c16:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008c18:	2301      	movs	r3, #1
 8008c1a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008c1c:	f7fc ffbc 	bl	8005b98 <HAL_GetTick>
 8008c20:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008c28:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	685b      	ldr	r3, [r3, #4]
 8008c2e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008c30:	887b      	ldrh	r3, [r7, #2]
 8008c32:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8008c34:	887b      	ldrh	r3, [r7, #2]
 8008c36:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008c38:	7ffb      	ldrb	r3, [r7, #31]
 8008c3a:	2b01      	cmp	r3, #1
 8008c3c:	d00c      	beq.n	8008c58 <HAL_SPI_TransmitReceive+0x4e>
 8008c3e:	69bb      	ldr	r3, [r7, #24]
 8008c40:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008c44:	d106      	bne.n	8008c54 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	689b      	ldr	r3, [r3, #8]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d102      	bne.n	8008c54 <HAL_SPI_TransmitReceive+0x4a>
 8008c4e:	7ffb      	ldrb	r3, [r7, #31]
 8008c50:	2b04      	cmp	r3, #4
 8008c52:	d001      	beq.n	8008c58 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008c54:	2302      	movs	r3, #2
 8008c56:	e1f3      	b.n	8009040 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d005      	beq.n	8008c6a <HAL_SPI_TransmitReceive+0x60>
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d002      	beq.n	8008c6a <HAL_SPI_TransmitReceive+0x60>
 8008c64:	887b      	ldrh	r3, [r7, #2]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d101      	bne.n	8008c6e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8008c6a:	2301      	movs	r3, #1
 8008c6c:	e1e8      	b.n	8009040 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008c74:	2b01      	cmp	r3, #1
 8008c76:	d101      	bne.n	8008c7c <HAL_SPI_TransmitReceive+0x72>
 8008c78:	2302      	movs	r3, #2
 8008c7a:	e1e1      	b.n	8009040 <HAL_SPI_TransmitReceive+0x436>
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	2201      	movs	r2, #1
 8008c80:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008c8a:	b2db      	uxtb	r3, r3
 8008c8c:	2b04      	cmp	r3, #4
 8008c8e:	d003      	beq.n	8008c98 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	2205      	movs	r2, #5
 8008c94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	687a      	ldr	r2, [r7, #4]
 8008ca2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	887a      	ldrh	r2, [r7, #2]
 8008ca8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	887a      	ldrh	r2, [r7, #2]
 8008cb0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	68ba      	ldr	r2, [r7, #8]
 8008cb8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	887a      	ldrh	r2, [r7, #2]
 8008cbe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	887a      	ldrh	r2, [r7, #2]
 8008cc4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	2200      	movs	r2, #0
 8008cd0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	68db      	ldr	r3, [r3, #12]
 8008cd6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008cda:	d802      	bhi.n	8008ce2 <HAL_SPI_TransmitReceive+0xd8>
 8008cdc:	8abb      	ldrh	r3, [r7, #20]
 8008cde:	2b01      	cmp	r3, #1
 8008ce0:	d908      	bls.n	8008cf4 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	685a      	ldr	r2, [r3, #4]
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008cf0:	605a      	str	r2, [r3, #4]
 8008cf2:	e007      	b.n	8008d04 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	685a      	ldr	r2, [r3, #4]
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008d02:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d0e:	2b40      	cmp	r3, #64	@ 0x40
 8008d10:	d007      	beq.n	8008d22 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	681a      	ldr	r2, [r3, #0]
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008d20:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	68db      	ldr	r3, [r3, #12]
 8008d26:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008d2a:	f240 8083 	bls.w	8008e34 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	685b      	ldr	r3, [r3, #4]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d002      	beq.n	8008d3c <HAL_SPI_TransmitReceive+0x132>
 8008d36:	8afb      	ldrh	r3, [r7, #22]
 8008d38:	2b01      	cmp	r3, #1
 8008d3a:	d16f      	bne.n	8008e1c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d40:	881a      	ldrh	r2, [r3, #0]
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d4c:	1c9a      	adds	r2, r3, #2
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d56:	b29b      	uxth	r3, r3
 8008d58:	3b01      	subs	r3, #1
 8008d5a:	b29a      	uxth	r2, r3
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d60:	e05c      	b.n	8008e1c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	689b      	ldr	r3, [r3, #8]
 8008d68:	f003 0302 	and.w	r3, r3, #2
 8008d6c:	2b02      	cmp	r3, #2
 8008d6e:	d11b      	bne.n	8008da8 <HAL_SPI_TransmitReceive+0x19e>
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d74:	b29b      	uxth	r3, r3
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d016      	beq.n	8008da8 <HAL_SPI_TransmitReceive+0x19e>
 8008d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d7c:	2b01      	cmp	r3, #1
 8008d7e:	d113      	bne.n	8008da8 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d84:	881a      	ldrh	r2, [r3, #0]
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d90:	1c9a      	adds	r2, r3, #2
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d9a:	b29b      	uxth	r3, r3
 8008d9c:	3b01      	subs	r3, #1
 8008d9e:	b29a      	uxth	r2, r3
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008da4:	2300      	movs	r3, #0
 8008da6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	689b      	ldr	r3, [r3, #8]
 8008dae:	f003 0301 	and.w	r3, r3, #1
 8008db2:	2b01      	cmp	r3, #1
 8008db4:	d11c      	bne.n	8008df0 <HAL_SPI_TransmitReceive+0x1e6>
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008dbc:	b29b      	uxth	r3, r3
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d016      	beq.n	8008df0 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	68da      	ldr	r2, [r3, #12]
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dcc:	b292      	uxth	r2, r2
 8008dce:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dd4:	1c9a      	adds	r2, r3, #2
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	3b01      	subs	r3, #1
 8008de4:	b29a      	uxth	r2, r3
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008dec:	2301      	movs	r3, #1
 8008dee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008df0:	f7fc fed2 	bl	8005b98 <HAL_GetTick>
 8008df4:	4602      	mov	r2, r0
 8008df6:	6a3b      	ldr	r3, [r7, #32]
 8008df8:	1ad3      	subs	r3, r2, r3
 8008dfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008dfc:	429a      	cmp	r2, r3
 8008dfe:	d80d      	bhi.n	8008e1c <HAL_SPI_TransmitReceive+0x212>
 8008e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e06:	d009      	beq.n	8008e1c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	2201      	movs	r2, #1
 8008e0c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	2200      	movs	r2, #0
 8008e14:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008e18:	2303      	movs	r3, #3
 8008e1a:	e111      	b.n	8009040 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e20:	b29b      	uxth	r3, r3
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d19d      	bne.n	8008d62 <HAL_SPI_TransmitReceive+0x158>
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008e2c:	b29b      	uxth	r3, r3
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d197      	bne.n	8008d62 <HAL_SPI_TransmitReceive+0x158>
 8008e32:	e0e5      	b.n	8009000 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d003      	beq.n	8008e44 <HAL_SPI_TransmitReceive+0x23a>
 8008e3c:	8afb      	ldrh	r3, [r7, #22]
 8008e3e:	2b01      	cmp	r3, #1
 8008e40:	f040 80d1 	bne.w	8008fe6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e48:	b29b      	uxth	r3, r3
 8008e4a:	2b01      	cmp	r3, #1
 8008e4c:	d912      	bls.n	8008e74 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e52:	881a      	ldrh	r2, [r3, #0]
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e5e:	1c9a      	adds	r2, r3, #2
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e68:	b29b      	uxth	r3, r3
 8008e6a:	3b02      	subs	r3, #2
 8008e6c:	b29a      	uxth	r2, r3
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008e72:	e0b8      	b.n	8008fe6 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	330c      	adds	r3, #12
 8008e7e:	7812      	ldrb	r2, [r2, #0]
 8008e80:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e86:	1c5a      	adds	r2, r3, #1
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e90:	b29b      	uxth	r3, r3
 8008e92:	3b01      	subs	r3, #1
 8008e94:	b29a      	uxth	r2, r3
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e9a:	e0a4      	b.n	8008fe6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	689b      	ldr	r3, [r3, #8]
 8008ea2:	f003 0302 	and.w	r3, r3, #2
 8008ea6:	2b02      	cmp	r3, #2
 8008ea8:	d134      	bne.n	8008f14 <HAL_SPI_TransmitReceive+0x30a>
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008eae:	b29b      	uxth	r3, r3
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d02f      	beq.n	8008f14 <HAL_SPI_TransmitReceive+0x30a>
 8008eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eb6:	2b01      	cmp	r3, #1
 8008eb8:	d12c      	bne.n	8008f14 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ebe:	b29b      	uxth	r3, r3
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	d912      	bls.n	8008eea <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ec8:	881a      	ldrh	r2, [r3, #0]
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ed4:	1c9a      	adds	r2, r3, #2
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ede:	b29b      	uxth	r3, r3
 8008ee0:	3b02      	subs	r3, #2
 8008ee2:	b29a      	uxth	r2, r3
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008ee8:	e012      	b.n	8008f10 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	330c      	adds	r3, #12
 8008ef4:	7812      	ldrb	r2, [r2, #0]
 8008ef6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008efc:	1c5a      	adds	r2, r3, #1
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f06:	b29b      	uxth	r3, r3
 8008f08:	3b01      	subs	r3, #1
 8008f0a:	b29a      	uxth	r2, r3
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008f10:	2300      	movs	r3, #0
 8008f12:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	689b      	ldr	r3, [r3, #8]
 8008f1a:	f003 0301 	and.w	r3, r3, #1
 8008f1e:	2b01      	cmp	r3, #1
 8008f20:	d148      	bne.n	8008fb4 <HAL_SPI_TransmitReceive+0x3aa>
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008f28:	b29b      	uxth	r3, r3
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d042      	beq.n	8008fb4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008f34:	b29b      	uxth	r3, r3
 8008f36:	2b01      	cmp	r3, #1
 8008f38:	d923      	bls.n	8008f82 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	68da      	ldr	r2, [r3, #12]
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f44:	b292      	uxth	r2, r2
 8008f46:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f4c:	1c9a      	adds	r2, r3, #2
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008f58:	b29b      	uxth	r3, r3
 8008f5a:	3b02      	subs	r3, #2
 8008f5c:	b29a      	uxth	r2, r3
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008f6a:	b29b      	uxth	r3, r3
 8008f6c:	2b01      	cmp	r3, #1
 8008f6e:	d81f      	bhi.n	8008fb0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	685a      	ldr	r2, [r3, #4]
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008f7e:	605a      	str	r2, [r3, #4]
 8008f80:	e016      	b.n	8008fb0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f103 020c 	add.w	r2, r3, #12
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f8e:	7812      	ldrb	r2, [r2, #0]
 8008f90:	b2d2      	uxtb	r2, r2
 8008f92:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f98:	1c5a      	adds	r2, r3, #1
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008fa4:	b29b      	uxth	r3, r3
 8008fa6:	3b01      	subs	r3, #1
 8008fa8:	b29a      	uxth	r2, r3
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008fb0:	2301      	movs	r3, #1
 8008fb2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008fb4:	f7fc fdf0 	bl	8005b98 <HAL_GetTick>
 8008fb8:	4602      	mov	r2, r0
 8008fba:	6a3b      	ldr	r3, [r7, #32]
 8008fbc:	1ad3      	subs	r3, r2, r3
 8008fbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008fc0:	429a      	cmp	r2, r3
 8008fc2:	d803      	bhi.n	8008fcc <HAL_SPI_TransmitReceive+0x3c2>
 8008fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fca:	d102      	bne.n	8008fd2 <HAL_SPI_TransmitReceive+0x3c8>
 8008fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d109      	bne.n	8008fe6 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	2201      	movs	r2, #1
 8008fd6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008fe2:	2303      	movs	r3, #3
 8008fe4:	e02c      	b.n	8009040 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008fea:	b29b      	uxth	r3, r3
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	f47f af55 	bne.w	8008e9c <HAL_SPI_TransmitReceive+0x292>
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ff8:	b29b      	uxth	r3, r3
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	f47f af4e 	bne.w	8008e9c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009000:	6a3a      	ldr	r2, [r7, #32]
 8009002:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009004:	68f8      	ldr	r0, [r7, #12]
 8009006:	f000 fa51 	bl	80094ac <SPI_EndRxTxTransaction>
 800900a:	4603      	mov	r3, r0
 800900c:	2b00      	cmp	r3, #0
 800900e:	d008      	beq.n	8009022 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	2220      	movs	r2, #32
 8009014:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	2200      	movs	r2, #0
 800901a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800901e:	2301      	movs	r3, #1
 8009020:	e00e      	b.n	8009040 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	2201      	movs	r2, #1
 8009026:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	2200      	movs	r2, #0
 800902e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009036:	2b00      	cmp	r3, #0
 8009038:	d001      	beq.n	800903e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800903a:	2301      	movs	r3, #1
 800903c:	e000      	b.n	8009040 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800903e:	2300      	movs	r3, #0
  }
}
 8009040:	4618      	mov	r0, r3
 8009042:	3728      	adds	r7, #40	@ 0x28
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b088      	sub	sp, #32
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	685b      	ldr	r3, [r3, #4]
 8009056:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	689b      	ldr	r3, [r3, #8]
 800905e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009060:	69bb      	ldr	r3, [r7, #24]
 8009062:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009066:	2b00      	cmp	r3, #0
 8009068:	d10e      	bne.n	8009088 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800906a:	69bb      	ldr	r3, [r7, #24]
 800906c:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009070:	2b00      	cmp	r3, #0
 8009072:	d009      	beq.n	8009088 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009074:	69fb      	ldr	r3, [r7, #28]
 8009076:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800907a:	2b00      	cmp	r3, #0
 800907c:	d004      	beq.n	8009088 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	4798      	blx	r3
    return;
 8009086:	e0ce      	b.n	8009226 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009088:	69bb      	ldr	r3, [r7, #24]
 800908a:	f003 0302 	and.w	r3, r3, #2
 800908e:	2b00      	cmp	r3, #0
 8009090:	d009      	beq.n	80090a6 <HAL_SPI_IRQHandler+0x5e>
 8009092:	69fb      	ldr	r3, [r7, #28]
 8009094:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009098:	2b00      	cmp	r3, #0
 800909a:	d004      	beq.n	80090a6 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	4798      	blx	r3
    return;
 80090a4:	e0bf      	b.n	8009226 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80090a6:	69bb      	ldr	r3, [r7, #24]
 80090a8:	f003 0320 	and.w	r3, r3, #32
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d10a      	bne.n	80090c6 <HAL_SPI_IRQHandler+0x7e>
 80090b0:	69bb      	ldr	r3, [r7, #24]
 80090b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d105      	bne.n	80090c6 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80090ba:	69bb      	ldr	r3, [r7, #24]
 80090bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	f000 80b0 	beq.w	8009226 <HAL_SPI_IRQHandler+0x1de>
 80090c6:	69fb      	ldr	r3, [r7, #28]
 80090c8:	f003 0320 	and.w	r3, r3, #32
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	f000 80aa 	beq.w	8009226 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80090d2:	69bb      	ldr	r3, [r7, #24]
 80090d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d023      	beq.n	8009124 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80090e2:	b2db      	uxtb	r3, r3
 80090e4:	2b03      	cmp	r3, #3
 80090e6:	d011      	beq.n	800910c <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80090ec:	f043 0204 	orr.w	r2, r3, #4
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80090f4:	2300      	movs	r3, #0
 80090f6:	617b      	str	r3, [r7, #20]
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	68db      	ldr	r3, [r3, #12]
 80090fe:	617b      	str	r3, [r7, #20]
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	689b      	ldr	r3, [r3, #8]
 8009106:	617b      	str	r3, [r7, #20]
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	e00b      	b.n	8009124 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800910c:	2300      	movs	r3, #0
 800910e:	613b      	str	r3, [r7, #16]
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	68db      	ldr	r3, [r3, #12]
 8009116:	613b      	str	r3, [r7, #16]
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	689b      	ldr	r3, [r3, #8]
 800911e:	613b      	str	r3, [r7, #16]
 8009120:	693b      	ldr	r3, [r7, #16]
        return;
 8009122:	e080      	b.n	8009226 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009124:	69bb      	ldr	r3, [r7, #24]
 8009126:	f003 0320 	and.w	r3, r3, #32
 800912a:	2b00      	cmp	r3, #0
 800912c:	d014      	beq.n	8009158 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009132:	f043 0201 	orr.w	r2, r3, #1
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800913a:	2300      	movs	r3, #0
 800913c:	60fb      	str	r3, [r7, #12]
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	689b      	ldr	r3, [r3, #8]
 8009144:	60fb      	str	r3, [r7, #12]
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	681a      	ldr	r2, [r3, #0]
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009154:	601a      	str	r2, [r3, #0]
 8009156:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009158:	69bb      	ldr	r3, [r7, #24]
 800915a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800915e:	2b00      	cmp	r3, #0
 8009160:	d00c      	beq.n	800917c <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009166:	f043 0208 	orr.w	r2, r3, #8
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800916e:	2300      	movs	r3, #0
 8009170:	60bb      	str	r3, [r7, #8]
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	689b      	ldr	r3, [r3, #8]
 8009178:	60bb      	str	r3, [r7, #8]
 800917a:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009180:	2b00      	cmp	r3, #0
 8009182:	d04f      	beq.n	8009224 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	685a      	ldr	r2, [r3, #4]
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009192:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2201      	movs	r2, #1
 8009198:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800919c:	69fb      	ldr	r3, [r7, #28]
 800919e:	f003 0302 	and.w	r3, r3, #2
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d104      	bne.n	80091b0 <HAL_SPI_IRQHandler+0x168>
 80091a6:	69fb      	ldr	r3, [r7, #28]
 80091a8:	f003 0301 	and.w	r3, r3, #1
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d034      	beq.n	800921a <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	685a      	ldr	r2, [r3, #4]
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	f022 0203 	bic.w	r2, r2, #3
 80091be:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d011      	beq.n	80091ec <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091cc:	4a17      	ldr	r2, [pc, #92]	@ (800922c <HAL_SPI_IRQHandler+0x1e4>)
 80091ce:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091d4:	4618      	mov	r0, r3
 80091d6:	f7fe f94e 	bl	8007476 <HAL_DMA_Abort_IT>
 80091da:	4603      	mov	r3, r0
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d005      	beq.n	80091ec <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091e4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d016      	beq.n	8009222 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091f8:	4a0c      	ldr	r2, [pc, #48]	@ (800922c <HAL_SPI_IRQHandler+0x1e4>)
 80091fa:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009200:	4618      	mov	r0, r3
 8009202:	f7fe f938 	bl	8007476 <HAL_DMA_Abort_IT>
 8009206:	4603      	mov	r3, r0
 8009208:	2b00      	cmp	r3, #0
 800920a:	d00a      	beq.n	8009222 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009210:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8009218:	e003      	b.n	8009222 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	f000 f808 	bl	8009230 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009220:	e000      	b.n	8009224 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8009222:	bf00      	nop
    return;
 8009224:	bf00      	nop
  }
}
 8009226:	3720      	adds	r7, #32
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}
 800922c:	08009245 	.word	0x08009245

08009230 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009230:	b480      	push	{r7}
 8009232:	b083      	sub	sp, #12
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009238:	bf00      	nop
 800923a:	370c      	adds	r7, #12
 800923c:	46bd      	mov	sp, r7
 800923e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009242:	4770      	bx	lr

08009244 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b084      	sub	sp, #16
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009250:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	2200      	movs	r2, #0
 8009256:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	2200      	movs	r2, #0
 800925e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009260:	68f8      	ldr	r0, [r7, #12]
 8009262:	f7ff ffe5 	bl	8009230 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009266:	bf00      	nop
 8009268:	3710      	adds	r7, #16
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}
	...

08009270 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b088      	sub	sp, #32
 8009274:	af00      	add	r7, sp, #0
 8009276:	60f8      	str	r0, [r7, #12]
 8009278:	60b9      	str	r1, [r7, #8]
 800927a:	603b      	str	r3, [r7, #0]
 800927c:	4613      	mov	r3, r2
 800927e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009280:	f7fc fc8a 	bl	8005b98 <HAL_GetTick>
 8009284:	4602      	mov	r2, r0
 8009286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009288:	1a9b      	subs	r3, r3, r2
 800928a:	683a      	ldr	r2, [r7, #0]
 800928c:	4413      	add	r3, r2
 800928e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009290:	f7fc fc82 	bl	8005b98 <HAL_GetTick>
 8009294:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009296:	4b39      	ldr	r3, [pc, #228]	@ (800937c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	015b      	lsls	r3, r3, #5
 800929c:	0d1b      	lsrs	r3, r3, #20
 800929e:	69fa      	ldr	r2, [r7, #28]
 80092a0:	fb02 f303 	mul.w	r3, r2, r3
 80092a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80092a6:	e054      	b.n	8009352 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092ae:	d050      	beq.n	8009352 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80092b0:	f7fc fc72 	bl	8005b98 <HAL_GetTick>
 80092b4:	4602      	mov	r2, r0
 80092b6:	69bb      	ldr	r3, [r7, #24]
 80092b8:	1ad3      	subs	r3, r2, r3
 80092ba:	69fa      	ldr	r2, [r7, #28]
 80092bc:	429a      	cmp	r2, r3
 80092be:	d902      	bls.n	80092c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80092c0:	69fb      	ldr	r3, [r7, #28]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d13d      	bne.n	8009342 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	685a      	ldr	r2, [r3, #4]
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80092d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	685b      	ldr	r3, [r3, #4]
 80092da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80092de:	d111      	bne.n	8009304 <SPI_WaitFlagStateUntilTimeout+0x94>
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	689b      	ldr	r3, [r3, #8]
 80092e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80092e8:	d004      	beq.n	80092f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	689b      	ldr	r3, [r3, #8]
 80092ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80092f2:	d107      	bne.n	8009304 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	681a      	ldr	r2, [r3, #0]
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009302:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009308:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800930c:	d10f      	bne.n	800932e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	681a      	ldr	r2, [r3, #0]
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800931c:	601a      	str	r2, [r3, #0]
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	681a      	ldr	r2, [r3, #0]
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800932c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	2201      	movs	r2, #1
 8009332:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	2200      	movs	r2, #0
 800933a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800933e:	2303      	movs	r3, #3
 8009340:	e017      	b.n	8009372 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009342:	697b      	ldr	r3, [r7, #20]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d101      	bne.n	800934c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009348:	2300      	movs	r3, #0
 800934a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800934c:	697b      	ldr	r3, [r7, #20]
 800934e:	3b01      	subs	r3, #1
 8009350:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	689a      	ldr	r2, [r3, #8]
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	4013      	ands	r3, r2
 800935c:	68ba      	ldr	r2, [r7, #8]
 800935e:	429a      	cmp	r2, r3
 8009360:	bf0c      	ite	eq
 8009362:	2301      	moveq	r3, #1
 8009364:	2300      	movne	r3, #0
 8009366:	b2db      	uxtb	r3, r3
 8009368:	461a      	mov	r2, r3
 800936a:	79fb      	ldrb	r3, [r7, #7]
 800936c:	429a      	cmp	r2, r3
 800936e:	d19b      	bne.n	80092a8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009370:	2300      	movs	r3, #0
}
 8009372:	4618      	mov	r0, r3
 8009374:	3720      	adds	r7, #32
 8009376:	46bd      	mov	sp, r7
 8009378:	bd80      	pop	{r7, pc}
 800937a:	bf00      	nop
 800937c:	20000000 	.word	0x20000000

08009380 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b08a      	sub	sp, #40	@ 0x28
 8009384:	af00      	add	r7, sp, #0
 8009386:	60f8      	str	r0, [r7, #12]
 8009388:	60b9      	str	r1, [r7, #8]
 800938a:	607a      	str	r2, [r7, #4]
 800938c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800938e:	2300      	movs	r3, #0
 8009390:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009392:	f7fc fc01 	bl	8005b98 <HAL_GetTick>
 8009396:	4602      	mov	r2, r0
 8009398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800939a:	1a9b      	subs	r3, r3, r2
 800939c:	683a      	ldr	r2, [r7, #0]
 800939e:	4413      	add	r3, r2
 80093a0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80093a2:	f7fc fbf9 	bl	8005b98 <HAL_GetTick>
 80093a6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	330c      	adds	r3, #12
 80093ae:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80093b0:	4b3d      	ldr	r3, [pc, #244]	@ (80094a8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80093b2:	681a      	ldr	r2, [r3, #0]
 80093b4:	4613      	mov	r3, r2
 80093b6:	009b      	lsls	r3, r3, #2
 80093b8:	4413      	add	r3, r2
 80093ba:	00da      	lsls	r2, r3, #3
 80093bc:	1ad3      	subs	r3, r2, r3
 80093be:	0d1b      	lsrs	r3, r3, #20
 80093c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80093c2:	fb02 f303 	mul.w	r3, r2, r3
 80093c6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80093c8:	e060      	b.n	800948c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80093ca:	68bb      	ldr	r3, [r7, #8]
 80093cc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80093d0:	d107      	bne.n	80093e2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d104      	bne.n	80093e2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80093d8:	69fb      	ldr	r3, [r7, #28]
 80093da:	781b      	ldrb	r3, [r3, #0]
 80093dc:	b2db      	uxtb	r3, r3
 80093de:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80093e0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093e8:	d050      	beq.n	800948c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80093ea:	f7fc fbd5 	bl	8005b98 <HAL_GetTick>
 80093ee:	4602      	mov	r2, r0
 80093f0:	6a3b      	ldr	r3, [r7, #32]
 80093f2:	1ad3      	subs	r3, r2, r3
 80093f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80093f6:	429a      	cmp	r2, r3
 80093f8:	d902      	bls.n	8009400 <SPI_WaitFifoStateUntilTimeout+0x80>
 80093fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d13d      	bne.n	800947c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	685a      	ldr	r2, [r3, #4]
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800940e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	685b      	ldr	r3, [r3, #4]
 8009414:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009418:	d111      	bne.n	800943e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	689b      	ldr	r3, [r3, #8]
 800941e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009422:	d004      	beq.n	800942e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	689b      	ldr	r3, [r3, #8]
 8009428:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800942c:	d107      	bne.n	800943e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	681a      	ldr	r2, [r3, #0]
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800943c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009442:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009446:	d10f      	bne.n	8009468 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	681a      	ldr	r2, [r3, #0]
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009456:	601a      	str	r2, [r3, #0]
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	681a      	ldr	r2, [r3, #0]
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009466:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	2201      	movs	r2, #1
 800946c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	2200      	movs	r2, #0
 8009474:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009478:	2303      	movs	r3, #3
 800947a:	e010      	b.n	800949e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800947c:	69bb      	ldr	r3, [r7, #24]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d101      	bne.n	8009486 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009482:	2300      	movs	r3, #0
 8009484:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8009486:	69bb      	ldr	r3, [r7, #24]
 8009488:	3b01      	subs	r3, #1
 800948a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	689a      	ldr	r2, [r3, #8]
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	4013      	ands	r3, r2
 8009496:	687a      	ldr	r2, [r7, #4]
 8009498:	429a      	cmp	r2, r3
 800949a:	d196      	bne.n	80093ca <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800949c:	2300      	movs	r3, #0
}
 800949e:	4618      	mov	r0, r3
 80094a0:	3728      	adds	r7, #40	@ 0x28
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}
 80094a6:	bf00      	nop
 80094a8:	20000000 	.word	0x20000000

080094ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b086      	sub	sp, #24
 80094b0:	af02      	add	r7, sp, #8
 80094b2:	60f8      	str	r0, [r7, #12]
 80094b4:	60b9      	str	r1, [r7, #8]
 80094b6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	9300      	str	r3, [sp, #0]
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	2200      	movs	r2, #0
 80094c0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80094c4:	68f8      	ldr	r0, [r7, #12]
 80094c6:	f7ff ff5b 	bl	8009380 <SPI_WaitFifoStateUntilTimeout>
 80094ca:	4603      	mov	r3, r0
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d007      	beq.n	80094e0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094d4:	f043 0220 	orr.w	r2, r3, #32
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80094dc:	2303      	movs	r3, #3
 80094de:	e027      	b.n	8009530 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	9300      	str	r3, [sp, #0]
 80094e4:	68bb      	ldr	r3, [r7, #8]
 80094e6:	2200      	movs	r2, #0
 80094e8:	2180      	movs	r1, #128	@ 0x80
 80094ea:	68f8      	ldr	r0, [r7, #12]
 80094ec:	f7ff fec0 	bl	8009270 <SPI_WaitFlagStateUntilTimeout>
 80094f0:	4603      	mov	r3, r0
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d007      	beq.n	8009506 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094fa:	f043 0220 	orr.w	r2, r3, #32
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009502:	2303      	movs	r3, #3
 8009504:	e014      	b.n	8009530 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	9300      	str	r3, [sp, #0]
 800950a:	68bb      	ldr	r3, [r7, #8]
 800950c:	2200      	movs	r2, #0
 800950e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009512:	68f8      	ldr	r0, [r7, #12]
 8009514:	f7ff ff34 	bl	8009380 <SPI_WaitFifoStateUntilTimeout>
 8009518:	4603      	mov	r3, r0
 800951a:	2b00      	cmp	r3, #0
 800951c:	d007      	beq.n	800952e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009522:	f043 0220 	orr.w	r2, r3, #32
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800952a:	2303      	movs	r3, #3
 800952c:	e000      	b.n	8009530 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800952e:	2300      	movs	r3, #0
}
 8009530:	4618      	mov	r0, r3
 8009532:	3710      	adds	r7, #16
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}

08009538 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b082      	sub	sp, #8
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d101      	bne.n	800954a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009546:	2301      	movs	r3, #1
 8009548:	e049      	b.n	80095de <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009550:	b2db      	uxtb	r3, r3
 8009552:	2b00      	cmp	r3, #0
 8009554:	d106      	bne.n	8009564 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	2200      	movs	r2, #0
 800955a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f7fc fa46 	bl	80059f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2202      	movs	r2, #2
 8009568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681a      	ldr	r2, [r3, #0]
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	3304      	adds	r3, #4
 8009574:	4619      	mov	r1, r3
 8009576:	4610      	mov	r0, r2
 8009578:	f000 f9ba 	bl	80098f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2201      	movs	r2, #1
 8009580:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2201      	movs	r2, #1
 8009588:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2201      	movs	r2, #1
 8009590:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2201      	movs	r2, #1
 8009598:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2201      	movs	r2, #1
 80095a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2201      	movs	r2, #1
 80095a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2201      	movs	r2, #1
 80095b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2201      	movs	r2, #1
 80095b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2201      	movs	r2, #1
 80095c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2201      	movs	r2, #1
 80095c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	2201      	movs	r2, #1
 80095d0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	2201      	movs	r2, #1
 80095d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80095dc:	2300      	movs	r3, #0
}
 80095de:	4618      	mov	r0, r3
 80095e0:	3708      	adds	r7, #8
 80095e2:	46bd      	mov	sp, r7
 80095e4:	bd80      	pop	{r7, pc}
	...

080095e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80095e8:	b480      	push	{r7}
 80095ea:	b085      	sub	sp, #20
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80095f6:	b2db      	uxtb	r3, r3
 80095f8:	2b01      	cmp	r3, #1
 80095fa:	d001      	beq.n	8009600 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80095fc:	2301      	movs	r3, #1
 80095fe:	e03b      	b.n	8009678 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	2202      	movs	r2, #2
 8009604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	68da      	ldr	r2, [r3, #12]
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	f042 0201 	orr.w	r2, r2, #1
 8009616:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	4a19      	ldr	r2, [pc, #100]	@ (8009684 <HAL_TIM_Base_Start_IT+0x9c>)
 800961e:	4293      	cmp	r3, r2
 8009620:	d009      	beq.n	8009636 <HAL_TIM_Base_Start_IT+0x4e>
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800962a:	d004      	beq.n	8009636 <HAL_TIM_Base_Start_IT+0x4e>
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	4a15      	ldr	r2, [pc, #84]	@ (8009688 <HAL_TIM_Base_Start_IT+0xa0>)
 8009632:	4293      	cmp	r3, r2
 8009634:	d115      	bne.n	8009662 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	689a      	ldr	r2, [r3, #8]
 800963c:	4b13      	ldr	r3, [pc, #76]	@ (800968c <HAL_TIM_Base_Start_IT+0xa4>)
 800963e:	4013      	ands	r3, r2
 8009640:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	2b06      	cmp	r3, #6
 8009646:	d015      	beq.n	8009674 <HAL_TIM_Base_Start_IT+0x8c>
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800964e:	d011      	beq.n	8009674 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	681a      	ldr	r2, [r3, #0]
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f042 0201 	orr.w	r2, r2, #1
 800965e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009660:	e008      	b.n	8009674 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	681a      	ldr	r2, [r3, #0]
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	f042 0201 	orr.w	r2, r2, #1
 8009670:	601a      	str	r2, [r3, #0]
 8009672:	e000      	b.n	8009676 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009674:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009676:	2300      	movs	r3, #0
}
 8009678:	4618      	mov	r0, r3
 800967a:	3714      	adds	r7, #20
 800967c:	46bd      	mov	sp, r7
 800967e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009682:	4770      	bx	lr
 8009684:	40012c00 	.word	0x40012c00
 8009688:	40014000 	.word	0x40014000
 800968c:	00010007 	.word	0x00010007

08009690 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b084      	sub	sp, #16
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	68db      	ldr	r3, [r3, #12]
 800969e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	691b      	ldr	r3, [r3, #16]
 80096a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80096a8:	68bb      	ldr	r3, [r7, #8]
 80096aa:	f003 0302 	and.w	r3, r3, #2
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d020      	beq.n	80096f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	f003 0302 	and.w	r3, r3, #2
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d01b      	beq.n	80096f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	f06f 0202 	mvn.w	r2, #2
 80096c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	2201      	movs	r2, #1
 80096ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	699b      	ldr	r3, [r3, #24]
 80096d2:	f003 0303 	and.w	r3, r3, #3
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d003      	beq.n	80096e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80096da:	6878      	ldr	r0, [r7, #4]
 80096dc:	f000 f8e9 	bl	80098b2 <HAL_TIM_IC_CaptureCallback>
 80096e0:	e005      	b.n	80096ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	f000 f8db 	bl	800989e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096e8:	6878      	ldr	r0, [r7, #4]
 80096ea:	f000 f8ec 	bl	80098c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	2200      	movs	r2, #0
 80096f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80096f4:	68bb      	ldr	r3, [r7, #8]
 80096f6:	f003 0304 	and.w	r3, r3, #4
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d020      	beq.n	8009740 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	f003 0304 	and.w	r3, r3, #4
 8009704:	2b00      	cmp	r3, #0
 8009706:	d01b      	beq.n	8009740 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	f06f 0204 	mvn.w	r2, #4
 8009710:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	2202      	movs	r2, #2
 8009716:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	699b      	ldr	r3, [r3, #24]
 800971e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009722:	2b00      	cmp	r3, #0
 8009724:	d003      	beq.n	800972e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f000 f8c3 	bl	80098b2 <HAL_TIM_IC_CaptureCallback>
 800972c:	e005      	b.n	800973a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800972e:	6878      	ldr	r0, [r7, #4]
 8009730:	f000 f8b5 	bl	800989e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009734:	6878      	ldr	r0, [r7, #4]
 8009736:	f000 f8c6 	bl	80098c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2200      	movs	r2, #0
 800973e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009740:	68bb      	ldr	r3, [r7, #8]
 8009742:	f003 0308 	and.w	r3, r3, #8
 8009746:	2b00      	cmp	r3, #0
 8009748:	d020      	beq.n	800978c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	f003 0308 	and.w	r3, r3, #8
 8009750:	2b00      	cmp	r3, #0
 8009752:	d01b      	beq.n	800978c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	f06f 0208 	mvn.w	r2, #8
 800975c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	2204      	movs	r2, #4
 8009762:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	69db      	ldr	r3, [r3, #28]
 800976a:	f003 0303 	and.w	r3, r3, #3
 800976e:	2b00      	cmp	r3, #0
 8009770:	d003      	beq.n	800977a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f000 f89d 	bl	80098b2 <HAL_TIM_IC_CaptureCallback>
 8009778:	e005      	b.n	8009786 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800977a:	6878      	ldr	r0, [r7, #4]
 800977c:	f000 f88f 	bl	800989e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009780:	6878      	ldr	r0, [r7, #4]
 8009782:	f000 f8a0 	bl	80098c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	2200      	movs	r2, #0
 800978a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800978c:	68bb      	ldr	r3, [r7, #8]
 800978e:	f003 0310 	and.w	r3, r3, #16
 8009792:	2b00      	cmp	r3, #0
 8009794:	d020      	beq.n	80097d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	f003 0310 	and.w	r3, r3, #16
 800979c:	2b00      	cmp	r3, #0
 800979e:	d01b      	beq.n	80097d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f06f 0210 	mvn.w	r2, #16
 80097a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2208      	movs	r2, #8
 80097ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	69db      	ldr	r3, [r3, #28]
 80097b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d003      	beq.n	80097c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f000 f877 	bl	80098b2 <HAL_TIM_IC_CaptureCallback>
 80097c4:	e005      	b.n	80097d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	f000 f869 	bl	800989e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097cc:	6878      	ldr	r0, [r7, #4]
 80097ce:	f000 f87a 	bl	80098c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2200      	movs	r2, #0
 80097d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	f003 0301 	and.w	r3, r3, #1
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d00c      	beq.n	80097fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	f003 0301 	and.w	r3, r3, #1
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d007      	beq.n	80097fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f06f 0201 	mvn.w	r2, #1
 80097f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80097f6:	6878      	ldr	r0, [r7, #4]
 80097f8:	f7f7 fe6e 	bl	80014d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009802:	2b00      	cmp	r3, #0
 8009804:	d104      	bne.n	8009810 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009806:	68bb      	ldr	r3, [r7, #8]
 8009808:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800980c:	2b00      	cmp	r3, #0
 800980e:	d00c      	beq.n	800982a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009816:	2b00      	cmp	r3, #0
 8009818:	d007      	beq.n	800982a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009822:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009824:	6878      	ldr	r0, [r7, #4]
 8009826:	f000 f943 	bl	8009ab0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009830:	2b00      	cmp	r3, #0
 8009832:	d00c      	beq.n	800984e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800983a:	2b00      	cmp	r3, #0
 800983c:	d007      	beq.n	800984e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009846:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	f000 f93b 	bl	8009ac4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009854:	2b00      	cmp	r3, #0
 8009856:	d00c      	beq.n	8009872 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800985e:	2b00      	cmp	r3, #0
 8009860:	d007      	beq.n	8009872 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800986a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f000 f834 	bl	80098da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009872:	68bb      	ldr	r3, [r7, #8]
 8009874:	f003 0320 	and.w	r3, r3, #32
 8009878:	2b00      	cmp	r3, #0
 800987a:	d00c      	beq.n	8009896 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	f003 0320 	and.w	r3, r3, #32
 8009882:	2b00      	cmp	r3, #0
 8009884:	d007      	beq.n	8009896 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	f06f 0220 	mvn.w	r2, #32
 800988e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009890:	6878      	ldr	r0, [r7, #4]
 8009892:	f000 f903 	bl	8009a9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009896:	bf00      	nop
 8009898:	3710      	adds	r7, #16
 800989a:	46bd      	mov	sp, r7
 800989c:	bd80      	pop	{r7, pc}

0800989e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800989e:	b480      	push	{r7}
 80098a0:	b083      	sub	sp, #12
 80098a2:	af00      	add	r7, sp, #0
 80098a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80098a6:	bf00      	nop
 80098a8:	370c      	adds	r7, #12
 80098aa:	46bd      	mov	sp, r7
 80098ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b0:	4770      	bx	lr

080098b2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80098b2:	b480      	push	{r7}
 80098b4:	b083      	sub	sp, #12
 80098b6:	af00      	add	r7, sp, #0
 80098b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80098ba:	bf00      	nop
 80098bc:	370c      	adds	r7, #12
 80098be:	46bd      	mov	sp, r7
 80098c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c4:	4770      	bx	lr

080098c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80098c6:	b480      	push	{r7}
 80098c8:	b083      	sub	sp, #12
 80098ca:	af00      	add	r7, sp, #0
 80098cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80098ce:	bf00      	nop
 80098d0:	370c      	adds	r7, #12
 80098d2:	46bd      	mov	sp, r7
 80098d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d8:	4770      	bx	lr

080098da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80098da:	b480      	push	{r7}
 80098dc:	b083      	sub	sp, #12
 80098de:	af00      	add	r7, sp, #0
 80098e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80098e2:	bf00      	nop
 80098e4:	370c      	adds	r7, #12
 80098e6:	46bd      	mov	sp, r7
 80098e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ec:	4770      	bx	lr
	...

080098f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80098f0:	b480      	push	{r7}
 80098f2:	b085      	sub	sp, #20
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
 80098f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	4a30      	ldr	r2, [pc, #192]	@ (80099c4 <TIM_Base_SetConfig+0xd4>)
 8009904:	4293      	cmp	r3, r2
 8009906:	d003      	beq.n	8009910 <TIM_Base_SetConfig+0x20>
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800990e:	d108      	bne.n	8009922 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009916:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	685b      	ldr	r3, [r3, #4]
 800991c:	68fa      	ldr	r2, [r7, #12]
 800991e:	4313      	orrs	r3, r2
 8009920:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	4a27      	ldr	r2, [pc, #156]	@ (80099c4 <TIM_Base_SetConfig+0xd4>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d00b      	beq.n	8009942 <TIM_Base_SetConfig+0x52>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009930:	d007      	beq.n	8009942 <TIM_Base_SetConfig+0x52>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	4a24      	ldr	r2, [pc, #144]	@ (80099c8 <TIM_Base_SetConfig+0xd8>)
 8009936:	4293      	cmp	r3, r2
 8009938:	d003      	beq.n	8009942 <TIM_Base_SetConfig+0x52>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	4a23      	ldr	r2, [pc, #140]	@ (80099cc <TIM_Base_SetConfig+0xdc>)
 800993e:	4293      	cmp	r3, r2
 8009940:	d108      	bne.n	8009954 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009948:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800994a:	683b      	ldr	r3, [r7, #0]
 800994c:	68db      	ldr	r3, [r3, #12]
 800994e:	68fa      	ldr	r2, [r7, #12]
 8009950:	4313      	orrs	r3, r2
 8009952:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	695b      	ldr	r3, [r3, #20]
 800995e:	4313      	orrs	r3, r2
 8009960:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	68fa      	ldr	r2, [r7, #12]
 8009966:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	689a      	ldr	r2, [r3, #8]
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009970:	683b      	ldr	r3, [r7, #0]
 8009972:	681a      	ldr	r2, [r3, #0]
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	4a12      	ldr	r2, [pc, #72]	@ (80099c4 <TIM_Base_SetConfig+0xd4>)
 800997c:	4293      	cmp	r3, r2
 800997e:	d007      	beq.n	8009990 <TIM_Base_SetConfig+0xa0>
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	4a11      	ldr	r2, [pc, #68]	@ (80099c8 <TIM_Base_SetConfig+0xd8>)
 8009984:	4293      	cmp	r3, r2
 8009986:	d003      	beq.n	8009990 <TIM_Base_SetConfig+0xa0>
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	4a10      	ldr	r2, [pc, #64]	@ (80099cc <TIM_Base_SetConfig+0xdc>)
 800998c:	4293      	cmp	r3, r2
 800998e:	d103      	bne.n	8009998 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	691a      	ldr	r2, [r3, #16]
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2201      	movs	r2, #1
 800999c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	691b      	ldr	r3, [r3, #16]
 80099a2:	f003 0301 	and.w	r3, r3, #1
 80099a6:	2b01      	cmp	r3, #1
 80099a8:	d105      	bne.n	80099b6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	691b      	ldr	r3, [r3, #16]
 80099ae:	f023 0201 	bic.w	r2, r3, #1
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	611a      	str	r2, [r3, #16]
  }
}
 80099b6:	bf00      	nop
 80099b8:	3714      	adds	r7, #20
 80099ba:	46bd      	mov	sp, r7
 80099bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c0:	4770      	bx	lr
 80099c2:	bf00      	nop
 80099c4:	40012c00 	.word	0x40012c00
 80099c8:	40014000 	.word	0x40014000
 80099cc:	40014400 	.word	0x40014400

080099d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80099d0:	b480      	push	{r7}
 80099d2:	b085      	sub	sp, #20
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
 80099d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80099e0:	2b01      	cmp	r3, #1
 80099e2:	d101      	bne.n	80099e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80099e4:	2302      	movs	r3, #2
 80099e6:	e04f      	b.n	8009a88 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2201      	movs	r2, #1
 80099ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2202      	movs	r2, #2
 80099f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	685b      	ldr	r3, [r3, #4]
 80099fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	689b      	ldr	r3, [r3, #8]
 8009a06:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	4a21      	ldr	r2, [pc, #132]	@ (8009a94 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8009a0e:	4293      	cmp	r3, r2
 8009a10:	d108      	bne.n	8009a24 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009a18:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009a1a:	683b      	ldr	r3, [r7, #0]
 8009a1c:	685b      	ldr	r3, [r3, #4]
 8009a1e:	68fa      	ldr	r2, [r7, #12]
 8009a20:	4313      	orrs	r3, r2
 8009a22:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	68fa      	ldr	r2, [r7, #12]
 8009a32:	4313      	orrs	r3, r2
 8009a34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	68fa      	ldr	r2, [r7, #12]
 8009a3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	4a14      	ldr	r2, [pc, #80]	@ (8009a94 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8009a44:	4293      	cmp	r3, r2
 8009a46:	d009      	beq.n	8009a5c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a50:	d004      	beq.n	8009a5c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	4a10      	ldr	r2, [pc, #64]	@ (8009a98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009a58:	4293      	cmp	r3, r2
 8009a5a:	d10c      	bne.n	8009a76 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009a5c:	68bb      	ldr	r3, [r7, #8]
 8009a5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009a62:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	689b      	ldr	r3, [r3, #8]
 8009a68:	68ba      	ldr	r2, [r7, #8]
 8009a6a:	4313      	orrs	r3, r2
 8009a6c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	68ba      	ldr	r2, [r7, #8]
 8009a74:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2201      	movs	r2, #1
 8009a7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2200      	movs	r2, #0
 8009a82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009a86:	2300      	movs	r3, #0
}
 8009a88:	4618      	mov	r0, r3
 8009a8a:	3714      	adds	r7, #20
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a92:	4770      	bx	lr
 8009a94:	40012c00 	.word	0x40012c00
 8009a98:	40014000 	.word	0x40014000

08009a9c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009a9c:	b480      	push	{r7}
 8009a9e:	b083      	sub	sp, #12
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009aa4:	bf00      	nop
 8009aa6:	370c      	adds	r7, #12
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aae:	4770      	bx	lr

08009ab0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009ab0:	b480      	push	{r7}
 8009ab2:	b083      	sub	sp, #12
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009ab8:	bf00      	nop
 8009aba:	370c      	adds	r7, #12
 8009abc:	46bd      	mov	sp, r7
 8009abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac2:	4770      	bx	lr

08009ac4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009ac4:	b480      	push	{r7}
 8009ac6:	b083      	sub	sp, #12
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009acc:	bf00      	nop
 8009ace:	370c      	adds	r7, #12
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad6:	4770      	bx	lr

08009ad8 <memset>:
 8009ad8:	4402      	add	r2, r0
 8009ada:	4603      	mov	r3, r0
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d100      	bne.n	8009ae2 <memset+0xa>
 8009ae0:	4770      	bx	lr
 8009ae2:	f803 1b01 	strb.w	r1, [r3], #1
 8009ae6:	e7f9      	b.n	8009adc <memset+0x4>

08009ae8 <__libc_init_array>:
 8009ae8:	b570      	push	{r4, r5, r6, lr}
 8009aea:	4d0d      	ldr	r5, [pc, #52]	@ (8009b20 <__libc_init_array+0x38>)
 8009aec:	4c0d      	ldr	r4, [pc, #52]	@ (8009b24 <__libc_init_array+0x3c>)
 8009aee:	1b64      	subs	r4, r4, r5
 8009af0:	10a4      	asrs	r4, r4, #2
 8009af2:	2600      	movs	r6, #0
 8009af4:	42a6      	cmp	r6, r4
 8009af6:	d109      	bne.n	8009b0c <__libc_init_array+0x24>
 8009af8:	4d0b      	ldr	r5, [pc, #44]	@ (8009b28 <__libc_init_array+0x40>)
 8009afa:	4c0c      	ldr	r4, [pc, #48]	@ (8009b2c <__libc_init_array+0x44>)
 8009afc:	f000 f826 	bl	8009b4c <_init>
 8009b00:	1b64      	subs	r4, r4, r5
 8009b02:	10a4      	asrs	r4, r4, #2
 8009b04:	2600      	movs	r6, #0
 8009b06:	42a6      	cmp	r6, r4
 8009b08:	d105      	bne.n	8009b16 <__libc_init_array+0x2e>
 8009b0a:	bd70      	pop	{r4, r5, r6, pc}
 8009b0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b10:	4798      	blx	r3
 8009b12:	3601      	adds	r6, #1
 8009b14:	e7ee      	b.n	8009af4 <__libc_init_array+0xc>
 8009b16:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b1a:	4798      	blx	r3
 8009b1c:	3601      	adds	r6, #1
 8009b1e:	e7f2      	b.n	8009b06 <__libc_init_array+0x1e>
 8009b20:	0800ad98 	.word	0x0800ad98
 8009b24:	0800ad98 	.word	0x0800ad98
 8009b28:	0800ad98 	.word	0x0800ad98
 8009b2c:	0800ad9c 	.word	0x0800ad9c

08009b30 <memcpy>:
 8009b30:	440a      	add	r2, r1
 8009b32:	4291      	cmp	r1, r2
 8009b34:	f100 33ff 	add.w	r3, r0, #4294967295
 8009b38:	d100      	bne.n	8009b3c <memcpy+0xc>
 8009b3a:	4770      	bx	lr
 8009b3c:	b510      	push	{r4, lr}
 8009b3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b46:	4291      	cmp	r1, r2
 8009b48:	d1f9      	bne.n	8009b3e <memcpy+0xe>
 8009b4a:	bd10      	pop	{r4, pc}

08009b4c <_init>:
 8009b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b4e:	bf00      	nop
 8009b50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b52:	bc08      	pop	{r3}
 8009b54:	469e      	mov	lr, r3
 8009b56:	4770      	bx	lr

08009b58 <_fini>:
 8009b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b5a:	bf00      	nop
 8009b5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b5e:	bc08      	pop	{r3}
 8009b60:	469e      	mov	lr, r3
 8009b62:	4770      	bx	lr
