

================================================================
== Vitis HLS Report for 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s'
================================================================
* Date:           Sat Nov 18 16:01:17 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        tau_nn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.80 ns|  2.153 ns|     0.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  5.600 ns|  5.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_1 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read" [firmware/nnet_utils/nnet_activation.h:109]   --->   Operation 4 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i15.i10, i15 %p_read_1, i10 0"   --->   Operation 5 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %p_read_1, i32 4, i32 14"   --->   Operation 6 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln1029 = sext i11 %tmp_1"   --->   Operation 7 'sext' 'sext_ln1029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.77ns)   --->   "%p_Result_s = icmp_slt  i25 %r_V, i25 33554417"   --->   Operation 8 'icmp' 'p_Result_s' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln1049 = trunc i15 %p_read_1"   --->   Operation 9 'trunc' 'trunc_ln1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln1049, i6 0"   --->   Operation 10 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.60ns)   --->   "%icmp_ln1049 = icmp_eq  i10 %tmp, i10 0"   --->   Operation 11 'icmp' 'icmp_ln1049' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.73ns)   --->   "%ret_V = add i13 %sext_ln1029, i13 1"   --->   Operation 12 'add' 'ret_V' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%select_ln1048 = select i1 %icmp_ln1049, i13 %sext_ln1029, i13 %ret_V"   --->   Operation 13 'select' 'select_ln1048' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.32ns) (out node of the LUT)   --->   "%ret_V_2 = select i1 %p_Result_s, i13 %select_ln1048, i13 %sext_ln1029"   --->   Operation 14 'select' 'ret_V_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i13 %ret_V_2" [firmware/nnet_utils/nnet_activation.h:116]   --->   Operation 15 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.75ns)   --->   "%index = add i13 %ret_V_2, i13 512" [firmware/nnet_utils/nnet_activation.h:116]   --->   Operation 16 'add' 'index' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.74ns)   --->   "%add_ln113 = add i12 %trunc_ln116, i12 512" [firmware/nnet_utils/nnet_activation.h:113]   --->   Operation 17 'add' 'add_ln113' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %index, i32 12" [firmware/nnet_utils/nnet_activation.h:117]   --->   Operation 18 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.29ns)   --->   "%index_1 = select i1 %tmp_2, i12 0, i12 %add_ln113" [firmware/nnet_utils/nnet_activation.h:117]   --->   Operation 19 'select' 'index_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i12 %index_1" [firmware/nnet_utils/nnet_activation.h:113]   --->   Operation 20 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %index_1, i32 10, i32 11" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 21 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 22 [1/1] (0.34ns)   --->   "%icmp_ln119 = icmp_ne  i2 %tmp_3, i2 0" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 22 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.30ns)   --->   "%index_2 = select i1 %icmp_ln119, i10 1023, i10 %trunc_ln113" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 23 'select' 'index_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i10 %index_2" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 24 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sigmoid_table_addr = getelementptr i10 %sigmoid_table, i64 0, i64 %zext_ln121"   --->   Operation 25 'getelementptr' 'sigmoid_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.17ns)   --->   "%sigmoid_table_load = load i10 %sigmoid_table_addr"   --->   Operation 26 'load' 'sigmoid_table_load' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 1.17>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln109 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:109]   --->   Operation 27 'specpipeline' 'specpipeline_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (1.17ns)   --->   "%sigmoid_table_load = load i10 %sigmoid_table_addr"   --->   Operation 28 'load' 'sigmoid_table_load' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln123 = ret i10 %sigmoid_table_load" [firmware/nnet_utils/nnet_activation.h:123]   --->   Operation 29 'ret' 'ret_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sigmoid_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1           (read          ) [ 0000]
r_V                (bitconcatenate) [ 0000]
tmp_1              (partselect    ) [ 0000]
sext_ln1029        (sext          ) [ 0000]
p_Result_s         (icmp          ) [ 0000]
trunc_ln1049       (trunc         ) [ 0000]
tmp                (bitconcatenate) [ 0000]
icmp_ln1049        (icmp          ) [ 0000]
ret_V              (add           ) [ 0000]
select_ln1048      (select        ) [ 0000]
ret_V_2            (select        ) [ 0000]
trunc_ln116        (trunc         ) [ 0000]
index              (add           ) [ 0000]
add_ln113          (add           ) [ 0000]
tmp_2              (bitselect     ) [ 0000]
index_1            (select        ) [ 0000]
trunc_ln113        (trunc         ) [ 0110]
tmp_3              (partselect    ) [ 0110]
icmp_ln119         (icmp          ) [ 0000]
index_2            (select        ) [ 0000]
zext_ln121         (zext          ) [ 0000]
sigmoid_table_addr (getelementptr ) [ 0101]
specpipeline_ln109 (specpipeline  ) [ 0000]
sigmoid_table_load (load          ) [ 0000]
ret_ln123          (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sigmoid_table">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i15.i10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="p_read_1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="15" slack="0"/>
<pin id="56" dir="0" index="1" bw="15" slack="0"/>
<pin id="57" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sigmoid_table_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="10" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="10" slack="0"/>
<pin id="64" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigmoid_table_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="10" slack="0"/>
<pin id="69" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sigmoid_table_load/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="r_V_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="25" slack="0"/>
<pin id="75" dir="0" index="1" bw="15" slack="0"/>
<pin id="76" dir="0" index="2" bw="1" slack="0"/>
<pin id="77" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tmp_1_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="11" slack="0"/>
<pin id="83" dir="0" index="1" bw="15" slack="0"/>
<pin id="84" dir="0" index="2" bw="4" slack="0"/>
<pin id="85" dir="0" index="3" bw="5" slack="0"/>
<pin id="86" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="sext_ln1029_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="11" slack="0"/>
<pin id="93" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1029/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="p_Result_s_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="25" slack="0"/>
<pin id="97" dir="0" index="1" bw="5" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="trunc_ln1049_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="15" slack="0"/>
<pin id="103" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="0" index="1" bw="4" slack="0"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln1049_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="ret_V_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="11" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="select_ln1048_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="11" slack="0"/>
<pin id="128" dir="0" index="2" bw="13" slack="0"/>
<pin id="129" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1048/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="ret_V_2_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="13" slack="0"/>
<pin id="136" dir="0" index="2" bw="11" slack="0"/>
<pin id="137" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln116_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="13" slack="0"/>
<pin id="143" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="index_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="13" slack="0"/>
<pin id="147" dir="0" index="1" bw="11" slack="0"/>
<pin id="148" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln113_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="12" slack="0"/>
<pin id="153" dir="0" index="1" bw="11" slack="0"/>
<pin id="154" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_2_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="13" slack="0"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="index_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="12" slack="0"/>
<pin id="169" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_1/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln113_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="12" slack="0"/>
<pin id="175" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln113/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_3_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="0" index="1" bw="12" slack="0"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="0" index="3" bw="5" slack="0"/>
<pin id="182" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln119_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="1"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="index_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="10" slack="1"/>
<pin id="196" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_2/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln121_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="trunc_ln113_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="1"/>
<pin id="206" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln113 "/>
</bind>
</comp>

<comp id="209" class="1005" name="tmp_3_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="1"/>
<pin id="211" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="214" class="1005" name="sigmoid_table_addr_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="1"/>
<pin id="216" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sigmoid_table_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="44" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="54" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="54" pin="2"/><net_sink comp="81" pin=1"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="81" pin=3"/></net>

<net id="94"><net_src comp="81" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="99"><net_src comp="73" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="54" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="91" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="113" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="91" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="119" pin="2"/><net_sink comp="125" pin=2"/></net>

<net id="138"><net_src comp="95" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="125" pin="3"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="91" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="144"><net_src comp="133" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="133" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="141" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="145" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="170"><net_src comp="157" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="151" pin="2"/><net_sink comp="165" pin=2"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="165" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="187" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="207"><net_src comp="173" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="212"><net_src comp="177" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="217"><net_src comp="60" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="67" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> : p_read | {1 }
	Port: sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> : sigmoid_table | {2 3 }
  - Chain level:
	State 1
		sext_ln1029 : 1
		p_Result_s : 1
		tmp : 1
		icmp_ln1049 : 2
		ret_V : 2
		select_ln1048 : 3
		ret_V_2 : 4
		trunc_ln116 : 5
		index : 5
		add_ln113 : 6
		tmp_2 : 6
		index_1 : 7
		trunc_ln113 : 8
		tmp_3 : 8
	State 2
		index_2 : 1
		zext_ln121 : 2
		sigmoid_table_addr : 3
		sigmoid_table_load : 4
	State 3
		ret_ln123 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |     ret_V_fu_119     |    0    |    18   |
|    add   |     index_fu_145     |    0    |    20   |
|          |   add_ln113_fu_151   |    0    |    19   |
|----------|----------------------|---------|---------|
|          | select_ln1048_fu_125 |    0    |    13   |
|  select  |    ret_V_2_fu_133    |    0    |    13   |
|          |    index_1_fu_165    |    0    |    12   |
|          |    index_2_fu_192    |    0    |    10   |
|----------|----------------------|---------|---------|
|          |   p_Result_s_fu_95   |    0    |    16   |
|   icmp   |  icmp_ln1049_fu_113  |    0    |    11   |
|          |   icmp_ln119_fu_187  |    0    |    8    |
|----------|----------------------|---------|---------|
|   read   |  p_read_1_read_fu_54 |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|       r_V_fu_73      |    0    |    0    |
|          |      tmp_fu_105      |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|      tmp_1_fu_81     |    0    |    0    |
|          |     tmp_3_fu_177     |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |   sext_ln1029_fu_91  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln1049_fu_101 |    0    |    0    |
|   trunc  |  trunc_ln116_fu_141  |    0    |    0    |
|          |  trunc_ln113_fu_173  |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|     tmp_2_fu_157     |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln121_fu_199  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   140   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|sigmoid_table_addr_reg_214|   10   |
|       tmp_3_reg_209      |    2   |
|    trunc_ln113_reg_204   |   10   |
+--------------------------+--------+
|           Total          |   22   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   140  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   22   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   22   |   149  |
+-----------+--------+--------+--------+
