Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Fri Mar 28 11:16:49 2025
| Host         : GoodKook-Skull running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fxp_sqrt_top_wrapper_timing_summary_routed.rpt -pb fxp_sqrt_top_wrapper_timing_summary_routed.pb -rpx fxp_sqrt_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fxp_sqrt_top_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    493.105        0.000                      0                  180        0.045        0.000                      0                  180        4.500        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
dut_clk_pin  {0.000 5.000}        500.000         2.000           
emu_clk_pin  {0.000 5.000}        500.000         2.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dut_clk_pin       493.105        0.000                      0                  130        0.128        0.000                      0                  130        4.500        0.000                       0                    76  
emu_clk_pin       497.760        0.000                      0                   32        0.153        0.000                      0                   32        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
emu_clk_pin   dut_clk_pin       495.145        0.000                      0                   22        0.178        0.000                      0                   22  
dut_clk_pin   emu_clk_pin       493.907        0.000                      0                   12        0.045        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        emu_clk_pin                 
(none)                      emu_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      493.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             493.105ns  (required time - arrival time)
  Source:                 _269_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _316_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 1.610ns (23.977%)  route 5.105ns (76.023%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 504.985 - 500.000 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _382_/O
                         net (fo=1, routed)           2.025     3.496    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _210_/O
                         net (fo=75, routed)          1.692     5.284    u_fxp_sqrt_top.ap_clk
    SLICE_X0Y122         FDRE                                         r  _269_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.456     5.740 r  _269_/Q
                         net (fo=6, routed)           1.447     7.187    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.empty_10_fu_236_p3[4]
    SLICE_X1Y122         LUT6 (Prop_lut6_I2_O)        0.124     7.311 f  _145_/O
                         net (fo=8, routed)           1.245     8.556    _013_[2]
    SLICE_X7Y120         LUT5 (Prop_lut5_I0_O)        0.124     8.680 r  _143_/O
                         net (fo=1, routed)           0.481     9.161    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.shl_ln108_fu_187_p2[8]
    SLICE_X4Y120         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.546 r  _203_/CO[3]
                         net (fo=1, routed)           0.000     9.546    _029_[7]
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.768 r  _204_/O[0]
                         net (fo=1, routed)           1.115    10.883    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_2_fu_213_p2[9]
    SLICE_X6Y121         LUT3 (Prop_lut3_I1_O)        0.299    11.182 r  _109_/O
                         net (fo=2, routed)           0.817    11.999    _078_[0]
    SLICE_X5Y122         FDRE                                         r  _316_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _382_/O
                         net (fo=1, routed)           1.920   503.321    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _210_/O
                         net (fo=75, routed)          1.573   504.985    u_fxp_sqrt_top.ap_clk
    SLICE_X5Y122         FDRE                                         r  _316_/C
                         clock pessimism              0.259   505.244    
                         clock uncertainty           -0.035   505.209    
    SLICE_X5Y122         FDRE (Setup_fdre_C_D)       -0.105   505.104    _316_
  -------------------------------------------------------------------
                         required time                        505.104    
                         arrival time                         -11.999    
  -------------------------------------------------------------------
                         slack                                493.105    

Slack (MET) :             493.249ns  (required time - arrival time)
  Source:                 _280_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _294_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 2.610ns (38.511%)  route 4.167ns (61.489%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 504.988 - 500.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _382_/O
                         net (fo=1, routed)           2.025     3.496    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _210_/O
                         net (fo=75, routed)          1.691     5.283    u_fxp_sqrt_top.ap_clk
    SLICE_X6Y122         FDRE                                         r  _280_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.518     5.801 f  _280_/Q
                         net (fo=37, routed)          1.585     7.387    _013_[5]
    SLICE_X1Y119         LUT6 (Prop_lut6_I5_O)        0.124     7.511 r  _123_/O
                         net (fo=1, routed)           0.000     7.511    _000_
    SLICE_X1Y119         MUXF7 (Prop_muxf7_I0_O)      0.238     7.749 r  _124_/O
                         net (fo=3, routed)           0.754     8.502    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.shl_ln108_fu_187_p2[3]
    SLICE_X5Y119         LUT2 (Prop_lut2_I0_O)        0.298     8.800 r  _186_/O
                         net (fo=1, routed)           0.000     8.800    _033_[3]
    SLICE_X5Y119         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.201 r  _205_/CO[3]
                         net (fo=1, routed)           0.000     9.201    _032_[3]
    SLICE_X5Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  _206_/CO[3]
                         net (fo=1, routed)           0.000     9.315    _032_[7]
    SLICE_X5Y121         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.554 r  _207_/O[2]
                         net (fo=1, routed)           0.997    10.551    _035_[10]
    SLICE_X6Y121         LUT3 (Prop_lut3_I0_O)        0.330    10.881 r  _110_/O
                         net (fo=2, routed)           0.831    11.713    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_4_out[10]
    SLICE_X6Y120         LUT5 (Prop_lut5_I2_O)        0.348    12.061 r  _346_/O
                         net (fo=1, routed)           0.000    12.061    _067_
    SLICE_X6Y120         FDRE                                         r  _294_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _382_/O
                         net (fo=1, routed)           1.920   503.321    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _210_/O
                         net (fo=75, routed)          1.576   504.988    u_fxp_sqrt_top.ap_clk
    SLICE_X6Y120         FDRE                                         r  _294_/C
                         clock pessimism              0.276   505.264    
                         clock uncertainty           -0.035   505.229    
    SLICE_X6Y120         FDRE (Setup_fdre_C_D)        0.081   505.310    _294_
  -------------------------------------------------------------------
                         required time                        505.310    
                         arrival time                         -12.061    
  -------------------------------------------------------------------
                         slack                                493.249    

Slack (MET) :             493.281ns  (required time - arrival time)
  Source:                 _271_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _275_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.983ns (31.202%)  route 4.372ns (68.798%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 504.985 - 500.000 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _382_/O
                         net (fo=1, routed)           2.025     3.496    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _210_/O
                         net (fo=75, routed)          1.692     5.284    u_fxp_sqrt_top.ap_clk
    SLICE_X0Y122         FDRE                                         r  _271_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.456     5.740 r  _271_/Q
                         net (fo=6, routed)           1.507     7.248    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.empty_10_fu_236_p3[6]
    SLICE_X3Y122         LUT4 (Prop_lut4_I0_O)        0.124     7.372 r  _148_/O
                         net (fo=1, routed)           0.000     7.372    _010_
    SLICE_X3Y122         MUXF7 (Prop_muxf7_I1_O)      0.217     7.589 r  _149_/O
                         net (fo=3, routed)           0.844     8.433    _080_[2]
    SLICE_X6Y121         LUT5 (Prop_lut5_I2_O)        0.299     8.732 r  _146_/O
                         net (fo=1, routed)           0.547     9.278    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.shl_ln108_fu_187_p2[9]
    SLICE_X4Y121         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     9.834 r  _204_/O[2]
                         net (fo=1, routed)           0.794    10.629    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_2_fu_213_p2[11]
    SLICE_X6Y121         LUT3 (Prop_lut3_I1_O)        0.331    10.960 r  _113_/O
                         net (fo=2, routed)           0.680    11.640    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_4_out[11]
    SLICE_X4Y122         FDRE                                         r  _275_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _382_/O
                         net (fo=1, routed)           1.920   503.321    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _210_/O
                         net (fo=75, routed)          1.573   504.985    u_fxp_sqrt_top.ap_clk
    SLICE_X4Y122         FDRE                                         r  _275_/C
                         clock pessimism              0.259   505.244    
                         clock uncertainty           -0.035   505.209    
    SLICE_X4Y122         FDRE (Setup_fdre_C_D)       -0.288   504.921    _275_
  -------------------------------------------------------------------
                         required time                        504.921    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                493.281    

Slack (MET) :             493.363ns  (required time - arrival time)
  Source:                 _280_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _317_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 2.262ns (36.190%)  route 3.988ns (63.810%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 504.985 - 500.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _382_/O
                         net (fo=1, routed)           2.025     3.496    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _210_/O
                         net (fo=75, routed)          1.691     5.283    u_fxp_sqrt_top.ap_clk
    SLICE_X6Y122         FDRE                                         r  _280_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.518     5.801 f  _280_/Q
                         net (fo=37, routed)          1.585     7.387    _013_[5]
    SLICE_X1Y119         LUT6 (Prop_lut6_I5_O)        0.124     7.511 r  _123_/O
                         net (fo=1, routed)           0.000     7.511    _000_
    SLICE_X1Y119         MUXF7 (Prop_muxf7_I0_O)      0.238     7.749 r  _124_/O
                         net (fo=3, routed)           0.754     8.502    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.shl_ln108_fu_187_p2[3]
    SLICE_X5Y119         LUT2 (Prop_lut2_I0_O)        0.298     8.800 r  _186_/O
                         net (fo=1, routed)           0.000     8.800    _033_[3]
    SLICE_X5Y119         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.201 r  _205_/CO[3]
                         net (fo=1, routed)           0.000     9.201    _032_[3]
    SLICE_X5Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  _206_/CO[3]
                         net (fo=1, routed)           0.000     9.315    _032_[7]
    SLICE_X5Y121         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.554 r  _207_/O[2]
                         net (fo=1, routed)           0.997    10.551    _035_[10]
    SLICE_X6Y121         LUT3 (Prop_lut3_I0_O)        0.330    10.881 r  _110_/O
                         net (fo=2, routed)           0.652    11.534    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_4_out[10]
    SLICE_X5Y122         FDRE                                         r  _317_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _382_/O
                         net (fo=1, routed)           1.920   503.321    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _210_/O
                         net (fo=75, routed)          1.573   504.985    u_fxp_sqrt_top.ap_clk
    SLICE_X5Y122         FDRE                                         r  _317_/C
                         clock pessimism              0.276   505.261    
                         clock uncertainty           -0.035   505.226    
    SLICE_X5Y122         FDRE (Setup_fdre_C_D)       -0.329   504.897    _317_
  -------------------------------------------------------------------
                         required time                        504.897    
                         arrival time                         -11.534    
  -------------------------------------------------------------------
                         slack                                493.363    

Slack (MET) :             493.386ns  (required time - arrival time)
  Source:                 _278_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _319_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 2.247ns (34.673%)  route 4.234ns (65.327%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 504.990 - 500.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _382_/O
                         net (fo=1, routed)           2.025     3.496    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _210_/O
                         net (fo=75, routed)          1.691     5.283    u_fxp_sqrt_top.ap_clk
    SLICE_X6Y122         FDRE                                         r  _278_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.518     5.801 r  _278_/Q
                         net (fo=21, routed)          1.520     7.321    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[1]
    SLICE_X0Y121         LUT4 (Prop_lut4_I3_O)        0.124     7.445 r  _156_/O
                         net (fo=1, routed)           0.000     7.445    _012_
    SLICE_X0Y121         MUXF7 (Prop_muxf7_I1_O)      0.217     7.662 r  _157_/O
                         net (fo=5, routed)           0.927     8.589    _013_[3]
    SLICE_X4Y122         LUT6 (Prop_lut6_I3_O)        0.299     8.888 r  _195_/O
                         net (fo=1, routed)           0.000     8.888    _017_
    SLICE_X4Y122         MUXF7 (Prop_muxf7_I1_O)      0.245     9.133 r  _196_/O
                         net (fo=1, routed)           0.496     9.629    _033_[12]
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.545    10.174 r  _208_/O[0]
                         net (fo=1, routed)           0.684    10.858    _035_[12]
    SLICE_X2Y121         LUT3 (Prop_lut3_I0_O)        0.299    11.157 r  _114_/O
                         net (fo=2, routed)           0.607    11.764    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_4_out[12]
    SLICE_X2Y120         FDRE                                         r  _319_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _382_/O
                         net (fo=1, routed)           1.920   503.321    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _210_/O
                         net (fo=75, routed)          1.578   504.990    u_fxp_sqrt_top.ap_clk
    SLICE_X2Y120         FDRE                                         r  _319_/C
                         clock pessimism              0.259   505.249    
                         clock uncertainty           -0.035   505.214    
    SLICE_X2Y120         FDRE (Setup_fdre_C_D)       -0.064   505.150    _319_
  -------------------------------------------------------------------
                         required time                        505.150    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                493.386    

Slack (MET) :             493.404ns  (required time - arrival time)
  Source:                 _271_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _318_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 1.983ns (31.784%)  route 4.256ns (68.216%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 504.985 - 500.000 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _382_/O
                         net (fo=1, routed)           2.025     3.496    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _210_/O
                         net (fo=75, routed)          1.692     5.284    u_fxp_sqrt_top.ap_clk
    SLICE_X0Y122         FDRE                                         r  _271_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.456     5.740 r  _271_/Q
                         net (fo=6, routed)           1.507     7.248    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.empty_10_fu_236_p3[6]
    SLICE_X3Y122         LUT4 (Prop_lut4_I0_O)        0.124     7.372 r  _148_/O
                         net (fo=1, routed)           0.000     7.372    _010_
    SLICE_X3Y122         MUXF7 (Prop_muxf7_I1_O)      0.217     7.589 r  _149_/O
                         net (fo=3, routed)           0.844     8.433    _080_[2]
    SLICE_X6Y121         LUT5 (Prop_lut5_I2_O)        0.299     8.732 r  _146_/O
                         net (fo=1, routed)           0.547     9.278    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.shl_ln108_fu_187_p2[9]
    SLICE_X4Y121         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     9.834 r  _204_/O[2]
                         net (fo=1, routed)           0.794    10.629    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_2_fu_213_p2[11]
    SLICE_X6Y121         LUT3 (Prop_lut3_I1_O)        0.331    10.960 r  _113_/O
                         net (fo=2, routed)           0.564    11.523    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_4_out[11]
    SLICE_X5Y122         FDRE                                         r  _318_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _382_/O
                         net (fo=1, routed)           1.920   503.321    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _210_/O
                         net (fo=75, routed)          1.573   504.985    u_fxp_sqrt_top.ap_clk
    SLICE_X5Y122         FDRE                                         r  _318_/C
                         clock pessimism              0.259   505.244    
                         clock uncertainty           -0.035   505.209    
    SLICE_X5Y122         FDRE (Setup_fdre_C_D)       -0.282   504.927    _318_
  -------------------------------------------------------------------
                         required time                        504.927    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                493.404    

Slack (MET) :             493.494ns  (required time - arrival time)
  Source:                 _280_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _289_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 2.457ns (37.636%)  route 4.071ns (62.364%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 504.988 - 500.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _382_/O
                         net (fo=1, routed)           2.025     3.496    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _210_/O
                         net (fo=75, routed)          1.691     5.283    u_fxp_sqrt_top.ap_clk
    SLICE_X6Y122         FDRE                                         r  _280_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.518     5.801 f  _280_/Q
                         net (fo=37, routed)          1.585     7.387    _013_[5]
    SLICE_X1Y119         LUT6 (Prop_lut6_I5_O)        0.124     7.511 r  _123_/O
                         net (fo=1, routed)           0.000     7.511    _000_
    SLICE_X1Y119         MUXF7 (Prop_muxf7_I0_O)      0.238     7.749 r  _124_/O
                         net (fo=3, routed)           0.823     8.571    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.shl_ln108_fu_187_p2[3]
    SLICE_X4Y119         LUT2 (Prop_lut2_I0_O)        0.298     8.869 r  _166_/O
                         net (fo=1, routed)           0.000     8.869    _030_[2]
    SLICE_X4Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.267 r  _202_/CO[3]
                         net (fo=1, routed)           0.000     9.267    _029_[3]
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.489 r  _203_/O[0]
                         net (fo=1, routed)           0.819    10.308    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_2_fu_213_p2[5]
    SLICE_X3Y120         LUT3 (Prop_lut3_I1_O)        0.327    10.635 r  _105_/O
                         net (fo=2, routed)           0.844    11.480    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_4_out[5]
    SLICE_X6Y120         LUT5 (Prop_lut5_I2_O)        0.332    11.812 r  _341_/O
                         net (fo=1, routed)           0.000    11.812    _062_
    SLICE_X6Y120         FDRE                                         r  _289_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _382_/O
                         net (fo=1, routed)           1.920   503.321    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _210_/O
                         net (fo=75, routed)          1.576   504.988    u_fxp_sqrt_top.ap_clk
    SLICE_X6Y120         FDRE                                         r  _289_/C
                         clock pessimism              0.276   505.264    
                         clock uncertainty           -0.035   505.229    
    SLICE_X6Y120         FDRE (Setup_fdre_C_D)        0.077   505.306    _289_
  -------------------------------------------------------------------
                         required time                        505.306    
                         arrival time                         -11.812    
  -------------------------------------------------------------------
                         slack                                493.494    

Slack (MET) :             493.548ns  (required time - arrival time)
  Source:                 _280_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _290_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.573ns (40.119%)  route 3.840ns (59.881%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 504.990 - 500.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _382_/O
                         net (fo=1, routed)           2.025     3.496    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _210_/O
                         net (fo=75, routed)          1.691     5.283    u_fxp_sqrt_top.ap_clk
    SLICE_X6Y122         FDRE                                         r  _280_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.518     5.801 f  _280_/Q
                         net (fo=37, routed)          1.585     7.387    _013_[5]
    SLICE_X1Y119         LUT6 (Prop_lut6_I5_O)        0.124     7.511 r  _123_/O
                         net (fo=1, routed)           0.000     7.511    _000_
    SLICE_X1Y119         MUXF7 (Prop_muxf7_I0_O)      0.238     7.749 r  _124_/O
                         net (fo=3, routed)           0.823     8.571    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.shl_ln108_fu_187_p2[3]
    SLICE_X4Y119         LUT2 (Prop_lut2_I0_O)        0.298     8.869 r  _166_/O
                         net (fo=1, routed)           0.000     8.869    _030_[2]
    SLICE_X4Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.267 r  _202_/CO[3]
                         net (fo=1, routed)           0.000     9.267    _029_[3]
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.601 r  _203_/O[1]
                         net (fo=1, routed)           0.817    10.418    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_2_fu_213_p2[6]
    SLICE_X4Y118         LUT3 (Prop_lut3_I1_O)        0.331    10.749 r  _106_/O
                         net (fo=2, routed)           0.616    11.365    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_4_out[6]
    SLICE_X3Y119         LUT5 (Prop_lut5_I2_O)        0.332    11.697 r  _342_/O
                         net (fo=1, routed)           0.000    11.697    _063_
    SLICE_X3Y119         FDRE                                         r  _290_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _382_/O
                         net (fo=1, routed)           1.920   503.321    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _210_/O
                         net (fo=75, routed)          1.578   504.990    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y119         FDRE                                         r  _290_/C
                         clock pessimism              0.259   505.249    
                         clock uncertainty           -0.035   505.214    
    SLICE_X3Y119         FDRE (Setup_fdre_C_D)        0.031   505.245    _290_
  -------------------------------------------------------------------
                         required time                        505.245    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                493.548    

Slack (MET) :             493.632ns  (required time - arrival time)
  Source:                 _280_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _314_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 2.230ns (37.293%)  route 3.750ns (62.707%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 504.988 - 500.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _382_/O
                         net (fo=1, routed)           2.025     3.496    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _210_/O
                         net (fo=75, routed)          1.691     5.283    u_fxp_sqrt_top.ap_clk
    SLICE_X6Y122         FDRE                                         r  _280_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.518     5.801 f  _280_/Q
                         net (fo=37, routed)          1.585     7.387    _013_[5]
    SLICE_X1Y119         LUT6 (Prop_lut6_I5_O)        0.124     7.511 r  _123_/O
                         net (fo=1, routed)           0.000     7.511    _000_
    SLICE_X1Y119         MUXF7 (Prop_muxf7_I0_O)      0.238     7.749 r  _124_/O
                         net (fo=3, routed)           0.754     8.502    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.shl_ln108_fu_187_p2[3]
    SLICE_X5Y119         LUT2 (Prop_lut2_I0_O)        0.298     8.800 r  _186_/O
                         net (fo=1, routed)           0.000     8.800    _033_[3]
    SLICE_X5Y119         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.201 r  _205_/CO[3]
                         net (fo=1, routed)           0.000     9.201    _032_[3]
    SLICE_X5Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.514 r  _206_/O[3]
                         net (fo=1, routed)           0.827    10.341    _035_[7]
    SLICE_X6Y120         LUT3 (Prop_lut3_I0_O)        0.338    10.679 r  _107_/O
                         net (fo=2, routed)           0.584    11.263    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_4_out[7]
    SLICE_X5Y120         FDRE                                         r  _314_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _382_/O
                         net (fo=1, routed)           1.920   503.321    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _210_/O
                         net (fo=75, routed)          1.576   504.988    u_fxp_sqrt_top.ap_clk
    SLICE_X5Y120         FDRE                                         r  _314_/C
                         clock pessimism              0.276   505.264    
                         clock uncertainty           -0.035   505.229    
    SLICE_X5Y120         FDRE (Setup_fdre_C_D)       -0.334   504.895    _314_
  -------------------------------------------------------------------
                         required time                        504.895    
                         arrival time                         -11.263    
  -------------------------------------------------------------------
                         slack                                493.632    

Slack (MET) :             493.659ns  (required time - arrival time)
  Source:                 _280_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _315_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 2.195ns (35.295%)  route 4.024ns (64.705%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 504.987 - 500.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _382_/O
                         net (fo=1, routed)           2.025     3.496    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _210_/O
                         net (fo=75, routed)          1.691     5.283    u_fxp_sqrt_top.ap_clk
    SLICE_X6Y122         FDRE                                         r  _280_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.518     5.801 f  _280_/Q
                         net (fo=37, routed)          1.585     7.387    _013_[5]
    SLICE_X1Y119         LUT6 (Prop_lut6_I5_O)        0.124     7.511 r  _123_/O
                         net (fo=1, routed)           0.000     7.511    _000_
    SLICE_X1Y119         MUXF7 (Prop_muxf7_I0_O)      0.238     7.749 r  _124_/O
                         net (fo=3, routed)           0.823     8.571    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.shl_ln108_fu_187_p2[3]
    SLICE_X4Y119         LUT2 (Prop_lut2_I0_O)        0.298     8.869 r  _166_/O
                         net (fo=1, routed)           0.000     8.869    _030_[2]
    SLICE_X4Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.267 r  _202_/CO[3]
                         net (fo=1, routed)           0.000     9.267    _029_[3]
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.580 r  _203_/O[3]
                         net (fo=1, routed)           0.803    10.384    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_2_fu_213_p2[8]
    SLICE_X6Y121         LUT3 (Prop_lut3_I1_O)        0.306    10.690 r  _108_/O
                         net (fo=2, routed)           0.813    11.502    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_4_out[8]
    SLICE_X7Y121         FDRE                                         r  _315_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _382_/O
                         net (fo=1, routed)           1.920   503.321    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _210_/O
                         net (fo=75, routed)          1.575   504.987    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y121         FDRE                                         r  _315_/C
                         clock pessimism              0.276   505.263    
                         clock uncertainty           -0.035   505.228    
    SLICE_X7Y121         FDRE (Setup_fdre_C_D)       -0.067   505.161    _315_
  -------------------------------------------------------------------
                         required time                        505.161    
                         arrival time                         -11.502    
  -------------------------------------------------------------------
                         slack                                493.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 _218_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _280_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _382_/O
                         net (fo=1, routed)           0.644     0.884    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _210_/O
                         net (fo=75, routed)          0.587     1.497    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y122         FDRE                                         r  _218_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  _218_/Q
                         net (fo=3, routed)           0.076     1.714    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60[2]
    SLICE_X6Y122         LUT3 (Prop_lut3_I1_O)        0.045     1.759 r  _178_/O
                         net (fo=1, routed)           0.000     1.759    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_fu_130_p2[3]
    SLICE_X6Y122         FDRE                                         r  _280_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _382_/O
                         net (fo=1, routed)           0.699     1.126    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _210_/O
                         net (fo=75, routed)          0.854     2.010    u_fxp_sqrt_top.ap_clk
    SLICE_X6Y122         FDRE                                         r  _280_/C
                         clock pessimism             -0.500     1.510    
    SLICE_X6Y122         FDRE (Hold_fdre_C_D)         0.121     1.631    _280_
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 _261_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _295_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.845%)  route 0.131ns (48.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _382_/O
                         net (fo=1, routed)           0.644     0.884    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _210_/O
                         net (fo=75, routed)          0.590     1.500    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y119         FDRE                                         r  _261_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _261_/Q
                         net (fo=5, routed)           0.131     1.771    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.ap_done_int
    SLICE_X4Y118         FDRE                                         r  _295_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _382_/O
                         net (fo=1, routed)           0.699     1.126    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _210_/O
                         net (fo=75, routed)          0.859     2.014    u_fxp_sqrt_top.ap_clk
    SLICE_X4Y118         FDRE                                         r  _295_/C
                         clock pessimism             -0.479     1.535    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.070     1.605    _295_
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 _301_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _289_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.505%)  route 0.116ns (38.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _382_/O
                         net (fo=1, routed)           0.644     0.884    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _210_/O
                         net (fo=75, routed)          0.590     1.500    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y118         FDRE                                         r  _301_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _301_/Q
                         net (fo=1, routed)           0.116     1.757    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.zext_ln90[5]
    SLICE_X6Y120         LUT5 (Prop_lut5_I3_O)        0.045     1.802 r  _341_/O
                         net (fo=1, routed)           0.000     1.802    _062_
    SLICE_X6Y120         FDRE                                         r  _289_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _382_/O
                         net (fo=1, routed)           0.699     1.126    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _210_/O
                         net (fo=75, routed)          0.856     2.012    u_fxp_sqrt_top.ap_clk
    SLICE_X6Y120         FDRE                                         r  _289_/C
                         clock pessimism             -0.500     1.512    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.120     1.632    _289_
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 _297_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _285_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.505%)  route 0.116ns (38.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _382_/O
                         net (fo=1, routed)           0.644     0.884    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _210_/O
                         net (fo=75, routed)          0.591     1.501    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y117         FDRE                                         r  _297_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _297_/Q
                         net (fo=1, routed)           0.116     1.758    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.zext_ln90[1]
    SLICE_X6Y119         LUT5 (Prop_lut5_I3_O)        0.045     1.803 r  _336_/O
                         net (fo=1, routed)           0.000     1.803    _057_
    SLICE_X6Y119         FDRE                                         r  _285_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _382_/O
                         net (fo=1, routed)           0.699     1.126    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _210_/O
                         net (fo=75, routed)          0.857     2.013    u_fxp_sqrt_top.ap_clk
    SLICE_X6Y119         FDRE                                         r  _285_/C
                         clock pessimism             -0.500     1.513    
    SLICE_X6Y119         FDRE (Hold_fdre_C_D)         0.120     1.633    _285_
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 _274_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _330_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.789%)  route 0.126ns (47.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _382_/O
                         net (fo=1, routed)           0.644     0.884    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _210_/O
                         net (fo=75, routed)          0.588     1.498    u_fxp_sqrt_top.ap_clk
    SLICE_X0Y121         FDRE                                         r  _274_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  _274_/Q
                         net (fo=4, routed)           0.126     1.765    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.empty_10_fu_236_p3[9]
    SLICE_X2Y122         FDRE                                         r  _330_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _382_/O
                         net (fo=1, routed)           0.699     1.126    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _210_/O
                         net (fo=75, routed)          0.858     2.013    u_fxp_sqrt_top.ap_clk
    SLICE_X2Y122         FDRE                                         r  _330_/C
                         clock pessimism             -0.502     1.511    
    SLICE_X2Y122         FDRE (Hold_fdre_C_D)         0.064     1.575    _330_
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 _302_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _290_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.636%)  route 0.154ns (45.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _382_/O
                         net (fo=1, routed)           0.644     0.884    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _210_/O
                         net (fo=75, routed)          0.590     1.500    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y118         FDRE                                         r  _302_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _302_/Q
                         net (fo=1, routed)           0.154     1.795    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.zext_ln90[6]
    SLICE_X3Y119         LUT5 (Prop_lut5_I3_O)        0.045     1.840 r  _342_/O
                         net (fo=1, routed)           0.000     1.840    _063_
    SLICE_X3Y119         FDRE                                         r  _290_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _382_/O
                         net (fo=1, routed)           0.699     1.126    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _210_/O
                         net (fo=75, routed)          0.860     2.016    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y119         FDRE                                         r  _290_/C
                         clock pessimism             -0.479     1.537    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.092     1.629    _290_
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 _217_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _278_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.400%)  route 0.162ns (46.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _382_/O
                         net (fo=1, routed)           0.644     0.884    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _210_/O
                         net (fo=75, routed)          0.587     1.497    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y122         FDRE                                         r  _217_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_fdre_C_Q)         0.141     1.638 f  _217_/Q
                         net (fo=3, routed)           0.162     1.800    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60[1]
    SLICE_X6Y122         LUT2 (Prop_lut2_I1_O)        0.045     1.845 r  _181_/O
                         net (fo=1, routed)           0.000     1.845    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_fu_130_p2[1]
    SLICE_X6Y122         FDRE                                         r  _278_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _382_/O
                         net (fo=1, routed)           0.699     1.126    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _210_/O
                         net (fo=75, routed)          0.854     2.010    u_fxp_sqrt_top.ap_clk
    SLICE_X6Y122         FDRE                                         r  _278_/C
                         clock pessimism             -0.500     1.510    
    SLICE_X6Y122         FDRE (Hold_fdre_C_D)         0.120     1.630    _278_
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 _272_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _273_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.392%)  route 0.150ns (51.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _382_/O
                         net (fo=1, routed)           0.644     0.884    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _210_/O
                         net (fo=75, routed)          0.588     1.498    u_fxp_sqrt_top.ap_clk
    SLICE_X0Y122         FDRE                                         r  _272_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  _272_/Q
                         net (fo=6, routed)           0.150     1.789    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.empty_10_fu_236_p3[7]
    SLICE_X0Y122         FDRE                                         r  _273_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _382_/O
                         net (fo=1, routed)           0.699     1.126    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _210_/O
                         net (fo=75, routed)          0.858     2.013    u_fxp_sqrt_top.ap_clk
    SLICE_X0Y122         FDRE                                         r  _273_/C
                         clock pessimism             -0.515     1.498    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.075     1.573    _273_
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 _320_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _262_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.187%)  route 0.210ns (59.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _382_/O
                         net (fo=1, routed)           0.644     0.884    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _210_/O
                         net (fo=75, routed)          0.587     1.497    u_fxp_sqrt_top.ap_clk
    SLICE_X4Y121         FDRE                                         r  _320_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  _320_/Q
                         net (fo=12, routed)          0.210     1.847    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.ap_enable_reg_pp0_iter0
    SLICE_X3Y118         FDRE                                         r  _262_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _382_/O
                         net (fo=1, routed)           0.699     1.126    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _210_/O
                         net (fo=75, routed)          0.862     2.017    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y118         FDRE                                         r  _262_/C
                         clock pessimism             -0.479     1.538    
    SLICE_X3Y118         FDRE (Hold_fdre_C_D)         0.075     1.613    _262_
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 _306_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _294_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.054%)  route 0.193ns (50.946%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _382_/O
                         net (fo=1, routed)           0.644     0.884    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _210_/O
                         net (fo=75, routed)          0.589     1.499    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y119         FDRE                                         r  _306_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  _306_/Q
                         net (fo=1, routed)           0.193     1.833    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.zext_ln90[10]
    SLICE_X6Y120         LUT5 (Prop_lut5_I3_O)        0.045     1.878 r  _346_/O
                         net (fo=1, routed)           0.000     1.878    _067_
    SLICE_X6Y120         FDRE                                         r  _294_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _382_/O
                         net (fo=1, routed)           0.699     1.126    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _210_/O
                         net (fo=75, routed)          0.856     2.012    u_fxp_sqrt_top.ap_clk
    SLICE_X6Y120         FDRE                                         r  _294_/C
                         clock pessimism             -0.500     1.512    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.121     1.633    _294_
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dut_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_dut }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         500.000     497.845    BUFGCTRL_X0Y16  _210_/I
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X7Y122    _216_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X7Y122    _217_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X7Y122    _218_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X7Y122    _219_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X3Y119    _261_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X3Y118    _262_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X3Y119    _263_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X2Y121    _264_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X0Y121    _265_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X7Y122    _216_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X7Y122    _216_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X7Y122    _217_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X7Y122    _217_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X7Y122    _218_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X7Y122    _218_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X7Y122    _219_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X7Y122    _219_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X3Y119    _261_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X3Y119    _261_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y122    _216_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y122    _216_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y122    _217_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y122    _217_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y122    _218_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y122    _218_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y122    _219_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y122    _219_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119    _261_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119    _261_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      497.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             497.760ns  (required time - arrival time)
  Source:                 _237_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _260_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.642ns (29.080%)  route 1.566ns (70.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 505.005 - 500.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.698     5.306    _077_
    SLICE_X2Y118         FDRE                                         r  _237_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518     5.824 f  _237_/Q
                         net (fo=2, routed)           1.566     7.390    ap_start
    SLICE_X1Y121         LUT5 (Prop_lut5_I3_O)        0.124     7.514 r  _337_/O
                         net (fo=1, routed)           0.000     7.514    _058_
    SLICE_X1Y121         FDRE                                         r  _260_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _383_/O
                         net (fo=1, routed)           1.920   503.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _209_/O
                         net (fo=46, routed)          1.577   505.005    _077_
    SLICE_X1Y121         FDRE                                         r  _260_/C
                         clock pessimism              0.275   505.280    
                         clock uncertainty           -0.035   505.245    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)        0.029   505.274    _260_
  -------------------------------------------------------------------
                         required time                        505.274    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                497.760    

Slack (MET) :             498.570ns  (required time - arrival time)
  Source:                 _259_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _224_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.580ns (41.263%)  route 0.826ns (58.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 505.005 - 500.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.692     5.300    _077_
    SLICE_X3Y122         FDRE                                         r  _259_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.456     5.756 r  _259_/Q
                         net (fo=2, routed)           0.826     6.582    vectOut[1][4]
    SLICE_X1Y121         LUT6 (Prop_lut6_I4_O)        0.124     6.706 r  _348_/O
                         net (fo=1, routed)           0.000     6.706    _042_
    SLICE_X1Y121         FDRE                                         r  _224_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _383_/O
                         net (fo=1, routed)           1.920   503.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _209_/O
                         net (fo=46, routed)          1.577   505.005    _077_
    SLICE_X1Y121         FDRE                                         r  _224_/C
                         clock pessimism              0.275   505.280    
                         clock uncertainty           -0.035   505.245    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)        0.031   505.276    _224_
  -------------------------------------------------------------------
                         required time                        505.276    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                498.570    

Slack (MET) :             498.593ns  (required time - arrival time)
  Source:                 _222_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _222_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.580ns (41.413%)  route 0.821ns (58.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 505.002 - 500.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.691     5.299    _077_
    SLICE_X1Y123         FDRE                                         r  _222_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  _222_/Q
                         net (fo=2, routed)           0.821     6.576    _076_[2]
    SLICE_X1Y123         LUT6 (Prop_lut6_I0_O)        0.124     6.700 r  _350_/O
                         net (fo=1, routed)           0.000     6.700    _044_
    SLICE_X1Y123         FDRE                                         r  _222_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _383_/O
                         net (fo=1, routed)           1.920   503.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _209_/O
                         net (fo=46, routed)          1.574   505.002    _077_
    SLICE_X1Y123         FDRE                                         r  _222_/C
                         clock pessimism              0.297   505.299    
                         clock uncertainty           -0.035   505.264    
    SLICE_X1Y123         FDRE (Setup_fdre_C_D)        0.029   505.293    _222_
  -------------------------------------------------------------------
                         required time                        505.293    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                498.593    

Slack (MET) :             498.723ns  (required time - arrival time)
  Source:                 _213_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _238_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.518ns (46.965%)  route 0.585ns (53.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 505.005 - 500.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.700     5.308    _077_
    SLICE_X2Y117         FDRE                                         r  _213_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.518     5.826 r  _213_/Q
                         net (fo=1, routed)           0.585     6.411    stimIn[0][5]
    SLICE_X5Y118         FDRE                                         r  _238_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _383_/O
                         net (fo=1, routed)           1.920   503.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _209_/O
                         net (fo=46, routed)          1.577   505.005    _077_
    SLICE_X5Y118         FDRE                                         r  _238_/C
                         clock pessimism              0.259   505.264    
                         clock uncertainty           -0.035   505.229    
    SLICE_X5Y118         FDRE (Setup_fdre_C_D)       -0.095   505.134    _238_
  -------------------------------------------------------------------
                         required time                        505.134    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                498.723    

Slack (MET) :             498.723ns  (required time - arrival time)
  Source:                 _228_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _220_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.580ns (47.056%)  route 0.653ns (52.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.689     5.297    _077_
    SLICE_X1Y124         FDRE                                         r  _228_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  _228_/Q
                         net (fo=2, routed)           0.653     6.406    _079_[1]
    SLICE_X1Y125         LUT6 (Prop_lut6_I4_O)        0.124     6.530 r  _357_/O
                         net (fo=1, routed)           0.000     6.530    _052_
    SLICE_X1Y125         FDRE                                         r  _220_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _383_/O
                         net (fo=1, routed)           1.920   503.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _209_/O
                         net (fo=46, routed)          1.572   505.000    _077_
    SLICE_X1Y125         FDRE                                         r  _220_/C
                         clock pessimism              0.259   505.259    
                         clock uncertainty           -0.035   505.224    
    SLICE_X1Y125         FDRE (Setup_fdre_C_D)        0.029   505.253    _220_
  -------------------------------------------------------------------
                         required time                        505.253    
                         arrival time                          -6.530    
  -------------------------------------------------------------------
                         slack                                498.723    

Slack (MET) :             498.736ns  (required time - arrival time)
  Source:                 _249_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _241_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.456ns (40.652%)  route 0.666ns (59.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 505.005 - 500.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.699     5.307    _077_
    SLICE_X4Y117         FDRE                                         r  _249_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  _249_/Q
                         net (fo=1, routed)           0.666     6.429    stimIn[1][0]
    SLICE_X5Y118         FDRE                                         r  _241_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _383_/O
                         net (fo=1, routed)           1.920   503.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _209_/O
                         net (fo=46, routed)          1.577   505.005    _077_
    SLICE_X5Y118         FDRE                                         r  _241_/C
                         clock pessimism              0.276   505.281    
                         clock uncertainty           -0.035   505.246    
    SLICE_X5Y118         FDRE (Setup_fdre_C_D)       -0.081   505.165    _241_
  -------------------------------------------------------------------
                         required time                        505.165    
                         arrival time                          -6.429    
  -------------------------------------------------------------------
                         slack                                498.736    

Slack (MET) :             498.747ns  (required time - arrival time)
  Source:                 _229_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _229_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.580ns (46.465%)  route 0.668ns (53.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.689     5.297    _077_
    SLICE_X1Y124         FDRE                                         r  _229_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  _229_/Q
                         net (fo=2, routed)           0.668     6.421    vectOut[0][1]
    SLICE_X1Y124         LUT6 (Prop_lut6_I0_O)        0.124     6.545 r  _359_/O
                         net (fo=1, routed)           0.000     6.545    _054_
    SLICE_X1Y124         FDRE                                         r  _229_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _383_/O
                         net (fo=1, routed)           1.920   503.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _209_/O
                         net (fo=46, routed)          1.572   505.000    _077_
    SLICE_X1Y124         FDRE                                         r  _229_/C
                         clock pessimism              0.297   505.297    
                         clock uncertainty           -0.035   505.262    
    SLICE_X1Y124         FDRE (Setup_fdre_C_D)        0.031   505.293    _229_
  -------------------------------------------------------------------
                         required time                        505.293    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                498.747    

Slack (MET) :             498.747ns  (required time - arrival time)
  Source:                 _258_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _221_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.580ns (46.429%)  route 0.669ns (53.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.689     5.297    _077_
    SLICE_X1Y125         FDRE                                         r  _258_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  _258_/Q
                         net (fo=2, routed)           0.669     6.422    vectOut[1][1]
    SLICE_X1Y125         LUT6 (Prop_lut6_I4_O)        0.124     6.546 r  _361_/O
                         net (fo=1, routed)           0.000     6.546    _056_
    SLICE_X1Y125         FDRE                                         r  _221_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _383_/O
                         net (fo=1, routed)           1.920   503.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _209_/O
                         net (fo=46, routed)          1.572   505.000    _077_
    SLICE_X1Y125         FDRE                                         r  _221_/C
                         clock pessimism              0.297   505.297    
                         clock uncertainty           -0.035   505.262    
    SLICE_X1Y125         FDRE (Setup_fdre_C_D)        0.032   505.294    _221_
  -------------------------------------------------------------------
                         required time                        505.294    
                         arrival time                          -6.546    
  -------------------------------------------------------------------
                         slack                                498.747    

Slack (MET) :             498.748ns  (required time - arrival time)
  Source:                 _223_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _223_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.580ns (46.503%)  route 0.667ns (53.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.689     5.297    _077_
    SLICE_X1Y124         FDRE                                         r  _223_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  _223_/Q
                         net (fo=2, routed)           0.667     6.420    _076_[3]
    SLICE_X1Y124         LUT6 (Prop_lut6_I0_O)        0.124     6.544 r  _351_/O
                         net (fo=1, routed)           0.000     6.544    _045_
    SLICE_X1Y124         FDRE                                         r  _223_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _383_/O
                         net (fo=1, routed)           1.920   503.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _209_/O
                         net (fo=46, routed)          1.572   505.000    _077_
    SLICE_X1Y124         FDRE                                         r  _223_/C
                         clock pessimism              0.297   505.297    
                         clock uncertainty           -0.035   505.262    
    SLICE_X1Y124         FDRE (Setup_fdre_C_D)        0.031   505.293    _223_
  -------------------------------------------------------------------
                         required time                        505.293    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                498.748    

Slack (MET) :             498.748ns  (required time - arrival time)
  Source:                 _233_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _233_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.580ns (46.503%)  route 0.667ns (53.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 505.005 - 500.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.695     5.303    _077_
    SLICE_X1Y121         FDRE                                         r  _233_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.759 r  _233_/Q
                         net (fo=2, routed)           0.667     6.426    vectOut[0][5]
    SLICE_X1Y121         LUT6 (Prop_lut6_I0_O)        0.124     6.550 r  _347_/O
                         net (fo=1, routed)           0.000     6.550    _041_
    SLICE_X1Y121         FDRE                                         r  _233_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _383_/O
                         net (fo=1, routed)           1.920   503.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _209_/O
                         net (fo=46, routed)          1.577   505.005    _077_
    SLICE_X1Y121         FDRE                                         r  _233_/C
                         clock pessimism              0.298   505.303    
                         clock uncertainty           -0.035   505.268    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)        0.031   505.299    _233_
  -------------------------------------------------------------------
                         required time                        505.299    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                498.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 _253_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _245_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.041%)  route 0.115ns (44.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.592     1.517    _077_
    SLICE_X3Y117         FDRE                                         r  _253_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  _253_/Q
                         net (fo=1, routed)           0.115     1.773    stimIn[1][4]
    SLICE_X5Y118         FDRE                                         r  _245_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.859     2.030    _077_
    SLICE_X5Y118         FDRE                                         r  _245_/C
                         clock pessimism             -0.479     1.550    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.070     1.620    _245_
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 _256_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _248_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.591     1.516    _077_
    SLICE_X5Y117         FDRE                                         r  _256_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  _256_/Q
                         net (fo=1, routed)           0.110     1.767    stimIn[1][7]
    SLICE_X5Y118         FDRE                                         r  _248_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.859     2.030    _077_
    SLICE_X5Y118         FDRE                                         r  _248_/C
                         clock pessimism             -0.500     1.529    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.075     1.604    _248_
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 _255_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _247_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.591     1.516    _077_
    SLICE_X5Y117         FDRE                                         r  _255_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  _255_/Q
                         net (fo=1, routed)           0.116     1.773    stimIn[1][6]
    SLICE_X5Y118         FDRE                                         r  _247_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.859     2.030    _077_
    SLICE_X5Y118         FDRE                                         r  _247_/C
                         clock pessimism             -0.500     1.529    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.072     1.601    _247_
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 _232_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _224_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.943%)  route 0.114ns (38.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.588     1.513    _077_
    SLICE_X1Y122         FDRE                                         r  _232_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  _232_/Q
                         net (fo=2, routed)           0.114     1.768    vectOut[0][4]
    SLICE_X1Y121         LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  _348_/O
                         net (fo=1, routed)           0.000     1.813    _042_
    SLICE_X1Y121         FDRE                                         r  _224_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.859     2.030    _077_
    SLICE_X1Y121         FDRE                                         r  _224_/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.092     1.619    _224_
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 _211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _236_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.592     1.517    _077_
    SLICE_X2Y117         FDRE                                         r  _211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  _211_/Q
                         net (fo=1, routed)           0.112     1.793    stimIn[0][0]
    SLICE_X2Y118         FDRE                                         r  _236_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.862     2.033    _077_
    SLICE_X2Y118         FDRE                                         r  _236_/C
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.059     1.589    _236_
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 _215_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _240_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.495%)  route 0.156ns (52.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.589     1.514    _077_
    SLICE_X4Y119         FDRE                                         r  _215_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  _215_/Q
                         net (fo=1, routed)           0.156     1.811    stimIn[0][7]
    SLICE_X6Y118         FDRE                                         r  _240_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.859     2.030    _077_
    SLICE_X6Y118         FDRE                                         r  _240_/C
                         clock pessimism             -0.500     1.529    
    SLICE_X6Y118         FDRE (Hold_fdre_C_D)         0.076     1.605    _240_
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 _214_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _239_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.902%)  route 0.160ns (53.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.589     1.514    _077_
    SLICE_X4Y119         FDRE                                         r  _214_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  _214_/Q
                         net (fo=1, routed)           0.160     1.815    stimIn[0][6]
    SLICE_X6Y118         FDRE                                         r  _239_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.859     2.030    _077_
    SLICE_X6Y118         FDRE                                         r  _239_/C
                         clock pessimism             -0.500     1.529    
    SLICE_X6Y118         FDRE (Hold_fdre_C_D)         0.075     1.604    _239_
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 _212_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _237_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.592     1.517    _077_
    SLICE_X2Y117         FDRE                                         r  _212_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  _212_/Q
                         net (fo=1, routed)           0.112     1.793    stimIn[0][1]
    SLICE_X2Y118         FDRE                                         r  _237_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.862     2.033    _077_
    SLICE_X2Y118         FDRE                                         r  _237_/C
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.052     1.582    _237_
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 _235_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _235_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.588     1.513    _077_
    SLICE_X1Y122         FDRE                                         r  _235_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  _235_/Q
                         net (fo=2, routed)           0.117     1.771    vectOut[0][7]
    SLICE_X1Y122         LUT6 (Prop_lut6_I0_O)        0.045     1.816 r  _352_/O
                         net (fo=1, routed)           0.000     1.816    _046_
    SLICE_X1Y122         FDRE                                         r  _235_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.858     2.029    _077_
    SLICE_X1Y122         FDRE                                         r  _235_/C
                         clock pessimism             -0.515     1.513    
    SLICE_X1Y122         FDRE (Hold_fdre_C_D)         0.091     1.604    _235_
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 _252_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _244_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.592     1.517    _077_
    SLICE_X3Y117         FDRE                                         r  _252_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  _252_/Q
                         net (fo=1, routed)           0.170     1.828    stimIn[1][3]
    SLICE_X6Y118         FDRE                                         r  _244_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.859     2.030    _077_
    SLICE_X6Y118         FDRE                                         r  _244_/C
                         clock pessimism             -0.479     1.550    
    SLICE_X6Y118         FDRE (Hold_fdre_C_D)         0.060     1.610    _244_
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         emu_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_emu }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         500.000     497.845    BUFGCTRL_X0Y17  _209_/I
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X2Y117    _211_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X2Y117    _212_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X2Y117    _213_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X4Y119    _214_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X4Y119    _215_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X1Y125    _220_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X1Y125    _221_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X1Y123    _222_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X1Y124    _223_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y117    _211_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y117    _211_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y117    _212_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y117    _212_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y117    _213_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y117    _213_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X4Y119    _214_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X4Y119    _214_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X4Y119    _215_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X4Y119    _215_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    _211_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    _211_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    _212_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    _212_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    _213_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    _213_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119    _214_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119    _214_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119    _215_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119    _215_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      495.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             495.145ns  (required time - arrival time)
  Source:                 _237_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _320_/CE
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.794ns (19.396%)  route 3.300ns (80.604%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 504.987 - 500.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.698     5.306    _077_
    SLICE_X2Y118         FDRE                                         r  _237_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  _237_/Q
                         net (fo=2, routed)           1.278     7.102    ap_start
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  _098_/O
                         net (fo=4, routed)           1.695     8.921    _073_[1]
    SLICE_X7Y121         LUT3 (Prop_lut3_I2_O)        0.152     9.073 r  _099_/O
                         net (fo=1, routed)           0.327     9.400    _020_
    SLICE_X4Y121         FDRE                                         r  _320_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _382_/O
                         net (fo=1, routed)           1.920   503.321    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _210_/O
                         net (fo=75, routed)          1.575   504.987    u_fxp_sqrt_top.ap_clk
    SLICE_X4Y121         FDRE                                         r  _320_/C
                         clock pessimism              0.000   504.987    
                         clock uncertainty           -0.035   504.952    
    SLICE_X4Y121         FDRE (Setup_fdre_C_CE)      -0.407   504.545    _320_
  -------------------------------------------------------------------
                         required time                        504.545    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                495.145    

Slack (MET) :             495.916ns  (required time - arrival time)
  Source:                 _237_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _320_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.642ns (17.691%)  route 2.987ns (82.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 504.987 - 500.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.698     5.306    _077_
    SLICE_X2Y118         FDRE                                         r  _237_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  _237_/Q
                         net (fo=2, routed)           1.278     7.102    ap_start
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  _098_/O
                         net (fo=4, routed)           1.709     8.935    _073_[1]
    SLICE_X4Y121         FDRE                                         r  _320_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _382_/O
                         net (fo=1, routed)           1.920   503.321    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _210_/O
                         net (fo=75, routed)          1.575   504.987    u_fxp_sqrt_top.ap_clk
    SLICE_X4Y121         FDRE                                         r  _320_/C
                         clock pessimism              0.000   504.987    
                         clock uncertainty           -0.035   504.952    
    SLICE_X4Y121         FDRE (Setup_fdre_C_D)       -0.101   504.851    _320_
  -------------------------------------------------------------------
                         required time                        504.851    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                495.916    

Slack (MET) :             496.141ns  (required time - arrival time)
  Source:                 _237_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _281_/D
                            (rising edge-triggered cell FDSE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 0.766ns (21.656%)  route 2.771ns (78.344%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 504.991 - 500.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.698     5.306    _077_
    SLICE_X2Y118         FDRE                                         r  _237_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518     5.824 f  _237_/Q
                         net (fo=2, routed)           1.278     7.102    ap_start
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.124     7.226 f  _098_/O
                         net (fo=4, routed)           1.493     8.719    _073_[1]
    SLICE_X3Y118         LUT3 (Prop_lut3_I0_O)        0.124     8.843 r  _115_/O
                         net (fo=1, routed)           0.000     8.843    u_fxp_sqrt_top.ap_NS_fsm[0]
    SLICE_X3Y118         FDSE                                         r  _281_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _382_/O
                         net (fo=1, routed)           1.920   503.321    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _210_/O
                         net (fo=75, routed)          1.579   504.991    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y118         FDSE                                         r  _281_/C
                         clock pessimism              0.000   504.991    
                         clock uncertainty           -0.035   504.956    
    SLICE_X3Y118         FDSE (Setup_fdse_C_D)        0.029   504.985    _281_
  -------------------------------------------------------------------
                         required time                        504.985    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                496.141    

Slack (MET) :             496.368ns  (required time - arrival time)
  Source:                 _237_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _282_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.766ns (23.127%)  route 2.546ns (76.873%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 504.991 - 500.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.698     5.306    _077_
    SLICE_X2Y118         FDRE                                         r  _237_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  _237_/Q
                         net (fo=2, routed)           1.278     7.102    ap_start
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  _098_/O
                         net (fo=4, routed)           1.268     8.494    _073_[1]
    SLICE_X3Y118         LUT4 (Prop_lut4_I1_O)        0.124     8.618 r  _116_/O
                         net (fo=1, routed)           0.000     8.618    u_fxp_sqrt_top.ap_NS_fsm[1]
    SLICE_X3Y118         FDRE                                         r  _282_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _382_/O
                         net (fo=1, routed)           1.920   503.321    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _210_/O
                         net (fo=75, routed)          1.579   504.991    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y118         FDRE                                         r  _282_/C
                         clock pessimism              0.000   504.991    
                         clock uncertainty           -0.035   504.956    
    SLICE_X3Y118         FDRE (Setup_fdre_C_D)        0.031   504.987    _282_
  -------------------------------------------------------------------
                         required time                        504.987    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                496.368    

Slack (MET) :             496.436ns  (required time - arrival time)
  Source:                 _238_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _304_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.560ns (47.658%)  route 1.713ns (52.342%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 504.988 - 500.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.697     5.305    _077_
    SLICE_X5Y118         FDRE                                         r  _238_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.761 f  _238_/Q
                         net (fo=1, routed)           1.713     7.474    in_val[1]
    SLICE_X7Y117         LUT1 (Prop_lut1_I0_O)        0.124     7.598 r  _180_/O
                         net (fo=1, routed)           0.000     7.598    _027_[0]
    SLICE_X7Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.130 r  _198_/CO[3]
                         net (fo=1, routed)           0.000     8.130    _026_[3]
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  _199_/CO[3]
                         net (fo=1, routed)           0.000     8.244    _026_[7]
    SLICE_X7Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.578 r  _200_/O[1]
                         net (fo=1, routed)           0.000     8.578    u_fxp_sqrt_top.add_ln102_fu_82_p2[9]
    SLICE_X7Y119         FDRE                                         r  _304_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _382_/O
                         net (fo=1, routed)           1.920   503.321    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _210_/O
                         net (fo=75, routed)          1.576   504.988    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y119         FDRE                                         r  _304_/C
                         clock pessimism              0.000   504.988    
                         clock uncertainty           -0.035   504.953    
    SLICE_X7Y119         FDRE (Setup_fdre_C_D)        0.062   505.015    _304_
  -------------------------------------------------------------------
                         required time                        505.015    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                496.436    

Slack (MET) :             496.457ns  (required time - arrival time)
  Source:                 _238_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _306_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 1.539ns (47.320%)  route 1.713ns (52.680%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 504.988 - 500.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.697     5.305    _077_
    SLICE_X5Y118         FDRE                                         r  _238_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.761 f  _238_/Q
                         net (fo=1, routed)           1.713     7.474    in_val[1]
    SLICE_X7Y117         LUT1 (Prop_lut1_I0_O)        0.124     7.598 r  _180_/O
                         net (fo=1, routed)           0.000     7.598    _027_[0]
    SLICE_X7Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.130 r  _198_/CO[3]
                         net (fo=1, routed)           0.000     8.130    _026_[3]
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  _199_/CO[3]
                         net (fo=1, routed)           0.000     8.244    _026_[7]
    SLICE_X7Y119         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.557 r  _200_/O[3]
                         net (fo=1, routed)           0.000     8.557    u_fxp_sqrt_top.add_ln102_fu_82_p2[11]
    SLICE_X7Y119         FDRE                                         r  _306_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _382_/O
                         net (fo=1, routed)           1.920   503.321    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _210_/O
                         net (fo=75, routed)          1.576   504.988    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y119         FDRE                                         r  _306_/C
                         clock pessimism              0.000   504.988    
                         clock uncertainty           -0.035   504.953    
    SLICE_X7Y119         FDRE (Setup_fdre_C_D)        0.062   505.015    _306_
  -------------------------------------------------------------------
                         required time                        505.015    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                496.457    

Slack (MET) :             496.531ns  (required time - arrival time)
  Source:                 _238_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _305_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 1.465ns (46.093%)  route 1.713ns (53.907%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 504.988 - 500.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.697     5.305    _077_
    SLICE_X5Y118         FDRE                                         r  _238_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.761 f  _238_/Q
                         net (fo=1, routed)           1.713     7.474    in_val[1]
    SLICE_X7Y117         LUT1 (Prop_lut1_I0_O)        0.124     7.598 r  _180_/O
                         net (fo=1, routed)           0.000     7.598    _027_[0]
    SLICE_X7Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.130 r  _198_/CO[3]
                         net (fo=1, routed)           0.000     8.130    _026_[3]
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  _199_/CO[3]
                         net (fo=1, routed)           0.000     8.244    _026_[7]
    SLICE_X7Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.483 r  _200_/O[2]
                         net (fo=1, routed)           0.000     8.483    u_fxp_sqrt_top.add_ln102_fu_82_p2[10]
    SLICE_X7Y119         FDRE                                         r  _305_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _382_/O
                         net (fo=1, routed)           1.920   503.321    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _210_/O
                         net (fo=75, routed)          1.576   504.988    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y119         FDRE                                         r  _305_/C
                         clock pessimism              0.000   504.988    
                         clock uncertainty           -0.035   504.953    
    SLICE_X7Y119         FDRE (Setup_fdre_C_D)        0.062   505.015    _305_
  -------------------------------------------------------------------
                         required time                        505.015    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                496.531    

Slack (MET) :             496.538ns  (required time - arrival time)
  Source:                 _236_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _331_/S
                            (rising edge-triggered cell FDSE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.635ns (26.695%)  route 1.744ns (73.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 504.990 - 500.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.698     5.306    _077_
    SLICE_X2Y118         FDRE                                         r  _236_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  _236_/Q
                         net (fo=7, routed)           1.127     6.951    ap_rst
    SLICE_X3Y119         LUT2 (Prop_lut2_I0_O)        0.117     7.068 r  _091_/O
                         net (fo=1, routed)           0.617     7.685    _022_
    SLICE_X2Y119         FDSE                                         r  _331_/S
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _382_/O
                         net (fo=1, routed)           1.920   503.321    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _210_/O
                         net (fo=75, routed)          1.578   504.990    u_fxp_sqrt_top.ap_clk
    SLICE_X2Y119         FDSE                                         r  _331_/C
                         clock pessimism              0.000   504.990    
                         clock uncertainty           -0.035   504.955    
    SLICE_X2Y119         FDSE (Setup_fdse_C_S)       -0.732   504.223    _331_
  -------------------------------------------------------------------
                         required time                        504.223    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                496.538    

Slack (MET) :             496.547ns  (required time - arrival time)
  Source:                 _238_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _303_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 1.449ns (45.820%)  route 1.713ns (54.180%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 504.988 - 500.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.697     5.305    _077_
    SLICE_X5Y118         FDRE                                         r  _238_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.761 f  _238_/Q
                         net (fo=1, routed)           1.713     7.474    in_val[1]
    SLICE_X7Y117         LUT1 (Prop_lut1_I0_O)        0.124     7.598 r  _180_/O
                         net (fo=1, routed)           0.000     7.598    _027_[0]
    SLICE_X7Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.130 r  _198_/CO[3]
                         net (fo=1, routed)           0.000     8.130    _026_[3]
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  _199_/CO[3]
                         net (fo=1, routed)           0.000     8.244    _026_[7]
    SLICE_X7Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.467 r  _200_/O[0]
                         net (fo=1, routed)           0.000     8.467    u_fxp_sqrt_top.add_ln102_fu_82_p2[8]
    SLICE_X7Y119         FDRE                                         r  _303_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _382_/O
                         net (fo=1, routed)           1.920   503.321    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _210_/O
                         net (fo=75, routed)          1.576   504.988    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y119         FDRE                                         r  _303_/C
                         clock pessimism              0.000   504.988    
                         clock uncertainty           -0.035   504.953    
    SLICE_X7Y119         FDRE (Setup_fdre_C_D)        0.062   505.015    _303_
  -------------------------------------------------------------------
                         required time                        505.015    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                496.547    

Slack (MET) :             496.551ns  (required time - arrival time)
  Source:                 _238_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _300_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 1.446ns (45.769%)  route 1.713ns (54.231%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 504.989 - 500.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.697     5.305    _077_
    SLICE_X5Y118         FDRE                                         r  _238_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.761 f  _238_/Q
                         net (fo=1, routed)           1.713     7.474    in_val[1]
    SLICE_X7Y117         LUT1 (Prop_lut1_I0_O)        0.124     7.598 r  _180_/O
                         net (fo=1, routed)           0.000     7.598    _027_[0]
    SLICE_X7Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.130 r  _198_/CO[3]
                         net (fo=1, routed)           0.000     8.130    _026_[3]
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.464 r  _199_/O[1]
                         net (fo=1, routed)           0.000     8.464    u_fxp_sqrt_top.add_ln102_fu_82_p2[5]
    SLICE_X7Y118         FDRE                                         r  _300_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _382_/O
                         net (fo=1, routed)           1.920   503.321    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _210_/O
                         net (fo=75, routed)          1.577   504.989    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y118         FDRE                                         r  _300_/C
                         clock pessimism              0.000   504.989    
                         clock uncertainty           -0.035   504.954    
    SLICE_X7Y118         FDRE (Setup_fdre_C_D)        0.062   505.016    _300_
  -------------------------------------------------------------------
                         required time                        505.016    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                496.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 _244_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _301_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.312ns (38.193%)  route 0.505ns (61.807%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.590     1.515    _077_
    SLICE_X6Y118         FDRE                                         r  _244_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.148     1.663 r  _244_/Q
                         net (fo=1, routed)           0.505     2.168    _027_[6]
    SLICE_X7Y118         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     2.332 r  _199_/O[2]
                         net (fo=1, routed)           0.000     2.332    u_fxp_sqrt_top.add_ln102_fu_82_p2[6]
    SLICE_X7Y118         FDRE                                         r  _301_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _382_/O
                         net (fo=1, routed)           0.699     1.126    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _210_/O
                         net (fo=75, routed)          0.859     2.014    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y118         FDRE                                         r  _301_/C
                         clock pessimism              0.000     2.014    
                         clock uncertainty            0.035     2.049    
    SLICE_X7Y118         FDRE (Hold_fdre_C_D)         0.105     2.154    _301_
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 _245_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _302_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.249ns (30.360%)  route 0.571ns (69.640%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.590     1.515    _077_
    SLICE_X5Y118         FDRE                                         r  _245_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  _245_/Q
                         net (fo=1, routed)           0.571     2.227    _027_[7]
    SLICE_X7Y118         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.335 r  _199_/O[3]
                         net (fo=1, routed)           0.000     2.335    u_fxp_sqrt_top.add_ln102_fu_82_p2[7]
    SLICE_X7Y118         FDRE                                         r  _302_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _382_/O
                         net (fo=1, routed)           0.699     1.126    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _210_/O
                         net (fo=75, routed)          0.859     2.014    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y118         FDRE                                         r  _302_/C
                         clock pessimism              0.000     2.014    
                         clock uncertainty            0.035     2.049    
    SLICE_X7Y118         FDRE (Hold_fdre_C_D)         0.105     2.154    _302_
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 _242_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _299_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.279ns (33.569%)  route 0.552ns (66.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.590     1.515    _077_
    SLICE_X6Y118         FDRE                                         r  _242_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  _242_/Q
                         net (fo=1, routed)           0.552     2.231    _027_[4]
    SLICE_X7Y118         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.346 r  _199_/O[0]
                         net (fo=1, routed)           0.000     2.346    u_fxp_sqrt_top.add_ln102_fu_82_p2[4]
    SLICE_X7Y118         FDRE                                         r  _299_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _382_/O
                         net (fo=1, routed)           0.699     1.126    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _210_/O
                         net (fo=75, routed)          0.859     2.014    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y118         FDRE                                         r  _299_/C
                         clock pessimism              0.000     2.014    
                         clock uncertainty            0.035     2.049    
    SLICE_X7Y118         FDRE (Hold_fdre_C_D)         0.105     2.154    _299_
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 _240_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _297_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.275ns (32.188%)  route 0.579ns (67.812%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.590     1.515    _077_
    SLICE_X6Y118         FDRE                                         r  _240_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  _240_/Q
                         net (fo=1, routed)           0.579     2.259    _027_[2]
    SLICE_X7Y117         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.370 r  _198_/O[2]
                         net (fo=1, routed)           0.000     2.370    u_fxp_sqrt_top.add_ln102_fu_82_p2[2]
    SLICE_X7Y117         FDRE                                         r  _297_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _382_/O
                         net (fo=1, routed)           0.699     1.126    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _210_/O
                         net (fo=75, routed)          0.859     2.015    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y117         FDRE                                         r  _297_/C
                         clock pessimism              0.000     2.015    
                         clock uncertainty            0.035     2.050    
    SLICE_X7Y117         FDRE (Hold_fdre_C_D)         0.105     2.155    _297_
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 _242_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _300_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.315ns (36.327%)  route 0.552ns (63.673%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.590     1.515    _077_
    SLICE_X6Y118         FDRE                                         r  _242_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  _242_/Q
                         net (fo=1, routed)           0.552     2.231    _027_[4]
    SLICE_X7Y118         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.382 r  _199_/O[1]
                         net (fo=1, routed)           0.000     2.382    u_fxp_sqrt_top.add_ln102_fu_82_p2[5]
    SLICE_X7Y118         FDRE                                         r  _300_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _382_/O
                         net (fo=1, routed)           0.699     1.126    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _210_/O
                         net (fo=75, routed)          0.859     2.014    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y118         FDRE                                         r  _300_/C
                         clock pessimism              0.000     2.014    
                         clock uncertainty            0.035     2.049    
    SLICE_X7Y118         FDRE (Hold_fdre_C_D)         0.105     2.154    _300_
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 _246_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _303_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.317ns (36.152%)  route 0.560ns (63.848%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.590     1.515    _077_
    SLICE_X6Y118         FDRE                                         r  _246_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.148     1.663 r  _246_/Q
                         net (fo=1, routed)           0.560     2.223    _027_[8]
    SLICE_X7Y119         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.169     2.392 r  _200_/O[0]
                         net (fo=1, routed)           0.000     2.392    u_fxp_sqrt_top.add_ln102_fu_82_p2[8]
    SLICE_X7Y119         FDRE                                         r  _303_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _382_/O
                         net (fo=1, routed)           0.699     1.126    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _210_/O
                         net (fo=75, routed)          0.857     2.013    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y119         FDRE                                         r  _303_/C
                         clock pessimism              0.000     2.013    
                         clock uncertainty            0.035     2.048    
    SLICE_X7Y119         FDRE (Hold_fdre_C_D)         0.105     2.153    _303_
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 _239_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _296_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.274ns (31.132%)  route 0.606ns (68.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.590     1.515    _077_
    SLICE_X6Y118         FDRE                                         r  _239_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  _239_/Q
                         net (fo=1, routed)           0.606     2.285    _027_[1]
    SLICE_X7Y117         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.395 r  _198_/O[1]
                         net (fo=1, routed)           0.000     2.395    u_fxp_sqrt_top.add_ln102_fu_82_p2[1]
    SLICE_X7Y117         FDRE                                         r  _296_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _382_/O
                         net (fo=1, routed)           0.699     1.126    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _210_/O
                         net (fo=75, routed)          0.859     2.015    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y117         FDRE                                         r  _296_/C
                         clock pessimism              0.000     2.015    
                         clock uncertainty            0.035     2.050    
    SLICE_X7Y117         FDRE (Hold_fdre_C_D)         0.105     2.155    _296_
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 _240_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _298_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.308ns (34.710%)  route 0.579ns (65.290%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.590     1.515    _077_
    SLICE_X6Y118         FDRE                                         r  _240_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  _240_/Q
                         net (fo=1, routed)           0.579     2.259    _027_[2]
    SLICE_X7Y117         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.403 r  _198_/O[3]
                         net (fo=1, routed)           0.000     2.403    u_fxp_sqrt_top.add_ln102_fu_82_p2[3]
    SLICE_X7Y117         FDRE                                         r  _298_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _382_/O
                         net (fo=1, routed)           0.699     1.126    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _210_/O
                         net (fo=75, routed)          0.859     2.015    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y117         FDRE                                         r  _298_/C
                         clock pessimism              0.000     2.015    
                         clock uncertainty            0.035     2.050    
    SLICE_X7Y117         FDRE (Hold_fdre_C_D)         0.105     2.155    _298_
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 _248_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _305_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.293ns (33.043%)  route 0.594ns (66.957%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.590     1.515    _077_
    SLICE_X5Y118         FDRE                                         r  _248_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  _248_/Q
                         net (fo=1, routed)           0.594     2.237    _027_[10]
    SLICE_X7Y119         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165     2.402 r  _200_/O[2]
                         net (fo=1, routed)           0.000     2.402    u_fxp_sqrt_top.add_ln102_fu_82_p2[10]
    SLICE_X7Y119         FDRE                                         r  _305_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _382_/O
                         net (fo=1, routed)           0.699     1.126    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _210_/O
                         net (fo=75, routed)          0.857     2.013    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y119         FDRE                                         r  _305_/C
                         clock pessimism              0.000     2.013    
                         clock uncertainty            0.035     2.048    
    SLICE_X7Y119         FDRE (Hold_fdre_C_D)         0.105     2.153    _305_
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 _236_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _262_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.164ns (21.107%)  route 0.613ns (78.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.591     1.516    _077_
    SLICE_X2Y118         FDRE                                         r  _236_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  _236_/Q
                         net (fo=7, routed)           0.613     2.293    ap_rst
    SLICE_X3Y118         FDRE                                         r  _262_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _382_/O
                         net (fo=1, routed)           0.699     1.126    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _210_/O
                         net (fo=75, routed)          0.862     2.017    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y118         FDRE                                         r  _262_/C
                         clock pessimism              0.000     2.017    
                         clock uncertainty            0.035     2.052    
    SLICE_X3Y118         FDRE (Hold_fdre_C_R)        -0.018     2.034    _262_
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.259    





---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      493.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             493.907ns  (required time - arrival time)
  Source:                 _311_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _257_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 1.747ns (30.122%)  route 4.053ns (69.878%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _382_/O
                         net (fo=1, routed)           2.025     3.496    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _210_/O
                         net (fo=75, routed)          1.696     5.288    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y120         FDRE                                         r  _311_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.456     5.744 r  _311_/Q
                         net (fo=1, routed)           1.070     6.814    u_fxp_sqrt_top.s_4_loc_fu_50[4]
    SLICE_X2Y120         LUT6 (Prop_lut6_I3_O)        0.124     6.938 f  _158_/O
                         net (fo=2, routed)           0.640     7.578    _072_[1]
    SLICE_X2Y121         LUT1 (Prop_lut1_I0_O)        0.117     7.695 r  _183_/O
                         net (fo=1, routed)           0.815     8.510    _069_[1]
    SLICE_X2Y120         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.740     9.250 r  _362_/CO[2]
                         net (fo=10, routed)          1.528    10.778    _068_[2]
    SLICE_X1Y125         LUT6 (Prop_lut6_I5_O)        0.310    11.088 r  _356_/O
                         net (fo=1, routed)           0.000    11.088    _050_
    SLICE_X1Y125         FDRE                                         r  _257_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _383_/O
                         net (fo=1, routed)           1.920   503.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _209_/O
                         net (fo=46, routed)          1.572   505.000    _077_
    SLICE_X1Y125         FDRE                                         r  _257_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.964    
    SLICE_X1Y125         FDRE (Setup_fdre_C_D)        0.031   504.995    _257_
  -------------------------------------------------------------------
                         required time                        504.995    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                493.907    

Slack (MET) :             494.074ns  (required time - arrival time)
  Source:                 _311_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _258_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.747ns (31.015%)  route 3.886ns (68.985%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _382_/O
                         net (fo=1, routed)           2.025     3.496    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _210_/O
                         net (fo=75, routed)          1.696     5.288    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y120         FDRE                                         r  _311_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.456     5.744 r  _311_/Q
                         net (fo=1, routed)           1.070     6.814    u_fxp_sqrt_top.s_4_loc_fu_50[4]
    SLICE_X2Y120         LUT6 (Prop_lut6_I3_O)        0.124     6.938 f  _158_/O
                         net (fo=2, routed)           0.640     7.578    _072_[1]
    SLICE_X2Y121         LUT1 (Prop_lut1_I0_O)        0.117     7.695 r  _183_/O
                         net (fo=1, routed)           0.815     8.510    _069_[1]
    SLICE_X2Y120         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.740     9.250 r  _362_/CO[2]
                         net (fo=10, routed)          1.361    10.611    _068_[2]
    SLICE_X1Y125         LUT6 (Prop_lut6_I5_O)        0.310    10.921 r  _358_/O
                         net (fo=1, routed)           0.000    10.921    _053_
    SLICE_X1Y125         FDRE                                         r  _258_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _383_/O
                         net (fo=1, routed)           1.920   503.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _209_/O
                         net (fo=46, routed)          1.572   505.000    _077_
    SLICE_X1Y125         FDRE                                         r  _258_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.964    
    SLICE_X1Y125         FDRE (Setup_fdre_C_D)        0.031   504.995    _258_
  -------------------------------------------------------------------
                         required time                        504.995    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                494.074    

Slack (MET) :             494.085ns  (required time - arrival time)
  Source:                 _311_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _231_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 1.747ns (31.083%)  route 3.873ns (68.917%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _382_/O
                         net (fo=1, routed)           2.025     3.496    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _210_/O
                         net (fo=75, routed)          1.696     5.288    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y120         FDRE                                         r  _311_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.456     5.744 r  _311_/Q
                         net (fo=1, routed)           1.070     6.814    u_fxp_sqrt_top.s_4_loc_fu_50[4]
    SLICE_X2Y120         LUT6 (Prop_lut6_I3_O)        0.124     6.938 f  _158_/O
                         net (fo=2, routed)           0.640     7.578    _072_[1]
    SLICE_X2Y121         LUT1 (Prop_lut1_I0_O)        0.117     7.695 r  _183_/O
                         net (fo=1, routed)           0.815     8.510    _069_[1]
    SLICE_X2Y120         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.740     9.250 r  _362_/CO[2]
                         net (fo=10, routed)          1.349    10.599    _068_[2]
    SLICE_X1Y124         LUT6 (Prop_lut6_I5_O)        0.310    10.909 r  _349_/O
                         net (fo=1, routed)           0.000    10.909    _043_
    SLICE_X1Y124         FDRE                                         r  _231_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _383_/O
                         net (fo=1, routed)           1.920   503.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _209_/O
                         net (fo=46, routed)          1.572   505.000    _077_
    SLICE_X1Y124         FDRE                                         r  _231_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.964    
    SLICE_X1Y124         FDRE (Setup_fdre_C_D)        0.029   504.993    _231_
  -------------------------------------------------------------------
                         required time                        504.993    
                         arrival time                         -10.909    
  -------------------------------------------------------------------
                         slack                                494.085    

Slack (MET) :             494.184ns  (required time - arrival time)
  Source:                 _311_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _233_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 1.747ns (31.603%)  route 3.781ns (68.397%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 505.005 - 500.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _382_/O
                         net (fo=1, routed)           2.025     3.496    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _210_/O
                         net (fo=75, routed)          1.696     5.288    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y120         FDRE                                         r  _311_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.456     5.744 r  _311_/Q
                         net (fo=1, routed)           1.070     6.814    u_fxp_sqrt_top.s_4_loc_fu_50[4]
    SLICE_X2Y120         LUT6 (Prop_lut6_I3_O)        0.124     6.938 f  _158_/O
                         net (fo=2, routed)           0.640     7.578    _072_[1]
    SLICE_X2Y121         LUT1 (Prop_lut1_I0_O)        0.117     7.695 r  _183_/O
                         net (fo=1, routed)           0.815     8.510    _069_[1]
    SLICE_X2Y120         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.740     9.250 r  _362_/CO[2]
                         net (fo=10, routed)          1.256    10.506    _068_[2]
    SLICE_X1Y121         LUT6 (Prop_lut6_I5_O)        0.310    10.816 r  _347_/O
                         net (fo=1, routed)           0.000    10.816    _041_
    SLICE_X1Y121         FDRE                                         r  _233_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _383_/O
                         net (fo=1, routed)           1.920   503.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _209_/O
                         net (fo=46, routed)          1.577   505.005    _077_
    SLICE_X1Y121         FDRE                                         r  _233_/C
                         clock pessimism              0.000   505.005    
                         clock uncertainty           -0.035   504.969    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)        0.031   505.000    _233_
  -------------------------------------------------------------------
                         required time                        505.000    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                494.184    

Slack (MET) :             494.252ns  (required time - arrival time)
  Source:                 _311_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _229_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 1.747ns (32.023%)  route 3.708ns (67.977%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _382_/O
                         net (fo=1, routed)           2.025     3.496    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _210_/O
                         net (fo=75, routed)          1.696     5.288    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y120         FDRE                                         r  _311_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.456     5.744 r  _311_/Q
                         net (fo=1, routed)           1.070     6.814    u_fxp_sqrt_top.s_4_loc_fu_50[4]
    SLICE_X2Y120         LUT6 (Prop_lut6_I3_O)        0.124     6.938 f  _158_/O
                         net (fo=2, routed)           0.640     7.578    _072_[1]
    SLICE_X2Y121         LUT1 (Prop_lut1_I0_O)        0.117     7.695 r  _183_/O
                         net (fo=1, routed)           0.815     8.510    _069_[1]
    SLICE_X2Y120         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.740     9.250 r  _362_/CO[2]
                         net (fo=10, routed)          1.184    10.434    _068_[2]
    SLICE_X1Y124         LUT6 (Prop_lut6_I5_O)        0.310    10.744 r  _359_/O
                         net (fo=1, routed)           0.000    10.744    _054_
    SLICE_X1Y124         FDRE                                         r  _229_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _383_/O
                         net (fo=1, routed)           1.920   503.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _209_/O
                         net (fo=46, routed)          1.572   505.000    _077_
    SLICE_X1Y124         FDRE                                         r  _229_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.964    
    SLICE_X1Y124         FDRE (Setup_fdre_C_D)        0.031   504.995    _229_
  -------------------------------------------------------------------
                         required time                        504.995    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                494.252    

Slack (MET) :             494.255ns  (required time - arrival time)
  Source:                 _311_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _230_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 1.747ns (32.029%)  route 3.707ns (67.971%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 505.002 - 500.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _382_/O
                         net (fo=1, routed)           2.025     3.496    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _210_/O
                         net (fo=75, routed)          1.696     5.288    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y120         FDRE                                         r  _311_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.456     5.744 r  _311_/Q
                         net (fo=1, routed)           1.070     6.814    u_fxp_sqrt_top.s_4_loc_fu_50[4]
    SLICE_X2Y120         LUT6 (Prop_lut6_I3_O)        0.124     6.938 f  _158_/O
                         net (fo=2, routed)           0.640     7.578    _072_[1]
    SLICE_X2Y121         LUT1 (Prop_lut1_I0_O)        0.117     7.695 r  _183_/O
                         net (fo=1, routed)           0.815     8.510    _069_[1]
    SLICE_X2Y120         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.740     9.250 r  _362_/CO[2]
                         net (fo=10, routed)          1.183    10.433    _068_[2]
    SLICE_X1Y123         LUT6 (Prop_lut6_I5_O)        0.310    10.743 r  _353_/O
                         net (fo=1, routed)           0.000    10.743    _047_
    SLICE_X1Y123         FDRE                                         r  _230_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _383_/O
                         net (fo=1, routed)           1.920   503.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _209_/O
                         net (fo=46, routed)          1.574   505.002    _077_
    SLICE_X1Y123         FDRE                                         r  _230_/C
                         clock pessimism              0.000   505.002    
                         clock uncertainty           -0.035   504.966    
    SLICE_X1Y123         FDRE (Setup_fdre_C_D)        0.031   504.997    _230_
  -------------------------------------------------------------------
                         required time                        504.997    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                494.255    

Slack (MET) :             494.265ns  (required time - arrival time)
  Source:                 _311_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _232_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.747ns (32.085%)  route 3.698ns (67.915%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 505.003 - 500.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _382_/O
                         net (fo=1, routed)           2.025     3.496    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _210_/O
                         net (fo=75, routed)          1.696     5.288    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y120         FDRE                                         r  _311_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.456     5.744 r  _311_/Q
                         net (fo=1, routed)           1.070     6.814    u_fxp_sqrt_top.s_4_loc_fu_50[4]
    SLICE_X2Y120         LUT6 (Prop_lut6_I3_O)        0.124     6.938 f  _158_/O
                         net (fo=2, routed)           0.640     7.578    _072_[1]
    SLICE_X2Y121         LUT1 (Prop_lut1_I0_O)        0.117     7.695 r  _183_/O
                         net (fo=1, routed)           0.815     8.510    _069_[1]
    SLICE_X2Y120         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.740     9.250 r  _362_/CO[2]
                         net (fo=10, routed)          1.173    10.423    _068_[2]
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.310    10.733 r  _354_/O
                         net (fo=1, routed)           0.000    10.733    _048_
    SLICE_X1Y122         FDRE                                         r  _232_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _383_/O
                         net (fo=1, routed)           1.920   503.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _209_/O
                         net (fo=46, routed)          1.575   505.003    _077_
    SLICE_X1Y122         FDRE                                         r  _232_/C
                         clock pessimism              0.000   505.003    
                         clock uncertainty           -0.035   504.967    
    SLICE_X1Y122         FDRE (Setup_fdre_C_D)        0.031   504.998    _232_
  -------------------------------------------------------------------
                         required time                        504.998    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                494.265    

Slack (MET) :             494.268ns  (required time - arrival time)
  Source:                 _311_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _235_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 1.747ns (32.114%)  route 3.693ns (67.886%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 505.003 - 500.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _382_/O
                         net (fo=1, routed)           2.025     3.496    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _210_/O
                         net (fo=75, routed)          1.696     5.288    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y120         FDRE                                         r  _311_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.456     5.744 r  _311_/Q
                         net (fo=1, routed)           1.070     6.814    u_fxp_sqrt_top.s_4_loc_fu_50[4]
    SLICE_X2Y120         LUT6 (Prop_lut6_I3_O)        0.124     6.938 f  _158_/O
                         net (fo=2, routed)           0.640     7.578    _072_[1]
    SLICE_X2Y121         LUT1 (Prop_lut1_I0_O)        0.117     7.695 r  _183_/O
                         net (fo=1, routed)           0.815     8.510    _069_[1]
    SLICE_X2Y120         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.740     9.250 r  _362_/CO[2]
                         net (fo=10, routed)          1.168    10.418    _068_[2]
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.310    10.728 r  _352_/O
                         net (fo=1, routed)           0.000    10.728    _046_
    SLICE_X1Y122         FDRE                                         r  _235_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _383_/O
                         net (fo=1, routed)           1.920   503.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _209_/O
                         net (fo=46, routed)          1.575   505.003    _077_
    SLICE_X1Y122         FDRE                                         r  _235_/C
                         clock pessimism              0.000   505.003    
                         clock uncertainty           -0.035   504.967    
    SLICE_X1Y122         FDRE (Setup_fdre_C_D)        0.029   504.996    _235_
  -------------------------------------------------------------------
                         required time                        504.996    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                494.268    

Slack (MET) :             494.462ns  (required time - arrival time)
  Source:                 _311_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _234_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 1.747ns (33.270%)  route 3.504ns (66.730%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 505.005 - 500.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _382_/O
                         net (fo=1, routed)           2.025     3.496    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _210_/O
                         net (fo=75, routed)          1.696     5.288    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y120         FDRE                                         r  _311_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.456     5.744 r  _311_/Q
                         net (fo=1, routed)           1.070     6.814    u_fxp_sqrt_top.s_4_loc_fu_50[4]
    SLICE_X2Y120         LUT6 (Prop_lut6_I3_O)        0.124     6.938 f  _158_/O
                         net (fo=2, routed)           0.640     7.578    _072_[1]
    SLICE_X2Y121         LUT1 (Prop_lut1_I0_O)        0.117     7.695 r  _183_/O
                         net (fo=1, routed)           0.815     8.510    _069_[1]
    SLICE_X2Y120         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.740     9.250 r  _362_/CO[2]
                         net (fo=10, routed)          0.979    10.229    _068_[2]
    SLICE_X1Y121         LUT6 (Prop_lut6_I5_O)        0.310    10.539 r  _355_/O
                         net (fo=1, routed)           0.000    10.539    _049_
    SLICE_X1Y121         FDRE                                         r  _234_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _383_/O
                         net (fo=1, routed)           1.920   503.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _209_/O
                         net (fo=46, routed)          1.577   505.005    _077_
    SLICE_X1Y121         FDRE                                         r  _234_/C
                         clock pessimism              0.000   505.005    
                         clock uncertainty           -0.035   504.969    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)        0.032   505.001    _234_
  -------------------------------------------------------------------
                         required time                        505.001    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                494.462    

Slack (MET) :             494.491ns  (required time - arrival time)
  Source:                 _311_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _228_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 1.747ns (33.484%)  route 3.470ns (66.516%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _382_/O
                         net (fo=1, routed)           2.025     3.496    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _210_/O
                         net (fo=75, routed)          1.696     5.288    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y120         FDRE                                         r  _311_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.456     5.744 r  _311_/Q
                         net (fo=1, routed)           1.070     6.814    u_fxp_sqrt_top.s_4_loc_fu_50[4]
    SLICE_X2Y120         LUT6 (Prop_lut6_I3_O)        0.124     6.938 f  _158_/O
                         net (fo=2, routed)           0.640     7.578    _072_[1]
    SLICE_X2Y121         LUT1 (Prop_lut1_I0_O)        0.117     7.695 r  _183_/O
                         net (fo=1, routed)           0.815     8.510    _069_[1]
    SLICE_X2Y120         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.740     9.250 r  _362_/CO[2]
                         net (fo=10, routed)          0.946    10.196    _068_[2]
    SLICE_X1Y124         LUT6 (Prop_lut6_I5_O)        0.310    10.506 r  _360_/O
                         net (fo=1, routed)           0.000    10.506    _055_
    SLICE_X1Y124         FDRE                                         r  _228_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _383_/O
                         net (fo=1, routed)           1.920   503.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _209_/O
                         net (fo=46, routed)          1.572   505.000    _077_
    SLICE_X1Y124         FDRE                                         r  _228_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.964    
    SLICE_X1Y124         FDRE (Setup_fdre_C_D)        0.032   504.996    _228_
  -------------------------------------------------------------------
                         required time                        504.996    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                494.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 _322_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _229_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.383ns (54.684%)  route 0.317ns (45.316%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _382_/O
                         net (fo=1, routed)           0.644     0.884    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _210_/O
                         net (fo=75, routed)          0.588     1.498    u_fxp_sqrt_top.ap_clk
    SLICE_X2Y122         FDRE                                         r  _322_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  _322_/Q
                         net (fo=2, routed)           0.186     1.847    u_fxp_sqrt_top.p_v_loc_fu_46[1]
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.958 r  _332_/O[1]
                         net (fo=1, routed)           0.131     2.090    _040_[1]
    SLICE_X1Y124         LUT6 (Prop_lut6_I4_O)        0.108     2.198 r  _359_/O
                         net (fo=1, routed)           0.000     2.198    _054_
    SLICE_X1Y124         FDRE                                         r  _229_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.855     2.026    _077_
    SLICE_X1Y124         FDRE                                         r  _229_/C
                         clock pessimism              0.000     2.026    
                         clock uncertainty            0.035     2.061    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.092     2.153    _229_
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 _323_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _230_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.382ns (51.204%)  route 0.364ns (48.796%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _382_/O
                         net (fo=1, routed)           0.644     0.884    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _210_/O
                         net (fo=75, routed)          0.588     1.498    u_fxp_sqrt_top.ap_clk
    SLICE_X2Y122         FDRE                                         r  _323_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  _323_/Q
                         net (fo=2, routed)           0.180     1.842    u_fxp_sqrt_top.p_v_loc_fu_46[2]
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.952 r  _332_/O[2]
                         net (fo=1, routed)           0.184     2.136    _040_[2]
    SLICE_X1Y123         LUT6 (Prop_lut6_I4_O)        0.108     2.244 r  _353_/O
                         net (fo=1, routed)           0.000     2.244    _047_
    SLICE_X1Y123         FDRE                                         r  _230_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.855     2.027    _077_
    SLICE_X1Y123         FDRE                                         r  _230_/C
                         clock pessimism              0.000     2.027    
                         clock uncertainty            0.035     2.062    
    SLICE_X1Y123         FDRE (Hold_fdre_C_D)         0.092     2.154    _230_
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 _325_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _232_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.246ns (30.409%)  route 0.563ns (69.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _382_/O
                         net (fo=1, routed)           0.644     0.884    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _210_/O
                         net (fo=75, routed)          0.588     1.498    u_fxp_sqrt_top.ap_clk
    SLICE_X2Y122         FDRE                                         r  _325_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.148     1.646 r  _325_/Q
                         net (fo=2, routed)           0.563     2.208    u_fxp_sqrt_top.p_v_loc_fu_46[4]
    SLICE_X1Y122         LUT6 (Prop_lut6_I3_O)        0.098     2.306 r  _354_/O
                         net (fo=1, routed)           0.000     2.306    _048_
    SLICE_X1Y122         FDRE                                         r  _232_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.858     2.029    _077_
    SLICE_X1Y122         FDRE                                         r  _232_/C
                         clock pessimism              0.000     2.029    
                         clock uncertainty            0.035     2.064    
    SLICE_X1Y122         FDRE (Hold_fdre_C_D)         0.092     2.156    _232_
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 _329_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _257_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.246ns (30.294%)  route 0.566ns (69.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _382_/O
                         net (fo=1, routed)           0.644     0.884    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _210_/O
                         net (fo=75, routed)          0.588     1.498    u_fxp_sqrt_top.ap_clk
    SLICE_X2Y122         FDRE                                         r  _329_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.148     1.646 r  _329_/Q
                         net (fo=2, routed)           0.566     2.212    u_fxp_sqrt_top.p_v_loc_fu_46[8]
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.098     2.310 r  _356_/O
                         net (fo=1, routed)           0.000     2.310    _050_
    SLICE_X1Y125         FDRE                                         r  _257_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.855     2.026    _077_
    SLICE_X1Y125         FDRE                                         r  _257_/C
                         clock pessimism              0.000     2.026    
                         clock uncertainty            0.035     2.061    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.092     2.153    _257_
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 _321_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _228_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.384ns (45.729%)  route 0.456ns (54.271%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _382_/O
                         net (fo=1, routed)           0.644     0.884    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _210_/O
                         net (fo=75, routed)          0.588     1.498    u_fxp_sqrt_top.ap_clk
    SLICE_X2Y122         FDRE                                         r  _321_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  _321_/Q
                         net (fo=2, routed)           0.187     1.848    u_fxp_sqrt_top.p_v_loc_fu_46[0]
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.963 r  _332_/O[0]
                         net (fo=1, routed)           0.269     2.232    _040_[0]
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.105     2.337 r  _360_/O
                         net (fo=1, routed)           0.000     2.337    _055_
    SLICE_X1Y124         FDRE                                         r  _228_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.855     2.026    _077_
    SLICE_X1Y124         FDRE                                         r  _228_/C
                         clock pessimism              0.000     2.026    
                         clock uncertainty            0.035     2.061    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.092     2.153    _228_
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 _330_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _258_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.246ns (29.065%)  route 0.600ns (70.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _382_/O
                         net (fo=1, routed)           0.644     0.884    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _210_/O
                         net (fo=75, routed)          0.588     1.498    u_fxp_sqrt_top.ap_clk
    SLICE_X2Y122         FDRE                                         r  _330_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.148     1.646 r  _330_/Q
                         net (fo=2, routed)           0.600     2.246    u_fxp_sqrt_top.p_v_loc_fu_46[9]
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.098     2.344 r  _358_/O
                         net (fo=1, routed)           0.000     2.344    _053_
    SLICE_X1Y125         FDRE                                         r  _258_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.855     2.026    _077_
    SLICE_X1Y125         FDRE                                         r  _258_/C
                         clock pessimism              0.000     2.026    
                         clock uncertainty            0.035     2.061    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.092     2.153    _258_
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 _283_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _259_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.128ns (16.736%)  route 0.637ns (83.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _382_/O
                         net (fo=1, routed)           0.644     0.884    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _210_/O
                         net (fo=75, routed)          0.591     1.501    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y118         FDRE                                         r  _283_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  _283_/Q
                         net (fo=3, routed)           0.637     2.265    ap_done
    SLICE_X3Y122         FDRE                                         r  _259_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.858     2.029    _077_
    SLICE_X3Y122         FDRE                                         r  _259_/C
                         clock pessimism              0.000     2.029    
                         clock uncertainty            0.035     2.064    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.010     2.074    _259_
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 _323_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _234_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.494ns (57.164%)  route 0.370ns (42.836%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _382_/O
                         net (fo=1, routed)           0.644     0.884    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _210_/O
                         net (fo=75, routed)          0.588     1.498    u_fxp_sqrt_top.ap_clk
    SLICE_X2Y122         FDRE                                         r  _323_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  _323_/Q
                         net (fo=2, routed)           0.180     1.842    u_fxp_sqrt_top.p_v_loc_fu_46[2]
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.998 r  _332_/CO[3]
                         net (fo=1, routed)           0.000     1.998    _038_[3]
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.064 r  _333_/O[2]
                         net (fo=1, routed)           0.190     2.254    _040_[6]
    SLICE_X1Y121         LUT6 (Prop_lut6_I4_O)        0.108     2.362 r  _355_/O
                         net (fo=1, routed)           0.000     2.362    _049_
    SLICE_X1Y121         FDRE                                         r  _234_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.859     2.030    _077_
    SLICE_X1Y121         FDRE                                         r  _234_/C
                         clock pessimism              0.000     2.030    
                         clock uncertainty            0.035     2.065    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.092     2.157    _234_
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 _326_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _233_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.186ns (20.501%)  route 0.721ns (79.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _382_/O
                         net (fo=1, routed)           0.644     0.884    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _210_/O
                         net (fo=75, routed)          0.588     1.498    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y121         FDRE                                         r  _326_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  _326_/Q
                         net (fo=2, routed)           0.721     2.360    u_fxp_sqrt_top.p_v_loc_fu_46[5]
    SLICE_X1Y121         LUT6 (Prop_lut6_I3_O)        0.045     2.405 r  _347_/O
                         net (fo=1, routed)           0.000     2.405    _041_
    SLICE_X1Y121         FDRE                                         r  _233_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.859     2.030    _077_
    SLICE_X1Y121         FDRE                                         r  _233_/C
                         clock pessimism              0.000     2.030    
                         clock uncertainty            0.035     2.065    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.092     2.157    _233_
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 _281_/C
                            (rising edge-triggered cell FDSE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _260_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.363%)  route 0.727ns (79.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _382_/O
                         net (fo=1, routed)           0.644     0.884    _037_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _210_/O
                         net (fo=75, routed)          0.591     1.501    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y118         FDSE                                         r  _281_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDSE (Prop_fdse_C_Q)         0.141     1.642 r  _281_/Q
                         net (fo=13, routed)          0.727     2.369    u_fxp_sqrt_top.ap_CS_fsm[0]
    SLICE_X1Y121         LUT5 (Prop_lut5_I4_O)        0.045     2.414 r  _337_/O
                         net (fo=1, routed)           0.000     2.414    _058_
    SLICE_X1Y121         FDRE                                         r  _260_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.859     2.030    _077_
    SLICE_X1Y121         FDRE                                         r  _260_/C
                         clock pessimism              0.000     2.030    
                         clock uncertainty            0.035     2.065    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.091     2.156    _260_
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.258    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  emu_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _225_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.292ns  (logic 3.992ns (63.435%)  route 2.301ns (36.565%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.696     5.304    _077_
    SLICE_X0Y120         FDRE                                         r  _225_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  _225_/Q
                         net (fo=1, routed)           2.301     8.061    _076_[5]
    J18                  OBUF (Prop_obuf_I_O)         3.536    11.597 r  _379_/O
                         net (fo=0)                   0.000    11.597    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _224_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.280ns  (logic 3.992ns (63.559%)  route 2.288ns (36.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.695     5.303    _077_
    SLICE_X1Y121         FDRE                                         r  _224_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.759 r  _224_/Q
                         net (fo=2, routed)           2.288     8.048    _076_[4]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.583 r  _378_/O
                         net (fo=0)                   0.000    11.583    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _227_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.275ns  (logic 3.988ns (63.562%)  route 2.286ns (36.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.696     5.304    _077_
    SLICE_X0Y120         FDRE                                         r  _227_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  _227_/Q
                         net (fo=1, routed)           2.286     8.047    _076_[7]
    J15                  OBUF (Prop_obuf_I_O)         3.532    11.579 r  _381_/O
                         net (fo=0)                   0.000    11.579    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _226_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.120ns  (logic 3.991ns (65.218%)  route 2.129ns (34.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.696     5.304    _077_
    SLICE_X0Y120         FDRE                                         r  _226_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  _226_/Q
                         net (fo=1, routed)           2.129     7.889    _076_[6]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.424 r  _380_/O
                         net (fo=0)                   0.000    11.424    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _221_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.829ns  (logic 4.002ns (68.663%)  route 1.827ns (31.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.689     5.297    _077_
    SLICE_X1Y125         FDRE                                         r  _221_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  _221_/Q
                         net (fo=2, routed)           1.827     7.580    _076_[1]
    E16                  OBUF (Prop_obuf_I_O)         3.546    11.126 r  _375_/O
                         net (fo=0)                   0.000    11.126    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _222_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.756ns  (logic 3.994ns (69.396%)  route 1.762ns (30.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.691     5.299    _077_
    SLICE_X1Y123         FDRE                                         r  _222_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  _222_/Q
                         net (fo=2, routed)           1.762     7.517    _076_[2]
    D15                  OBUF (Prop_obuf_I_O)         3.538    11.055 r  _376_/O
                         net (fo=0)                   0.000    11.055    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _220_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.714ns  (logic 3.990ns (69.834%)  route 1.724ns (30.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.689     5.297    _077_
    SLICE_X1Y125         FDRE                                         r  _220_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  _220_/Q
                         net (fo=2, routed)           1.724     7.477    _076_[0]
    E15                  OBUF (Prop_obuf_I_O)         3.534    11.011 r  _374_/O
                         net (fo=0)                   0.000    11.011    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _223_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.710ns  (logic 3.995ns (69.967%)  route 1.715ns (30.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _383_/O
                         net (fo=1, routed)           2.025     3.512    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _209_/O
                         net (fo=46, routed)          1.689     5.297    _077_
    SLICE_X1Y124         FDRE                                         r  _223_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  _223_/Q
                         net (fo=2, routed)           1.715     7.468    _076_[3]
    C15                  OBUF (Prop_obuf_I_O)         3.539    11.007 r  _377_/O
                         net (fo=0)                   0.000    11.007    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _220_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.376ns (78.870%)  route 0.369ns (21.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.585     1.510    _077_
    SLICE_X1Y125         FDRE                                         r  _220_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  _220_/Q
                         net (fo=2, routed)           0.369     2.020    _076_[0]
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.255 r  _374_/O
                         net (fo=0)                   0.000     3.255    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _223_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.381ns (79.054%)  route 0.366ns (20.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.585     1.510    _077_
    SLICE_X1Y124         FDRE                                         r  _223_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  _223_/Q
                         net (fo=2, routed)           0.366     2.017    _076_[3]
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.257 r  _377_/O
                         net (fo=0)                   0.000     3.257    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _221_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.388ns (78.128%)  route 0.389ns (21.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.585     1.510    _077_
    SLICE_X1Y125         FDRE                                         r  _221_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  _221_/Q
                         net (fo=2, routed)           0.389     2.040    _076_[1]
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.287 r  _375_/O
                         net (fo=0)                   0.000     3.287    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _222_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.380ns (77.246%)  route 0.407ns (22.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.586     1.511    _077_
    SLICE_X1Y123         FDRE                                         r  _222_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  _222_/Q
                         net (fo=2, routed)           0.407     2.059    _076_[2]
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.298 r  _376_/O
                         net (fo=0)                   0.000     3.298    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _226_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.377ns (71.923%)  route 0.538ns (28.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.589     1.514    _077_
    SLICE_X0Y120         FDRE                                         r  _226_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  _226_/Q
                         net (fo=1, routed)           0.538     2.193    _076_[6]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.429 r  _380_/O
                         net (fo=0)                   0.000     3.429    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _227_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.374ns (70.019%)  route 0.588ns (29.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.589     1.514    _077_
    SLICE_X0Y120         FDRE                                         r  _227_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  _227_/Q
                         net (fo=1, routed)           0.588     2.244    _076_[7]
    J15                  OBUF (Prop_obuf_I_O)         1.233     3.477 r  _381_/O
                         net (fo=0)                   0.000     3.477    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _225_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.377ns (69.912%)  route 0.593ns (30.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.589     1.514    _077_
    SLICE_X0Y120         FDRE                                         r  _225_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  _225_/Q
                         net (fo=1, routed)           0.593     2.248    _076_[5]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.484 r  _379_/O
                         net (fo=0)                   0.000     3.484    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _224_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.377ns (69.569%)  route 0.602ns (30.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _383_/O
                         net (fo=1, routed)           0.644     0.899    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _209_/O
                         net (fo=46, routed)          0.588     1.513    _077_
    SLICE_X1Y121         FDRE                                         r  _224_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  _224_/Q
                         net (fo=2, routed)           0.602     2.257    _076_[4]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.493 r  _378_/O
                         net (fo=0)                   0.000     3.493    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  emu_clk_pin

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _255_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.717ns  (logic 1.724ns (22.338%)  route 5.993ns (77.662%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _384_/O
                         net (fo=18, routed)          4.578     6.059    _085_[0]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     6.183 r  _090_/O
                         net (fo=5, routed)           0.570     6.753    _086_[1]
    SLICE_X3Y121         LUT2 (Prop_lut2_I0_O)        0.119     6.872 r  _161_/O
                         net (fo=8, routed)           0.846     7.717    _024_
    SLICE_X5Y117         FDRE                                         r  _255_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _383_/O
                         net (fo=1, routed)           1.920     3.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _209_/O
                         net (fo=46, routed)          1.579     5.007    _077_
    SLICE_X5Y117         FDRE                                         r  _255_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _256_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.717ns  (logic 1.724ns (22.338%)  route 5.993ns (77.662%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _384_/O
                         net (fo=18, routed)          4.578     6.059    _085_[0]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     6.183 r  _090_/O
                         net (fo=5, routed)           0.570     6.753    _086_[1]
    SLICE_X3Y121         LUT2 (Prop_lut2_I0_O)        0.119     6.872 r  _161_/O
                         net (fo=8, routed)           0.846     7.717    _024_
    SLICE_X5Y117         FDRE                                         r  _256_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _383_/O
                         net (fo=1, routed)           1.920     3.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _209_/O
                         net (fo=46, routed)          1.579     5.007    _077_
    SLICE_X5Y117         FDRE                                         r  _256_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _249_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.707ns  (logic 1.724ns (22.366%)  route 5.983ns (77.634%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _384_/O
                         net (fo=18, routed)          4.578     6.059    _085_[0]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     6.183 r  _090_/O
                         net (fo=5, routed)           0.570     6.753    _086_[1]
    SLICE_X3Y121         LUT2 (Prop_lut2_I0_O)        0.119     6.872 r  _161_/O
                         net (fo=8, routed)           0.836     7.707    _024_
    SLICE_X4Y117         FDRE                                         r  _249_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _383_/O
                         net (fo=1, routed)           1.920     3.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _209_/O
                         net (fo=46, routed)          1.579     5.007    _077_
    SLICE_X4Y117         FDRE                                         r  _249_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _250_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.707ns  (logic 1.724ns (22.366%)  route 5.983ns (77.634%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _384_/O
                         net (fo=18, routed)          4.578     6.059    _085_[0]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     6.183 r  _090_/O
                         net (fo=5, routed)           0.570     6.753    _086_[1]
    SLICE_X3Y121         LUT2 (Prop_lut2_I0_O)        0.119     6.872 r  _161_/O
                         net (fo=8, routed)           0.836     7.707    _024_
    SLICE_X4Y117         FDRE                                         r  _250_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _383_/O
                         net (fo=1, routed)           1.920     3.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _209_/O
                         net (fo=46, routed)          1.579     5.007    _077_
    SLICE_X4Y117         FDRE                                         r  _250_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _254_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.707ns  (logic 1.724ns (22.366%)  route 5.983ns (77.634%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _384_/O
                         net (fo=18, routed)          4.578     6.059    _085_[0]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     6.183 r  _090_/O
                         net (fo=5, routed)           0.570     6.753    _086_[1]
    SLICE_X3Y121         LUT2 (Prop_lut2_I0_O)        0.119     6.872 r  _161_/O
                         net (fo=8, routed)           0.836     7.707    _024_
    SLICE_X4Y117         FDRE                                         r  _254_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _383_/O
                         net (fo=1, routed)           1.920     3.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _209_/O
                         net (fo=46, routed)          1.579     5.007    _077_
    SLICE_X4Y117         FDRE                                         r  _254_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _211_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.692ns  (logic 1.729ns (22.475%)  route 5.963ns (77.525%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _384_/O
                         net (fo=18, routed)          4.578     6.059    _085_[0]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     6.183 r  _090_/O
                         net (fo=5, routed)           0.570     6.753    _086_[1]
    SLICE_X3Y121         LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  _162_/O
                         net (fo=5, routed)           0.816     7.692    _023_
    SLICE_X2Y117         FDRE                                         r  _211_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _383_/O
                         net (fo=1, routed)           1.920     3.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _209_/O
                         net (fo=46, routed)          1.581     5.009    _077_
    SLICE_X2Y117         FDRE                                         r  _211_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _212_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.692ns  (logic 1.729ns (22.475%)  route 5.963ns (77.525%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _384_/O
                         net (fo=18, routed)          4.578     6.059    _085_[0]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     6.183 r  _090_/O
                         net (fo=5, routed)           0.570     6.753    _086_[1]
    SLICE_X3Y121         LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  _162_/O
                         net (fo=5, routed)           0.816     7.692    _023_
    SLICE_X2Y117         FDRE                                         r  _212_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _383_/O
                         net (fo=1, routed)           1.920     3.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _209_/O
                         net (fo=46, routed)          1.581     5.009    _077_
    SLICE_X2Y117         FDRE                                         r  _212_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _213_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.692ns  (logic 1.729ns (22.475%)  route 5.963ns (77.525%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _384_/O
                         net (fo=18, routed)          4.578     6.059    _085_[0]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     6.183 r  _090_/O
                         net (fo=5, routed)           0.570     6.753    _086_[1]
    SLICE_X3Y121         LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  _162_/O
                         net (fo=5, routed)           0.816     7.692    _023_
    SLICE_X2Y117         FDRE                                         r  _213_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _383_/O
                         net (fo=1, routed)           1.920     3.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _209_/O
                         net (fo=46, routed)          1.581     5.009    _077_
    SLICE_X2Y117         FDRE                                         r  _213_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _251_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.572ns  (logic 1.724ns (22.765%)  route 5.849ns (77.235%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _384_/O
                         net (fo=18, routed)          4.578     6.059    _085_[0]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     6.183 r  _090_/O
                         net (fo=5, routed)           0.570     6.753    _086_[1]
    SLICE_X3Y121         LUT2 (Prop_lut2_I0_O)        0.119     6.872 r  _161_/O
                         net (fo=8, routed)           0.701     7.572    _024_
    SLICE_X3Y117         FDRE                                         r  _251_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _383_/O
                         net (fo=1, routed)           1.920     3.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _209_/O
                         net (fo=46, routed)          1.581     5.009    _077_
    SLICE_X3Y117         FDRE                                         r  _251_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _252_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.572ns  (logic 1.724ns (22.765%)  route 5.849ns (77.235%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _384_/O
                         net (fo=18, routed)          4.578     6.059    _085_[0]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.124     6.183 r  _090_/O
                         net (fo=5, routed)           0.570     6.753    _086_[1]
    SLICE_X3Y121         LUT2 (Prop_lut2_I0_O)        0.119     6.872 r  _161_/O
                         net (fo=8, routed)           0.701     7.572    _024_
    SLICE_X3Y117         FDRE                                         r  _252_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _383_/O
                         net (fo=1, routed)           1.920     3.337    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _209_/O
                         net (fo=46, routed)          1.581     5.009    _077_
    SLICE_X3Y117         FDRE                                         r  _252_/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Din_emu[3]
                            (input port)
  Destination:            _252_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.282ns (23.024%)  route 0.942ns (76.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  Din_emu[3] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  _369_/O
                         net (fo=1, routed)           0.942     1.223    _075_[3]
    SLICE_X3Y117         FDRE                                         r  _252_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.863     2.034    _077_
    SLICE_X3Y117         FDRE                                         r  _252_/C

Slack:                    inf
  Source:                 Din_emu[1]
                            (input port)
  Destination:            _212_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.283ns (22.726%)  route 0.962ns (77.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Din_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _367_/O
                         net (fo=2, routed)           0.962     1.245    _075_[1]
    SLICE_X2Y117         FDRE                                         r  _212_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.863     2.034    _077_
    SLICE_X2Y117         FDRE                                         r  _212_/C

Slack:                    inf
  Source:                 Din_emu[2]
                            (input port)
  Destination:            _251_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.292ns (23.391%)  route 0.955ns (76.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Din_emu[2] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  _368_/O
                         net (fo=1, routed)           0.955     1.246    _075_[2]
    SLICE_X3Y117         FDRE                                         r  _251_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.863     2.034    _077_
    SLICE_X3Y117         FDRE                                         r  _251_/C

Slack:                    inf
  Source:                 Din_emu[0]
                            (input port)
  Destination:            _211_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.291ns (23.152%)  route 0.965ns (76.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Din_emu[0] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  _366_/O
                         net (fo=2, routed)           0.965     1.256    _075_[0]
    SLICE_X2Y117         FDRE                                         r  _211_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.863     2.034    _077_
    SLICE_X2Y117         FDRE                                         r  _211_/C

Slack:                    inf
  Source:                 Din_emu[4]
                            (input port)
  Destination:            _253_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.263ns  (logic 0.265ns (21.007%)  route 0.998ns (78.993%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Din_emu[4] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[4]
    U14                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  _370_/O
                         net (fo=1, routed)           0.998     1.263    _075_[4]
    SLICE_X3Y117         FDRE                                         r  _253_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.863     2.034    _077_
    SLICE_X3Y117         FDRE                                         r  _253_/C

Slack:                    inf
  Source:                 Din_emu[5]
                            (input port)
  Destination:            _213_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.290ns  (logic 0.267ns (20.700%)  route 1.023ns (79.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Din_emu[5] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  _371_/O
                         net (fo=2, routed)           1.023     1.290    _075_[5]
    SLICE_X2Y117         FDRE                                         r  _213_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.863     2.034    _077_
    SLICE_X2Y117         FDRE                                         r  _213_/C

Slack:                    inf
  Source:                 Din_emu[7]
                            (input port)
  Destination:            _256_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.266ns (20.420%)  route 1.038ns (79.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  Din_emu[7] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[7]
    U13                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  _373_/O
                         net (fo=2, routed)           1.038     1.304    _075_[7]
    SLICE_X5Y117         FDRE                                         r  _256_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.859     2.031    _077_
    SLICE_X5Y117         FDRE                                         r  _256_/C

Slack:                    inf
  Source:                 Din_emu[0]
                            (input port)
  Destination:            _249_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.291ns (22.062%)  route 1.027ns (77.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Din_emu[0] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  _366_/O
                         net (fo=2, routed)           1.027     1.318    _075_[0]
    SLICE_X4Y117         FDRE                                         r  _249_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.859     2.031    _077_
    SLICE_X4Y117         FDRE                                         r  _249_/C

Slack:                    inf
  Source:                 Din_emu[1]
                            (input port)
  Destination:            _250_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.356ns  (logic 0.283ns (20.866%)  route 1.073ns (79.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Din_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _367_/O
                         net (fo=2, routed)           1.073     1.356    _075_[1]
    SLICE_X4Y117         FDRE                                         r  _250_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.859     2.031    _077_
    SLICE_X4Y117         FDRE                                         r  _250_/C

Slack:                    inf
  Source:                 Din_emu[5]
                            (input port)
  Destination:            _254_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.267ns (19.635%)  route 1.093ns (80.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Din_emu[5] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  _371_/O
                         net (fo=2, routed)           1.093     1.360    _075_[5]
    SLICE_X4Y117         FDRE                                         r  _254_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _383_/O
                         net (fo=1, routed)           0.699     1.142    _036_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _209_/O
                         net (fo=46, routed)          0.859     2.031    _077_
    SLICE_X4Y117         FDRE                                         r  _254_/C





