<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MyULAInterface.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="MyULAInterface.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="MyULAInterface.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MyULAInterface.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MyULAInterface.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="MyULAInterface.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MyULAInterface.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MyULAInterface.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MyULAInterface.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MyULAInterface.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MyULAInterface.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MyULAInterface.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MyULAInterface.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MyULAInterface.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MyULAInterface.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MyULAInterface.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MyULAInterface.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MyULAInterface.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MyULAInterface.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MyULAInterface.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MyULAInterface.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="MyULAInterface.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MyULAInterface.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MyULAInterface.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MyULAInterface_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MyULAInterface_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MyULAInterface_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MyULAInterface_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MyULAInterface_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MyULAInterface_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MyULAInterface_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MyULAInterface_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MyULAInterface_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MyULAInterface_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MyULAInterface_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MyULAInterface_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MyULAInterface_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UlaInterface_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="UlaInterface_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="UlaInterface_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UlaInterface_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1556984383" xil_pn:in_ck="-2341016218424053285" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1556984383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../MyAnd4/MyAnd4.vhd"/>
      <outfile xil_pn:name="../MyFourBit2Complement/MyFourBit2Complement.vhd"/>
      <outfile xil_pn:name="../MyFourBitMultiplier/MyFourBitMultiplier.vhd"/>
      <outfile xil_pn:name="../MyOr4/MyOr4.vhd"/>
      <outfile xil_pn:name="../MyPlus1/MyPlus1.vhd"/>
      <outfile xil_pn:name="../MySub4/MySub4.vhd"/>
      <outfile xil_pn:name="../MySum1/MySum1.vhd"/>
      <outfile xil_pn:name="../MySum4/MySum4.vhd"/>
      <outfile xil_pn:name="../MyULA/MyULA.vhd"/>
      <outfile xil_pn:name="../MyXor4/MyXor4.vhd"/>
      <outfile xil_pn:name="../Not4/Not4.vhd"/>
      <outfile xil_pn:name="../contador6sec/contador6sec.vhd"/>
      <outfile xil_pn:name="MyULAInterface.vhd"/>
      <outfile xil_pn:name="UlaInterface_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1556979431" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3142669487721278574" xil_pn:start_ts="1556979431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556979431" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8803088825795617626" xil_pn:start_ts="1556979431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556979431" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6402135504227087868" xil_pn:start_ts="1556979431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556984383" xil_pn:in_ck="-2341016218424053285" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1556984383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../MyAnd4/MyAnd4.vhd"/>
      <outfile xil_pn:name="../MyFourBit2Complement/MyFourBit2Complement.vhd"/>
      <outfile xil_pn:name="../MyFourBitMultiplier/MyFourBitMultiplier.vhd"/>
      <outfile xil_pn:name="../MyOr4/MyOr4.vhd"/>
      <outfile xil_pn:name="../MyPlus1/MyPlus1.vhd"/>
      <outfile xil_pn:name="../MySub4/MySub4.vhd"/>
      <outfile xil_pn:name="../MySum1/MySum1.vhd"/>
      <outfile xil_pn:name="../MySum4/MySum4.vhd"/>
      <outfile xil_pn:name="../MyULA/MyULA.vhd"/>
      <outfile xil_pn:name="../MyXor4/MyXor4.vhd"/>
      <outfile xil_pn:name="../Not4/Not4.vhd"/>
      <outfile xil_pn:name="../contador6sec/contador6sec.vhd"/>
      <outfile xil_pn:name="MyULAInterface.vhd"/>
      <outfile xil_pn:name="UlaInterface_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1556984385" xil_pn:in_ck="-2341016218424053285" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8178680829097092536" xil_pn:start_ts="1556984383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="UlaInterface_test_beh.prj"/>
      <outfile xil_pn:name="UlaInterface_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1556984385" xil_pn:in_ck="8780501437123710689" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7598854200103194422" xil_pn:start_ts="1556984385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="UlaInterface_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1556991440" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1556991440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556991440" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3490764252892960322" xil_pn:start_ts="1556991440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556991440" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6402135504227087868" xil_pn:start_ts="1556991440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556991440" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1556991440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556991440" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6814083673885763302" xil_pn:start_ts="1556991440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556991440" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="9102341965431189672" xil_pn:start_ts="1556991440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556991440" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5765887897547075322" xil_pn:start_ts="1556991440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556991455" xil_pn:in_ck="7202285072885628025" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="835608898440773497" xil_pn:start_ts="1556991440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MyULAInterface.lso"/>
      <outfile xil_pn:name="MyULAInterface.ngc"/>
      <outfile xil_pn:name="MyULAInterface.ngr"/>
      <outfile xil_pn:name="MyULAInterface.prj"/>
      <outfile xil_pn:name="MyULAInterface.stx"/>
      <outfile xil_pn:name="MyULAInterface.syr"/>
      <outfile xil_pn:name="MyULAInterface.xst"/>
      <outfile xil_pn:name="MyULAInterface_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1556991455" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="402653528897621701" xil_pn:start_ts="1556991455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556991462" xil_pn:in_ck="5245807545864011679" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2695929445003265943" xil_pn:start_ts="1556991455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MyULAInterface.bld"/>
      <outfile xil_pn:name="MyULAInterface.ngd"/>
      <outfile xil_pn:name="MyULAInterface_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1556991471" xil_pn:in_ck="5245807545864011680" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="570889668722473129" xil_pn:start_ts="1556991462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MyULAInterface.pcf"/>
      <outfile xil_pn:name="MyULAInterface_map.map"/>
      <outfile xil_pn:name="MyULAInterface_map.mrp"/>
      <outfile xil_pn:name="MyULAInterface_map.ncd"/>
      <outfile xil_pn:name="MyULAInterface_map.ngm"/>
      <outfile xil_pn:name="MyULAInterface_map.xrpt"/>
      <outfile xil_pn:name="MyULAInterface_summary.xml"/>
      <outfile xil_pn:name="MyULAInterface_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1556991490" xil_pn:in_ck="4231974356235148985" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-8699727321066641134" xil_pn:start_ts="1556991471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MyULAInterface.ncd"/>
      <outfile xil_pn:name="MyULAInterface.pad"/>
      <outfile xil_pn:name="MyULAInterface.par"/>
      <outfile xil_pn:name="MyULAInterface.ptwx"/>
      <outfile xil_pn:name="MyULAInterface.unroutes"/>
      <outfile xil_pn:name="MyULAInterface.xpi"/>
      <outfile xil_pn:name="MyULAInterface_pad.csv"/>
      <outfile xil_pn:name="MyULAInterface_pad.txt"/>
      <outfile xil_pn:name="MyULAInterface_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1556991498" xil_pn:in_ck="5245807545864011548" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="8242823369169169445" xil_pn:start_ts="1556991490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MyULAInterface.bgn"/>
      <outfile xil_pn:name="MyULAInterface.bit"/>
      <outfile xil_pn:name="MyULAInterface.drc"/>
      <outfile xil_pn:name="MyULAInterface.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1556991490" xil_pn:in_ck="5245807545864011548" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1556991487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MyULAInterface.twr"/>
      <outfile xil_pn:name="MyULAInterface.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
