0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0012: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0016: jmp_imm:
	pc += 0x1, opcode= 0x06
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0022: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x002d: mov_imm:
	regs[5] = 0x111abfe6, opcode= 0x0b
0x0033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0037: jmp_imm:
	pc += 0x1, opcode= 0x06
0x003c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0042: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0048: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x004b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x004e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0051: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0054: mov_imm:
	regs[5] = 0x58f98244, opcode= 0x0b
0x005a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x005e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0063: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0067: jmp_imm:
	pc += 0x1, opcode= 0x06
0x006c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0073: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0078: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x007f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0084: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0087: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x008b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0090: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0093: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0097: jmp_imm:
	pc += 0x1, opcode= 0x06
0x009c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x009f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x00a3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x00a8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x00ac: jmp_imm:
	pc += 0x1, opcode= 0x06
0x00b1: mov_imm:
	regs[5] = 0x316b01b7, opcode= 0x0b
0x00b8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x00bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x00c0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x00c4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x00c9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x00cc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x00cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x00d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x00d6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x00db: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x00de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x00e1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x00e5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x00ea: mov_imm:
	regs[5] = 0xeb58310a, opcode= 0x0b
0x00f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x00f3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x00f6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x00fc: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0103: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0108: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x010b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x010f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0114: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0117: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x011a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x011e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0123: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0126: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0129: mov_imm:
	regs[5] = 0x8af78cb2, opcode= 0x0b
0x0130: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0135: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0138: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x013b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x013f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0144: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0147: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x014a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x014d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0150: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0153: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0156: mov_imm:
	regs[5] = 0x27f6db0b, opcode= 0x0b
0x015c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x015f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0163: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0168: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x016e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0174: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0177: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x017a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x017d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0180: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0183: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0186: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x018a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x018f: mov_imm:
	regs[5] = 0x26506b1b, opcode= 0x0b
0x0196: jmp_imm:
	pc += 0x1, opcode= 0x06
0x019b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x019e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x01a2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x01a7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x01ab: jmp_imm:
	pc += 0x1, opcode= 0x06
0x01b0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x01b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x01b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x01ba: jmp_imm:
	pc += 0x1, opcode= 0x06
0x01bf: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x01c3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x01c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x01cb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x01cf: jmp_imm:
	pc += 0x1, opcode= 0x06
0x01d4: mov_imm:
	regs[5] = 0xe12ee964, opcode= 0x0b
0x01da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x01dd: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x01e0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x01e7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x01ec: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x01f2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x01f5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x01f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x01fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x01fe: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0201: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0204: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0207: mov_imm:
	regs[5] = 0x7fc3b026, opcode= 0x0b
0x020d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0211: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0216: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0219: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x021c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x021f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0222: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0225: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0228: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x022b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x022f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0234: mov_imm:
	regs[5] = 0xb9a67309, opcode= 0x0b
0x023a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x023e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0243: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0246: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x024d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0252: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0258: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x025b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x025e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0261: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0264: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0267: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x026a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x026d: mov_imm:
	regs[5] = 0xfe572608, opcode= 0x0b
0x0273: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0276: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0279: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x027c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x027f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0282: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0285: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0289: jmp_imm:
	pc += 0x1, opcode= 0x06
0x028e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0291: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0294: mov_imm:
	regs[5] = 0x1f850ee4, opcode= 0x0b
0x029a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x029e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x02a3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x02a6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x02ac: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x02b2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x02b5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x02b9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x02be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x02c2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x02c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x02ca: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x02cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x02d1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x02d6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x02d9: mov_imm:
	regs[5] = 0xe9025aa3, opcode= 0x0b
0x02df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x02e2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x02e6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x02eb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x02ee: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x02f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x02f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x02f7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x02fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x02fd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0301: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0306: mov_imm:
	regs[5] = 0x63551ca7, opcode= 0x0b
0x030c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x030f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0312: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0318: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x031e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0321: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0324: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0327: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x032a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x032d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0330: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0333: mov_imm:
	regs[5] = 0x2d7b7d16, opcode= 0x0b
0x0339: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x033c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0340: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0345: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0348: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x034b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x034e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0351: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0354: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0357: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x035b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0360: mov_imm:
	regs[5] = 0x31e63476, opcode= 0x0b
0x0366: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0369: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x036c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0372: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0378: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x037b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x037f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0384: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0388: jmp_imm:
	pc += 0x1, opcode= 0x06
0x038d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0390: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0393: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0397: jmp_imm:
	pc += 0x1, opcode= 0x06
0x039c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x03a0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x03a5: mov_imm:
	regs[5] = 0xb1606a2b, opcode= 0x0b
0x03ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x03af: jmp_imm:
	pc += 0x1, opcode= 0x06
0x03b4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x03b7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x03ba: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x03bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x03c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x03c4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x03c9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x03cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x03cf: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x03d3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x03d8: mov_imm:
	regs[5] = 0x4f3b7086, opcode= 0x0b
0x03de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x03e1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x03e4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x03ea: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x03f0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x03f4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x03f9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x03fd: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0402: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0406: jmp_imm:
	pc += 0x1, opcode= 0x06
0x040b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x040e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0411: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0414: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0418: jmp_imm:
	pc += 0x1, opcode= 0x06
0x041d: mov_imm:
	regs[5] = 0x4f12384b, opcode= 0x0b
0x0424: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0429: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x042d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0432: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0435: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0439: jmp_imm:
	pc += 0x1, opcode= 0x06
0x043e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0441: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0444: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0447: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x044a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x044d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0450: mov_imm:
	regs[5] = 0xf86f6834, opcode= 0x0b
0x0456: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0459: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x045c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0462: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0468: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x046b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x046e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0471: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0475: jmp_imm:
	pc += 0x1, opcode= 0x06
0x047a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x047d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0480: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0483: mov_imm:
	regs[5] = 0x31f03c3f, opcode= 0x0b
0x0489: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x048c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0490: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0495: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0498: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x049b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x049f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x04a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x04a8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x04ad: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x04b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x04b4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x04b9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x04bc: mov_imm:
	regs[5] = 0xedbcc048, opcode= 0x0b
0x04c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x04c6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x04cb: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x04ce: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x04d4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x04da: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x04de: jmp_imm:
	pc += 0x1, opcode= 0x06
0x04e3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x04e7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x04ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x04ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x04f2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x04f6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x04fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x04fe: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0502: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0507: mov_imm:
	regs[5] = 0x25bd8fca, opcode= 0x0b
0x050d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0510: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0513: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0516: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0519: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x051c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x051f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0522: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0525: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0528: mov_imm:
	regs[5] = 0x5824f233, opcode= 0x0b
0x052e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0531: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0534: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x053a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0540: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0543: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0546: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0549: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x054c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x054f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0552: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0555: mov_imm:
	regs[5] = 0x8ea70da6, opcode= 0x0b
0x055b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x055e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0561: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0564: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0567: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x056b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0570: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0573: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0576: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0579: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x057c: mov_imm:
	regs[5] = 0x12a07915, opcode= 0x0b
0x0582: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0585: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0588: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x058e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0595: jmp_imm:
	pc += 0x1, opcode= 0x06
0x059a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x059d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x05a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x05a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x05a6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x05a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x05ac: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x05af: mov_imm:
	regs[5] = 0x80e9e3b0, opcode= 0x0b
0x05b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x05b8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x05bc: jmp_imm:
	pc += 0x1, opcode= 0x06
0x05c1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x05c4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x05c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x05ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x05cd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x05d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x05d3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x05d6: mov_imm:
	regs[5] = 0x1e28982f, opcode= 0x0b
0x05dd: jmp_imm:
	pc += 0x1, opcode= 0x06
0x05e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x05e5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x05e9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x05ee: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x05f5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x05fa: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0600: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0603: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0607: jmp_imm:
	pc += 0x1, opcode= 0x06
0x060c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0610: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0615: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0618: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x061b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x061e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0621: mov_imm:
	regs[5] = 0x432dcffd, opcode= 0x0b
0x0627: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x062a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x062d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0630: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0634: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0639: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x063d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0642: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0645: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0648: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x064b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x064f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0654: mov_imm:
	regs[5] = 0x657b9362, opcode= 0x0b
0x065b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0660: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0663: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0666: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x066d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0672: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0678: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x067b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x067e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0681: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0684: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0687: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x068b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0690: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0693: mov_imm:
	regs[5] = 0x815d4f4b, opcode= 0x0b
0x0699: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x069c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x06a0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x06a5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x06a8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x06ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x06ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x06b1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x06b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x06b7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x06ba: mov_imm:
	regs[5] = 0x5066d5f7, opcode= 0x0b
0x06c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x06c4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x06c9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x06cc: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x06d3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x06d8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x06de: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x06e2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x06e7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x06ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x06ee: jmp_imm:
	pc += 0x1, opcode= 0x06
0x06f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x06f6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x06f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x06fc: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x06ff: mov_imm:
	regs[5] = 0x381f0daa, opcode= 0x0b
0x0705: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0708: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x070c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0711: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0714: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0718: jmp_imm:
	pc += 0x1, opcode= 0x06
0x071d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0720: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0723: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0726: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0729: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x072c: mov_imm:
	regs[5] = 0x8099e572, opcode= 0x0b
0x0733: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0738: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x073b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x073f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0744: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x074a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0750: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0754: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0759: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x075c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x075f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0763: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0768: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x076c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0771: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0774: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0777: mov_imm:
	regs[5] = 0xba6a2889, opcode= 0x0b
0x077d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0780: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0783: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0786: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x078a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x078f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0793: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0798: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x079c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x07a1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x07a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x07a7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x07aa: mov_imm:
	regs[5] = 0x372f5c10, opcode= 0x0b
0x07b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x07b3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x07b6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x07bd: jmp_imm:
	pc += 0x1, opcode= 0x06
0x07c2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x07c8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x07cb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x07ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x07d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x07d4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x07d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x07db: jmp_imm:
	pc += 0x1, opcode= 0x06
0x07e0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x07e3: mov_imm:
	regs[5] = 0x80dd1e55, opcode= 0x0b
0x07ea: jmp_imm:
	pc += 0x1, opcode= 0x06
0x07ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x07f2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x07f5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x07f8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x07fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x07fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0801: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0804: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0807: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x080b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0810: mov_imm:
	regs[5] = 0x502f1895, opcode= 0x0b
0x0817: jmp_imm:
	pc += 0x1, opcode= 0x06
0x081c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x081f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0823: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0828: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x082e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0834: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0837: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x083a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x083d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0840: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0843: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0846: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0849: mov_imm:
	regs[5] = 0x4f0d64e2, opcode= 0x0b
0x0850: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0855: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0858: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x085b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x085e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0861: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0865: jmp_imm:
	pc += 0x1, opcode= 0x06
0x086a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x086d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0870: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0873: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0876: mov_imm:
	regs[5] = 0x83090465, opcode= 0x0b
0x087c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0880: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0885: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0888: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x088e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0895: jmp_imm:
	pc += 0x1, opcode= 0x06
0x089a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x089e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x08a3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x08a7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x08ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x08af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x08b3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x08b8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x08bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x08be: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x08c2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x08c7: mov_imm:
	regs[5] = 0x3449ef70, opcode= 0x0b
0x08cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x08d0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x08d3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x08d6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x08da: jmp_imm:
	pc += 0x1, opcode= 0x06
0x08df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x08e3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x08e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x08eb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x08ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x08f1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x08f4: mov_imm:
	regs[5] = 0xecdb0f16, opcode= 0x0b
0x08fb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0900: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0904: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0909: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x090c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0912: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0918: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x091b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x091f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0924: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0927: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x092b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0930: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0934: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0939: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x093c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0940: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0945: mov_imm:
	regs[5] = 0xe44d766b, opcode= 0x0b
0x094b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x094f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0954: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0957: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x095a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x095e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0963: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0967: jmp_imm:
	pc += 0x1, opcode= 0x06
0x096c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x096f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0973: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0978: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x097b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x097e: mov_imm:
	regs[5] = 0xb3e5458d, opcode= 0x0b
0x0984: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0988: jmp_imm:
	pc += 0x1, opcode= 0x06
0x098d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0990: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0996: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x099c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x099f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x09a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x09a6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x09ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x09ae: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x09b2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x09b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x09bb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x09c0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x09c4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x09c9: mov_imm:
	regs[5] = 0x341c7320, opcode= 0x0b
0x09d0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x09d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x09d9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x09de: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x09e2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x09e7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x09ea: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x09ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x09f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x09f3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x09f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x09f9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x09fc: mov_imm:
	regs[5] = 0x864a5425, opcode= 0x0b
0x0a03: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0a08: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0a0b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0a0f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0a14: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0a1a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0a21: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0a26: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0a2a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0a2f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0a32: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0a35: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0a39: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0a3e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0a41: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0a44: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0a48: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0a4d: mov_imm:
	regs[5] = 0xf7c6704a, opcode= 0x0b
0x0a53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0a56: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0a59: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0a5c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0a60: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0a65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0a68: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0a6c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0a71: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0a74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0a77: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0a7a: mov_imm:
	regs[5] = 0xd562016, opcode= 0x0b
0x0a80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0a83: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0a87: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0a8c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0a93: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0a98: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0a9f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0aa4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0aa7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0aaa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0aad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ab0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0ab3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0ab6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0aba: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0abf: mov_imm:
	regs[5] = 0x736dbb6a, opcode= 0x0b
0x0ac5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0ac8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0acb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0ace: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0ad2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0ad7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ada: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0add: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0ae1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0ae6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0ae9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0aec: mov_imm:
	regs[5] = 0x283542f1, opcode= 0x0b
0x0af2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0af5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0af8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0aff: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b04: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0b0a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0b0d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0b11: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0b1c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0b1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0b22: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0b26: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b2b: mov_imm:
	regs[5] = 0xf4994dd2, opcode= 0x0b
0x0b31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0b35: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b3a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0b3d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0b40: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0b43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b46: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0b4a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b4f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0b52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0b55: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0b59: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b5e: mov_imm:
	regs[5] = 0xf7b42b9, opcode= 0x0b
0x0b64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0b67: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0b6a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0b71: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b76: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0b7d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b82: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0b85: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0b88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b8b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0b8f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b94: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0b98: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0ba0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0ba4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0ba9: mov_imm:
	regs[5] = 0xc7f30d58, opcode= 0x0b
0x0bb0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0bb5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0bb8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0bbb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0bbe: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0bc1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0bc4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0bc7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0bca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0bce: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0bd3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0bd6: mov_imm:
	regs[5] = 0xa6dcf9df, opcode= 0x0b
0x0bdd: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0be2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0be5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0be8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0bee: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0bf4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0bf7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0bfa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0bfd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0c00: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c03: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0c06: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0c09: mov_imm:
	regs[5] = 0x57799cdb, opcode= 0x0b
0x0c0f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0c12: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0c16: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0c1b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0c1e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0c22: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0c27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c2a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0c2d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c30: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0c33: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0c36: mov_imm:
	regs[5] = 0x360a694, opcode= 0x0b
0x0c3c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0c3f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0c42: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0c48: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0c4e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0c51: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0c55: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0c5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c5d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0c60: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c64: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0c69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0c6c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0c6f: mov_imm:
	regs[5] = 0x764ae256, opcode= 0x0b
0x0c75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0c78: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0c7b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0c7e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0c82: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0c87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c8b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0c90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0c93: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c97: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0c9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0c9f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0ca2: mov_imm:
	regs[5] = 0xf911773c, opcode= 0x0b
0x0ca8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0cac: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0cb1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0cb4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0cba: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0cc1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0cc6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0cc9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0ccd: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0cd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0cd5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0cd8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0cdb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0cde: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0ce1: mov_imm:
	regs[5] = 0x385b02b3, opcode= 0x0b
0x0ce7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0cea: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0ced: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0cf0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0cf3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0cf6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0cf9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0cfc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0cff: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0d02: mov_imm:
	regs[5] = 0xa79da2b9, opcode= 0x0b
0x0d09: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0d0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0d11: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0d14: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0d1a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0d21: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0d26: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0d29: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0d2c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d2f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0d32: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0d35: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0d38: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0d3b: mov_imm:
	regs[5] = 0x121000e2, opcode= 0x0b
0x0d41: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0d44: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0d47: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0d4a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0d4d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0d53: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0d56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0d5a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0d5f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0d62: mov_imm:
	regs[5] = 0x62f67f48, opcode= 0x0b
0x0d68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0d6b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0d6f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0d74: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0d7a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0d81: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0d86: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0d89: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0d8d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0d92: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d95: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0d98: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0d9b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0d9e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0da2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0da7: mov_imm:
	regs[5] = 0xdd576240, opcode= 0x0b
0x0dad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0db1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0db6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0dba: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0dbf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0dc3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0dc8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0dcb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0dce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0dd1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0dd4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0dd7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0dda: mov_imm:
	regs[5] = 0x25c842cc, opcode= 0x0b
0x0de0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0de3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0de6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0dec: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0df2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0df5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0df8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0dfc: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0e01: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0e04: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e07: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0e0a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0e0d: mov_imm:
	regs[5] = 0x4afd9f10, opcode= 0x0b
0x0e13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0e16: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0e19: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0e1d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0e22: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0e26: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0e2b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0e31: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e34: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0e37: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0e3a: mov_imm:
	regs[5] = 0x3e6a8f27, opcode= 0x0b
0x0e40: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0e44: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0e49: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0e4c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0e52: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0e58: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0e5b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0e5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0e64: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0e6a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0e6d: mov_imm:
	regs[5] = 0x9c90afda, opcode= 0x0b
0x0e73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0e77: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0e7c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0e7f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0e83: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0e88: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0e8b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e8f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0e94: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0e97: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e9a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0e9d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0ea1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0ea6: mov_imm:
	regs[5] = 0xc98c7031, opcode= 0x0b
0x0ead: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0eb2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0eb5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0eb9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0ebe: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0ec4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0eca: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0ecd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0ed0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ed3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ed6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0ed9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0edc: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0ee0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0ee5: mov_imm:
	regs[5] = 0x843e392f, opcode= 0x0b
0x0eeb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0eef: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0ef4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0ef7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0efa: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0efe: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0f03: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f06: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0f09: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0f0d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0f12: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0f15: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0f18: mov_imm:
	regs[5] = 0xefc18ac0, opcode= 0x0b
0x0f1e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0f21: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0f25: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0f2a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0f31: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0f36: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0f3c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0f3f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0f42: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f46: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0f4b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0f4f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0f54: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0f57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0f5b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0f60: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0f63: mov_imm:
	regs[5] = 0xc0a7c7b1, opcode= 0x0b
0x0f69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0f6c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0f6f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0f73: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0f78: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0f7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f7e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0f81: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0f84: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0f87: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0f8a: mov_imm:
	regs[5] = 0xfb9c72fc, opcode= 0x0b
0x0f91: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0f96: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0f99: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0f9c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0fa2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0fa9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0fae: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0fb1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0fb4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0fb7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0fba: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0fbd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0fc0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0fc3: mov_imm:
	regs[5] = 0xc05b4397, opcode= 0x0b
0x0fc9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0fcc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0fcf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0fd2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0fd6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0fdb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0fde: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0fe1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0fe4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0fe7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0fea: mov_imm:
	regs[5] = 0x7c11e0d3, opcode= 0x0b
0x0ff1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0ff6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0ff9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0ffd: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1002: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1008: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x100e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1012: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1017: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x101a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x101d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1021: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1026: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x102a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x102f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1033: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1038: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x103b: mov_imm:
	regs[5] = 0x31f3c022, opcode= 0x0b
0x1042: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1047: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x104a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x104e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1053: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1056: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1059: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x105c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x105f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1063: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1068: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x106c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1071: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1074: mov_imm:
	regs[5] = 0xe4e4280f, opcode= 0x0b
0x107b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1080: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1083: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1086: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x108c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1093: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1098: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x109b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x109f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x10a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x10a8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x10ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x10b1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x10b6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x10b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x10bd: jmp_imm:
	pc += 0x1, opcode= 0x06
0x10c2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x10c6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x10cb: mov_imm:
	regs[5] = 0x7a4446b3, opcode= 0x0b
0x10d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x10d5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x10da: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x10de: jmp_imm:
	pc += 0x1, opcode= 0x06
0x10e3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x10e6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x10ea: jmp_imm:
	pc += 0x1, opcode= 0x06
0x10ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x10f3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x10f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x10fc: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1101: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1105: jmp_imm:
	pc += 0x1, opcode= 0x06
0x110a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x110e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1113: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1116: mov_imm:
	regs[5] = 0x94133272, opcode= 0x0b
0x111c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x111f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1122: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1129: jmp_imm:
	pc += 0x1, opcode= 0x06
0x112e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1135: jmp_imm:
	pc += 0x1, opcode= 0x06
0x113a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x113d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1141: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1146: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1149: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x114c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x114f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1152: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1155: mov_imm:
	regs[5] = 0xcbfdf3a, opcode= 0x0b
0x115c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1161: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1164: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1167: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x116a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x116d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1170: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1174: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1179: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x117d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1182: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1185: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1188: mov_imm:
	regs[5] = 0xded6599a, opcode= 0x0b
0x118f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1194: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1197: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x119a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x11a0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x11a7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x11ac: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x11af: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x11b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x11b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x11b8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x11bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x11be: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x11c1: mov_imm:
	regs[5] = 0x5b1e62a1, opcode= 0x0b
0x11c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x11ca: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x11cd: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x11d1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x11d6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x11d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x11dd: jmp_imm:
	pc += 0x1, opcode= 0x06
0x11e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x11e6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x11eb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x11ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x11f2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x11f7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x11fa: mov_imm:
	regs[5] = 0x9ddd3283, opcode= 0x0b
0x1201: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1206: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1209: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x120d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1212: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1218: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x121e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1221: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1224: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1227: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x122b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1230: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1233: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1236: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1239: mov_imm:
	regs[5] = 0x8cd88ffa, opcode= 0x0b
0x1240: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1245: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1248: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x124c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1251: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1254: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1257: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x125b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1260: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1263: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1267: jmp_imm:
	pc += 0x1, opcode= 0x06
0x126c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x126f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1273: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1278: mov_imm:
	regs[5] = 0xd2cf3210, opcode= 0x0b
0x127e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1282: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1287: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x128a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1290: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1297: jmp_imm:
	pc += 0x1, opcode= 0x06
0x129c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x12a0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x12a5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x12a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x12ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x12af: jmp_imm:
	pc += 0x1, opcode= 0x06
0x12b4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x12b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x12ba: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x12bd: mov_imm:
	regs[5] = 0xafe41406, opcode= 0x0b
0x12c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x12c7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x12cc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x12d0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x12d5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x12d8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x12db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x12de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x12e2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x12e7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x12ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x12ee: jmp_imm:
	pc += 0x1, opcode= 0x06
0x12f3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x12f7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x12fc: mov_imm:
	regs[5] = 0x70f873ab, opcode= 0x0b
0x1302: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1305: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1308: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x130e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1315: jmp_imm:
	pc += 0x1, opcode= 0x06
0x131a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x131d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1320: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1323: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1327: jmp_imm:
	pc += 0x1, opcode= 0x06
0x132c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x132f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1333: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1338: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x133b: mov_imm:
	regs[5] = 0x855f7c91, opcode= 0x0b
0x1342: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1347: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x134a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x134e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1353: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1356: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1359: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x135d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1362: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1365: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1368: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x136c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1371: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1374: mov_imm:
	regs[5] = 0x857c121e, opcode= 0x0b
0x137a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x137d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1380: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1386: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x138c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x138f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1393: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1398: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x139c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x13a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x13a4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x13a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x13aa: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x13ad: mov_imm:
	regs[5] = 0x36a8a777, opcode= 0x0b
0x13b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x13b6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x13b9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x13bc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x13bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x13c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x13c5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x13c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x13cc: jmp_imm:
	pc += 0x1, opcode= 0x06
0x13d1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x13d4: mov_imm:
	regs[5] = 0x3baa6255, opcode= 0x0b
0x13da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x13de: jmp_imm:
	pc += 0x1, opcode= 0x06
0x13e3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x13e6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x13ec: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x13f2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x13f5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x13f9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x13fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1401: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1405: jmp_imm:
	pc += 0x1, opcode= 0x06
0x140a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x140d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1410: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1413: mov_imm:
	regs[5] = 0xc0629be1, opcode= 0x0b
0x1419: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x141c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1420: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1425: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1429: jmp_imm:
	pc += 0x1, opcode= 0x06
0x142e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1431: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1434: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1437: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x143a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x143e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1443: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1446: mov_imm:
	regs[5] = 0xe47a52e8, opcode= 0x0b
0x144c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1450: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1455: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1458: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x145e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1464: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1467: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x146a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x146d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1470: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1473: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1476: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1479: mov_imm:
	regs[5] = 0x614fb233, opcode= 0x0b
0x147f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1482: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1485: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1488: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x148c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1491: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1494: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1497: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x149a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x149d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x14a0: mov_imm:
	regs[5] = 0x2f227a51, opcode= 0x0b
0x14a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x14a9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x14ac: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x14b2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x14b9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x14be: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x14c1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x14c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x14c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x14ca: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x14cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x14d0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x14d3: mov_imm:
	regs[5] = 0xa960ed0f, opcode= 0x0b
0x14d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x14dc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x14df: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x14e3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x14e8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x14ec: jmp_imm:
	pc += 0x1, opcode= 0x06
0x14f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x14f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x14f7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x14fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x14fd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1500: mov_imm:
	regs[5] = 0x7dfb80eb, opcode= 0x0b
0x1506: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1509: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x150d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1512: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1518: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x151e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1521: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1524: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1527: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x152a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x152d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1531: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1536: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x153a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x153f: mov_imm:
	regs[5] = 0xd6b4200b, opcode= 0x0b
0x1545: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1548: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x154c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1551: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1555: jmp_imm:
	pc += 0x1, opcode= 0x06
0x155a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x155d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1561: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1566: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1569: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x156c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x156f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1572: mov_imm:
	regs[5] = 0x65a2be68, opcode= 0x0b
0x1578: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x157b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x157e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1584: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x158b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1590: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1594: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1599: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x159c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x159f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x15a2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x15a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x15a8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x15ab: mov_imm:
	regs[5] = 0x39a0701e, opcode= 0x0b
0x15b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x15b4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x15b8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x15bd: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x15c0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x15c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x15c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x15c9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x15cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x15cf: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x15d2: mov_imm:
	regs[5] = 0x422424d4, opcode= 0x0b
0x15d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x15db: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x15df: jmp_imm:
	pc += 0x1, opcode= 0x06
0x15e4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x15ea: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x15f1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x15f6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x15f9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x15fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x15ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1602: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1605: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1609: jmp_imm:
	pc += 0x1, opcode= 0x06
0x160e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1611: mov_imm:
	regs[5] = 0x962461ad, opcode= 0x0b
0x1617: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x161b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1620: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1623: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1626: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1629: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x162c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1630: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1635: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1638: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x163b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x163e: mov_imm:
	regs[5] = 0x82642f68, opcode= 0x0b
0x1644: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1647: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x164a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1651: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1656: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x165d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1662: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1665: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1668: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x166b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x166f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1674: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1677: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x167a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x167d: mov_imm:
	regs[5] = 0x36c4fbb, opcode= 0x0b
0x1684: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1689: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x168d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1692: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1695: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1699: jmp_imm:
	pc += 0x1, opcode= 0x06
0x169e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x16a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x16a5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x16aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x16ad: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x16b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x16b4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x16b9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x16bc: mov_imm:
	regs[5] = 0x8fafa59a, opcode= 0x0b
0x16c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x16c5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x16c8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x16ce: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x16d4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x16d8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x16dd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x16e1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x16e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x16ea: jmp_imm:
	pc += 0x1, opcode= 0x06
0x16ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x16f2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x16f6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x16fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x16fe: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1701: mov_imm:
	regs[5] = 0x97dcff5, opcode= 0x0b
0x1708: jmp_imm:
	pc += 0x1, opcode= 0x06
0x170d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1710: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1713: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1716: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1719: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x171c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x171f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1722: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1725: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1728: mov_imm:
	regs[5] = 0x5420ee80, opcode= 0x0b
0x172f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1734: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1737: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x173a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1740: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1746: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x174a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x174f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1752: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1756: jmp_imm:
	pc += 0x1, opcode= 0x06
0x175b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x175e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1761: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1764: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1767: mov_imm:
	regs[5] = 0x6b1fcda, opcode= 0x0b
0x176d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1770: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1773: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1777: jmp_imm:
	pc += 0x1, opcode= 0x06
0x177c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x177f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1783: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1788: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x178c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1791: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1794: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1797: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x179a: mov_imm:
	regs[5] = 0x7f594c4b, opcode= 0x0b
0x17a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x17a3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x17a6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x17ac: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x17b2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x17b6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x17bb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x17bf: jmp_imm:
	pc += 0x1, opcode= 0x06
0x17c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x17c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x17ca: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x17cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x17d0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x17d3: mov_imm:
	regs[5] = 0xfd8a4350, opcode= 0x0b
0x17d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x17dc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x17df: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x17e2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x17e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x17e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x17ec: jmp_imm:
	pc += 0x1, opcode= 0x06
0x17f1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x17f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x17f8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x17fd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1800: mov_imm:
	regs[5] = 0x86e0fa1d, opcode= 0x0b
0x1807: jmp_imm:
	pc += 0x1, opcode= 0x06
0x180c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x180f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1812: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1819: jmp_imm:
	pc += 0x1, opcode= 0x06
0x181e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1824: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1827: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x182a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x182e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1833: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1837: jmp_imm:
	pc += 0x1, opcode= 0x06
0x183c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x183f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1842: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1845: mov_imm:
	regs[5] = 0x3efe7ac8, opcode= 0x0b
0x184b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x184e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1851: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1854: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1857: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x185a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x185d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1861: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1866: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1869: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x186c: mov_imm:
	regs[5] = 0x6bf95780, opcode= 0x0b
0x1872: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1875: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1878: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x187f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1884: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x188a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x188d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1891: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1896: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1899: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x189c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x189f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x18a2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x18a5: mov_imm:
	regs[5] = 0x74be424c, opcode= 0x0b
0x18ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x18af: jmp_imm:
	pc += 0x1, opcode= 0x06
0x18b4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x18b7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x18ba: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x18bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x18c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x18c3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x18c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x18c9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x18cc: mov_imm:
	regs[5] = 0x3b39fb7d, opcode= 0x0b
0x18d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x18d5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x18d8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x18de: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x18e4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x18e7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x18ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x18ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x18f0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x18f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x18f6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x18fa: jmp_imm:
	pc += 0x1, opcode= 0x06
0x18ff: mov_imm:
	regs[5] = 0x24d9282c, opcode= 0x0b
0x1905: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1909: jmp_imm:
	pc += 0x1, opcode= 0x06
0x190e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1911: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1914: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1917: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x191a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x191e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1923: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1927: jmp_imm:
	pc += 0x1, opcode= 0x06
0x192c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x192f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1932: mov_imm:
	regs[5] = 0x831a9279, opcode= 0x0b
0x1938: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x193b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x193e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1944: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x194a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x194d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1950: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1954: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1959: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x195c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x195f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1962: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1965: mov_imm:
	regs[5] = 0xf49c3def, opcode= 0x0b
0x196b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x196e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1971: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1975: jmp_imm:
	pc += 0x1, opcode= 0x06
0x197a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x197d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1980: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1984: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1989: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x198d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1992: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1995: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1999: jmp_imm:
	pc += 0x1, opcode= 0x06
0x199e: mov_imm:
	regs[5] = 0xa506d2e6, opcode= 0x0b
0x19a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x19a7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x19aa: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x19b0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x19b7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x19bc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x19bf: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x19c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x19c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x19c8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x19cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x19ce: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x19d1: mov_imm:
	regs[5] = 0x1120c563, opcode= 0x0b
0x19d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x19da: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x19de: jmp_imm:
	pc += 0x1, opcode= 0x06
0x19e3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x19e6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x19ea: jmp_imm:
	pc += 0x1, opcode= 0x06
0x19ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x19f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x19f5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x19f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x19fb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x19fe: mov_imm:
	regs[5] = 0x4eb4042, opcode= 0x0b
0x1a04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1a07: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1a0a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1a10: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1a17: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1a1c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1a1f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1a23: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1a28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1a2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1a2e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1a31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1a34: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1a38: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1a3d: mov_imm:
	regs[5] = 0x3de477d4, opcode= 0x0b
0x1a44: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1a49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1a4c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1a50: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1a55: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1a58: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1a5c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1a61: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1a65: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1a6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1a6d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1a71: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1a76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1a79: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1a7c: mov_imm:
	regs[5] = 0x465755fe, opcode= 0x0b
0x1a82: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1a85: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1a88: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1a8e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1a94: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1a98: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1a9d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1aa0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1aa3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1aa6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1aa9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1aac: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1aaf: mov_imm:
	regs[5] = 0xf17c4b60, opcode= 0x0b
0x1ab5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1ab8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1abb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1abe: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1ac1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ac4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ac7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1acb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1ad0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1ad4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1ad9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1adc: mov_imm:
	regs[5] = 0x8bb830e7, opcode= 0x0b
0x1ae2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1ae5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1ae8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1aee: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1af5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1afa: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1afd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1b01: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1b06: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b0a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1b0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b12: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1b15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1b18: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1b1b: mov_imm:
	regs[5] = 0x69d15cf, opcode= 0x0b
0x1b21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1b25: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1b2a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1b2d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1b30: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1b33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b39: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1b3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1b3f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1b42: mov_imm:
	regs[5] = 0x73ede6a0, opcode= 0x0b
0x1b48: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1b4b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1b4e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1b55: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1b5a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1b60: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1b63: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1b66: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b69: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b6c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1b6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1b72: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1b76: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1b7b: mov_imm:
	regs[5] = 0x442a57dd, opcode= 0x0b
0x1b82: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1b87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1b8a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1b8d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1b90: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1b93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b97: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1b9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b9f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1ba2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1ba6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1bab: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1bae: mov_imm:
	regs[5] = 0xf12a2919, opcode= 0x0b
0x1bb5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1bba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1bbd: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1bc0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1bc6: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1bcc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1bcf: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1bd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1bd5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1bd8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1bdb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1bde: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1be1: mov_imm:
	regs[5] = 0x230079cc, opcode= 0x0b
0x1be7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1bea: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1bed: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1bf0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1bf3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1bf6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1bfa: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1bff: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1c06: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1c0b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1c0e: mov_imm:
	regs[5] = 0x491c48af, opcode= 0x0b
0x1c14: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1c17: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1c1b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1c20: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1c26: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1c2c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1c30: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1c35: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1c38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1c3e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c41: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1c44: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1c47: mov_imm:
	regs[5] = 0xe2a75690, opcode= 0x0b
0x1c4d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1c51: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1c56: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1c5a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1c5f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1c62: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1c65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c69: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1c6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1c71: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1c77: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1c7a: mov_imm:
	regs[5] = 0x54aacff4, opcode= 0x0b
0x1c80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1c83: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1c86: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1c8d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1c92: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1c98: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1c9b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1c9e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ca1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ca5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1caa: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1cad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1cb0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1cb3: mov_imm:
	regs[5] = 0x15f68749, opcode= 0x0b
0x1cba: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1cbf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1cc2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1cc5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1cc8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1ccb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1cce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1cd1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1cd5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1cda: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1cde: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1ce3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1ce6: mov_imm:
	regs[5] = 0xd44721b, opcode= 0x0b
0x1cec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1cef: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1cf2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1cf8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1cfe: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1d01: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1d04: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d07: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1d0a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1d0d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1d10: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1d14: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1d19: mov_imm:
	regs[5] = 0xf8638cf, opcode= 0x0b
0x1d1f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1d22: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1d26: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1d2b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1d2f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1d34: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1d38: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1d3d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d40: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1d44: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1d49: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1d4c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1d4f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1d53: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1d58: mov_imm:
	regs[5] = 0x262f1965, opcode= 0x0b
0x1d5e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1d61: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1d64: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1d6a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1d71: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1d76: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1d79: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1d7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d80: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1d85: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1d88: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1d8b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1d8e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1d92: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1d97: mov_imm:
	regs[5] = 0x9be303f, opcode= 0x0b
0x1d9d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1da0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1da3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1da6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1da9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1dac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1daf: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1db2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1db6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1dbb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1dbf: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1dc4: mov_imm:
	regs[5] = 0x570a97ab, opcode= 0x0b
0x1dca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1dcd: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1dd1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1dd6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1ddc: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1de2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1de5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1de8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1deb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1dee: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1df2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1df7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1dfa: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1dfd: mov_imm:
	regs[5] = 0x17aa0e64, opcode= 0x0b
0x1e03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1e06: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1e09: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1e0d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1e12: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1e15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1e1b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1e1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1e21: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1e24: mov_imm:
	regs[5] = 0x2bea982, opcode= 0x0b
0x1e2a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1e2d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1e30: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1e37: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1e3c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1e42: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1e45: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1e49: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1e4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e51: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1e54: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1e58: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1e5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1e60: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1e64: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1e69: mov_imm:
	regs[5] = 0x70ddb17a, opcode= 0x0b
0x1e70: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1e75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1e78: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1e7b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1e7e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1e82: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1e87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1e8e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1e93: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1e97: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1e9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1e9f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1ea2: mov_imm:
	regs[5] = 0x2d338bd1, opcode= 0x0b
0x1ea9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1eae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1eb1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1eb4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1eba: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1ec0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1ec3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1ec6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ec9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ecd: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1ed2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1ed5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1ed8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1edb: mov_imm:
	regs[5] = 0x2350ca1d, opcode= 0x0b
0x1ee1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1ee4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1ee7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1eeb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1ef0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1ef3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ef6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ef9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1efc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1f00: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1f05: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1f09: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1f0e: mov_imm:
	regs[5] = 0x64b98450, opcode= 0x0b
0x1f15: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1f1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1f1d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1f20: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1f26: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1f2c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1f2f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1f33: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1f38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1f3e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1f41: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1f44: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1f47: mov_imm:
	regs[5] = 0xac3a3dd7, opcode= 0x0b
0x1f4d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1f51: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1f56: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1f5a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1f5f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1f62: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1f66: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1f6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f6f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1f74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1f78: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1f7d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1f80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1f83: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1f86: mov_imm:
	regs[5] = 0xe775741d, opcode= 0x0b
0x1f8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1f8f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1f92: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1f98: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1f9e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1fa1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1fa5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1faa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1fad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1fb0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1fb4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1fb9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1fbd: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1fc2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1fc5: mov_imm:
	regs[5] = 0xa7a99872, opcode= 0x0b
0x1fcb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1fce: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1fd1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1fd4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1fd8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1fdd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1fe0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1fe3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1fe6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1fea: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1fef: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1ff2: mov_imm:
	regs[5] = 0x2c554ab5, opcode= 0x0b
0x1ff9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1ffe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2001: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2004: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x200a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2010: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2014: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2019: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x201d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2022: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2025: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2028: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x202b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x202e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2031: mov_imm:
	regs[5] = 0x126ab5a5, opcode= 0x0b
0x2037: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x203a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x203d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2041: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2046: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2049: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x204c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x204f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2052: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2055: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2058: mov_imm:
	regs[5] = 0xfbfb3273, opcode= 0x0b
0x205f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2064: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2067: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x206b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2070: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2077: jmp_imm:
	pc += 0x1, opcode= 0x06
0x207c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2083: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2088: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x208b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x208e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2091: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2094: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2097: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x209a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x209d: mov_imm:
	regs[5] = 0xd8a63331, opcode= 0x0b
0x20a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x20a6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x20a9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x20ad: jmp_imm:
	pc += 0x1, opcode= 0x06
0x20b2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x20b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x20b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x20bc: jmp_imm:
	pc += 0x1, opcode= 0x06
0x20c1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x20c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x20c7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x20cb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x20d0: mov_imm:
	regs[5] = 0xf5d73664, opcode= 0x0b
0x20d7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x20dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x20e0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x20e5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x20e8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x20ee: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x20f4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x20f7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x20fb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2100: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2103: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2106: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2109: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x210c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x210f: mov_imm:
	regs[5] = 0x26450f0d, opcode= 0x0b
0x2116: jmp_imm:
	pc += 0x1, opcode= 0x06
0x211b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x211f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2124: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2127: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x212a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x212d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2130: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2133: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2136: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2139: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x213c: mov_imm:
	regs[5] = 0x622a26c1, opcode= 0x0b
0x2143: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2148: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x214c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2151: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2154: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x215a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2161: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2166: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2169: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x216c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x216f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2172: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2175: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2178: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x217b: mov_imm:
	regs[5] = 0x23c35a52, opcode= 0x0b
0x2181: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2185: jmp_imm:
	pc += 0x1, opcode= 0x06
0x218a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x218d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2190: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2193: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2196: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2199: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x219c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x219f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x21a3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x21a8: mov_imm:
	regs[5] = 0xffbfd3e6, opcode= 0x0b
0x21ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x21b1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x21b4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x21ba: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x21c0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x21c3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x21c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x21c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x21cc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x21cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x21d2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x21d5: mov_imm:
	regs[5] = 0xa1e2f1ed, opcode= 0x0b
0x21db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x21de: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x21e2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x21e7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x21eb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x21f0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x21f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x21f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x21f9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x21fd: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2202: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2206: jmp_imm:
	pc += 0x1, opcode= 0x06
0x220b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x220e: mov_imm:
	regs[5] = 0x8bc2fbca, opcode= 0x0b
0x2214: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2217: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x221a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2221: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2226: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x222c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x222f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2232: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2236: jmp_imm:
	pc += 0x1, opcode= 0x06
0x223b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x223e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2241: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2244: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2247: mov_imm:
	regs[5] = 0xdd1b9816, opcode= 0x0b
0x224d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2250: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2253: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2257: jmp_imm:
	pc += 0x1, opcode= 0x06
0x225c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x225f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2262: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2266: jmp_imm:
	pc += 0x1, opcode= 0x06
0x226b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x226e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2271: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2274: mov_imm:
	regs[5] = 0xf348e34e, opcode= 0x0b
0x227a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x227d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2280: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2287: jmp_imm:
	pc += 0x1, opcode= 0x06
0x228c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2292: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2296: jmp_imm:
	pc += 0x1, opcode= 0x06
0x229b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x229e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x22a2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x22a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x22aa: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x22ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x22b0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x22b3: mov_imm:
	regs[5] = 0x7b4134df, opcode= 0x0b
0x22b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x22bc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x22bf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x22c2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x22c6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x22cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x22ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x22d1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x22d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x22d7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x22da: mov_imm:
	regs[5] = 0x4df8144e, opcode= 0x0b
0x22e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x22e3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x22e6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x22ec: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x22f2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x22f5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x22f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x22fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x22fe: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2301: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2304: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2308: jmp_imm:
	pc += 0x1, opcode= 0x06
0x230d: mov_imm:
	regs[5] = 0xe785d5a3, opcode= 0x0b
0x2313: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2317: jmp_imm:
	pc += 0x1, opcode= 0x06
0x231c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x231f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2322: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2325: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2328: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x232b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x232e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2331: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2334: mov_imm:
	regs[5] = 0x646adb87, opcode= 0x0b
0x233b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2340: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2343: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2346: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x234c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2352: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2356: jmp_imm:
	pc += 0x1, opcode= 0x06
0x235b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x235f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2364: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2368: jmp_imm:
	pc += 0x1, opcode= 0x06
0x236d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2371: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2376: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2379: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x237c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x237f: mov_imm:
	regs[5] = 0x784a3651, opcode= 0x0b
0x2385: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2388: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x238b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x238e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2392: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2397: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x239a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x239d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x23a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x23a3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x23a6: mov_imm:
	regs[5] = 0x1aa26f97, opcode= 0x0b
0x23ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x23af: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x23b2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x23b8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x23be: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x23c2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x23c7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x23ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x23cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x23d0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x23d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x23d6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x23d9: mov_imm:
	regs[5] = 0xf1ceab8b, opcode= 0x0b
0x23e0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x23e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x23e8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x23ec: jmp_imm:
	pc += 0x1, opcode= 0x06
0x23f1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x23f4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x23f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x23fb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2400: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2403: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2406: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x240a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x240f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2413: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2418: mov_imm:
	regs[5] = 0x121dff2e, opcode= 0x0b
0x241e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2421: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2424: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x242b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2430: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2437: jmp_imm:
	pc += 0x1, opcode= 0x06
0x243c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x243f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2443: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2448: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x244b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x244f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2454: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2458: jmp_imm:
	pc += 0x1, opcode= 0x06
0x245d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2460: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2464: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2469: mov_imm:
	regs[5] = 0x7e0cf151, opcode= 0x0b
0x2470: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2475: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2478: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x247c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2481: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2484: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2487: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x248a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x248d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2490: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2493: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2496: mov_imm:
	regs[5] = 0xb9ec2b32, opcode= 0x0b
0x249c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x249f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x24a3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x24a8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x24ae: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x24b4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x24b7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x24ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x24be: jmp_imm:
	pc += 0x1, opcode= 0x06
0x24c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x24c7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x24cc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x24cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x24d2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x24d5: mov_imm:
	regs[5] = 0xf87437ea, opcode= 0x0b
0x24db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x24df: jmp_imm:
	pc += 0x1, opcode= 0x06
0x24e4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x24e7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x24ea: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x24ee: jmp_imm:
	pc += 0x1, opcode= 0x06
0x24f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x24f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x24f9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x24fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x24ff: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2502: mov_imm:
	regs[5] = 0x9e7adf21, opcode= 0x0b
0x2509: jmp_imm:
	pc += 0x1, opcode= 0x06
0x250e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2511: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2514: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x251a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2520: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2523: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2527: jmp_imm:
	pc += 0x1, opcode= 0x06
0x252c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x252f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2532: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2536: jmp_imm:
	pc += 0x1, opcode= 0x06
0x253b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x253e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2541: mov_imm:
	regs[5] = 0x38a28697, opcode= 0x0b
0x2547: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x254a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x254e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2553: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2556: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x255a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x255f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2562: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2565: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2568: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x256b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x256e: mov_imm:
	regs[5] = 0xb0d0dc09, opcode= 0x0b
0x2574: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2577: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x257b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2580: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2586: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x258c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2590: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2595: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2598: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x259b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x259e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x25a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x25a5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x25aa: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x25ad: mov_imm:
	regs[5] = 0xada10f03, opcode= 0x0b
0x25b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x25b6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x25ba: jmp_imm:
	pc += 0x1, opcode= 0x06
0x25bf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x25c2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x25c6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x25cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x25cf: jmp_imm:
	pc += 0x1, opcode= 0x06
0x25d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x25d7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x25da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x25dd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x25e0: mov_imm:
	regs[5] = 0x453202d6, opcode= 0x0b
0x25e7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x25ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x25ef: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x25f2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x25f8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x25fe: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2601: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2604: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2607: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x260a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x260d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2610: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2613: mov_imm:
	regs[5] = 0x47cc59b6, opcode= 0x0b
0x2619: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x261d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2622: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2625: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2628: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x262b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x262f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2634: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2637: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x263a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x263e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2643: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2647: jmp_imm:
	pc += 0x1, opcode= 0x06
0x264c: mov_imm:
	regs[5] = 0xa8378ff1, opcode= 0x0b
0x2653: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2658: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x265b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x265e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2664: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x266b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2670: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2673: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2676: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2679: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x267c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2680: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2685: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2689: jmp_imm:
	pc += 0x1, opcode= 0x06
0x268e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2691: mov_imm:
	regs[5] = 0x19ccb6ed, opcode= 0x0b
0x2698: jmp_imm:
	pc += 0x1, opcode= 0x06
0x269d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x26a0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x26a3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x26a6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x26a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x26ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x26b0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x26b5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x26b9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x26be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x26c2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x26c7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x26cb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x26d0: mov_imm:
	regs[5] = 0x65dd34d8, opcode= 0x0b
0x26d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x26da: jmp_imm:
	pc += 0x1, opcode= 0x06
0x26df: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x26e2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x26e8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x26ee: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x26f1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x26f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x26f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x26fa: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x26fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2700: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2704: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2709: mov_imm:
	regs[5] = 0x4f134293, opcode= 0x0b
0x270f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2712: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2715: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2719: jmp_imm:
	pc += 0x1, opcode= 0x06
0x271e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2722: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2727: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x272b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2730: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2733: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2737: jmp_imm:
	pc += 0x1, opcode= 0x06
0x273c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2740: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2745: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2748: mov_imm:
	regs[5] = 0xf6daa648, opcode= 0x0b
0x274f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2754: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2757: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x275a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2760: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2766: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2769: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x276c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x276f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2772: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2775: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2778: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x277b: mov_imm:
	regs[5] = 0x7ec83a6b, opcode= 0x0b
0x2781: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2784: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2788: jmp_imm:
	pc += 0x1, opcode= 0x06
0x278d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2790: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2794: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2799: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x279d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x27a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x27a5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x27a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x27ab: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x27ae: mov_imm:
	regs[5] = 0x9f6dd8bd, opcode= 0x0b
0x27b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x27b7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x27bb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x27c0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x27c6: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x27cc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x27cf: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x27d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x27d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x27d8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x27dc: jmp_imm:
	pc += 0x1, opcode= 0x06
0x27e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x27e5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x27ea: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x27ed: mov_imm:
	regs[5] = 0xeff7b9f2, opcode= 0x0b
0x27f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x27f6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x27f9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x27fc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x27ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2802: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2805: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2808: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x280b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x280e: mov_imm:
	regs[5] = 0xa2515c84, opcode= 0x0b
0x2814: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2817: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x281a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2820: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2826: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x282a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x282f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2832: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2835: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2839: jmp_imm:
	pc += 0x1, opcode= 0x06
0x283e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2841: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2845: jmp_imm:
	pc += 0x1, opcode= 0x06
0x284a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x284d: mov_imm:
	regs[5] = 0x7ea6dc54, opcode= 0x0b
0x2853: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2856: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2859: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x285c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2860: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2865: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2868: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x286c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2871: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2874: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2877: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x287a: mov_imm:
	regs[5] = 0xba0db3f6, opcode= 0x0b
0x2880: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2884: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2889: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x288c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2892: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2898: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x289b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x289f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x28a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x28a8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x28ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x28b0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x28b4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x28b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x28bc: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x28bf: mov_imm:
	regs[5] = 0x36d0c205, opcode= 0x0b
0x28c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x28c9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x28ce: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x28d1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x28d5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x28da: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x28de: jmp_imm:
	pc += 0x1, opcode= 0x06
0x28e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x28e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x28e9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x28ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x28f0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x28f5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x28f8: mov_imm:
	regs[5] = 0x6794b44c, opcode= 0x0b
0x28fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2901: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2904: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x290b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2910: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2916: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2919: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x291c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x291f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2922: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2926: jmp_imm:
	pc += 0x1, opcode= 0x06
0x292b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x292e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2932: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2937: mov_imm:
	regs[5] = 0x2367cbac, opcode= 0x0b
0x293d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2940: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2944: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2949: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x294c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x294f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2952: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2956: jmp_imm:
	pc += 0x1, opcode= 0x06
0x295b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x295e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2961: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2965: jmp_imm:
	pc += 0x1, opcode= 0x06
0x296a: mov_imm:
	regs[5] = 0x25dd9a36, opcode= 0x0b
0x2970: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2974: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2979: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x297d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2982: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2988: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x298f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2994: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2997: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x299b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x29a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x29a4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x29a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x29ac: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x29af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x29b2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x29b5: mov_imm:
	regs[5] = 0xc1604eb5, opcode= 0x0b
0x29bc: jmp_imm:
	pc += 0x1, opcode= 0x06
0x29c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x29c4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x29c7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x29cb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x29d0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x29d4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x29d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x29dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x29df: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x29e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x29e5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x29e9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x29ee: mov_imm:
	regs[5] = 0x5ee7f541, opcode= 0x0b
0x29f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x29f7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x29fb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2a00: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2a06: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2a0d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2a12: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2a15: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2a18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2a1e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2a21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2a24: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2a27: mov_imm:
	regs[5] = 0xb6688cbb, opcode= 0x0b
0x2a2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2a30: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2a33: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2a36: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2a39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a3c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2a3f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2a42: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2a45: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2a49: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2a4e: mov_imm:
	regs[5] = 0xe9e2a856, opcode= 0x0b
0x2a54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2a57: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2a5a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2a60: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2a66: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2a6a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2a6f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2a72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a76: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2a7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2a7e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2a81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2a85: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2a8a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2a8d: mov_imm:
	regs[5] = 0xd0ee136b, opcode= 0x0b
0x2a93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2a96: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2a99: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2a9c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2a9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2aa2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2aa5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2aa8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2aac: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2ab1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2ab4: mov_imm:
	regs[5] = 0x21dc0cf9, opcode= 0x0b
0x2abb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2ac0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2ac4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2ac9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2acc: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2ad2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2ad8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2adb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2ade: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2ae1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ae5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2aea: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2aed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2af0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2af4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2af9: mov_imm:
	regs[5] = 0xaebc9bc9, opcode= 0x0b
0x2aff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2b03: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2b08: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2b0c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2b11: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2b14: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2b17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b1d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2b24: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2b29: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2b2c: mov_imm:
	regs[5] = 0x7795c5ed, opcode= 0x0b
0x2b32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2b35: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2b38: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2b3e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2b45: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2b4a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2b4d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2b50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b57: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2b5c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2b62: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2b65: mov_imm:
	regs[5] = 0xc760a155, opcode= 0x0b
0x2b6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2b6e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2b71: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2b74: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2b78: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2b7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b83: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2b89: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2b8d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2b92: mov_imm:
	regs[5] = 0xea31b402, opcode= 0x0b
0x2b98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2b9b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2b9e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2ba4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2bab: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2bb0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2bb3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2bb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2bb9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2bbc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2bbf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2bc2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2bc5: mov_imm:
	regs[5] = 0x1cd0e948, opcode= 0x0b
0x2bcb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2bce: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2bd1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2bd4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2bd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2bda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2bdd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2be1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2be6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2be9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2bec: mov_imm:
	regs[5] = 0xfad19743, opcode= 0x0b
0x2bf2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2bf6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2bfb: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2bff: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2c04: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2c0a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2c10: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2c13: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2c17: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2c1c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2c22: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2c26: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2c2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2c2e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2c31: mov_imm:
	regs[5] = 0xd5103e68, opcode= 0x0b
0x2c37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2c3b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2c40: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2c44: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2c49: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2c4c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2c50: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2c55: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2c5c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2c61: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2c64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2c67: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2c6a: mov_imm:
	regs[5] = 0xdc8eeace, opcode= 0x0b
0x2c70: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2c73: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2c76: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2c7c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2c82: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2c85: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2c88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c8c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2c91: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2c94: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2c97: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2c9a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2c9e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2ca3: mov_imm:
	regs[5] = 0x2664ce15, opcode= 0x0b
0x2ca9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2cad: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2cb2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2cb6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2cbb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2cbe: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2cc1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2cc5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2cca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ccd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2cd0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2cd3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2cd6: mov_imm:
	regs[5] = 0x15ffa46c, opcode= 0x0b
0x2cdc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2ce0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2ce5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2ce9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2cee: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2cf4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2cfa: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2cfd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2d00: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d04: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2d09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2d0c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2d0f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2d12: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2d15: mov_imm:
	regs[5] = 0xd992508b, opcode= 0x0b
0x2d1b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2d1f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2d24: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2d28: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2d2d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2d31: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2d36: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2d39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d3d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2d42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2d45: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2d49: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2d4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2d51: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2d55: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2d5a: mov_imm:
	regs[5] = 0x86aae896, opcode= 0x0b
0x2d60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2d63: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2d66: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2d6c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2d73: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2d78: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2d7b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2d7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2d84: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2d88: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2d8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2d91: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2d96: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2d99: mov_imm:
	regs[5] = 0xa337c23a, opcode= 0x0b
0x2d9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2da2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2da5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2da8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2dac: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2db1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2db4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2db7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2dbb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2dc0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2dc3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2dc6: mov_imm:
	regs[5] = 0xd5f7bea5, opcode= 0x0b
0x2dcc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2dcf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2dd3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2dd8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2dde: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2de4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2de7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2dea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2ded: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2df0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2df3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2df6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2df9: mov_imm:
	regs[5] = 0xc3e99b01, opcode= 0x0b
0x2e00: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2e05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2e08: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2e0b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2e0e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2e11: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2e18: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2e1d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2e21: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2e26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2e29: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2e2c: mov_imm:
	regs[5] = 0xc3d67f2e, opcode= 0x0b
0x2e33: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2e38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2e3b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2e3e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2e44: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2e4a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2e4d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2e50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e54: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2e59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2e5c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2e5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2e62: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2e65: mov_imm:
	regs[5] = 0x5b9173df, opcode= 0x0b
0x2e6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2e6e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2e72: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2e77: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2e7a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2e7e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2e83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2e8a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2e8f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2e92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2e95: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2e98: mov_imm:
	regs[5] = 0x6159134c, opcode= 0x0b
0x2e9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2ea1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2ea4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2eaa: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2eb0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2eb3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2eb7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2ebc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2ec0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2ec5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ec8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ecb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2ece: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2ed2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2ed7: mov_imm:
	regs[5] = 0xf1888ab7, opcode= 0x0b
0x2edd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2ee0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2ee3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2ee6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2ee9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2eec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2eef: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ef3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2ef8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2efb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2efe: mov_imm:
	regs[5] = 0xc02eece8, opcode= 0x0b
0x2f04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2f08: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2f0d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2f11: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2f16: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2f1d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2f22: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2f29: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2f2e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2f31: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2f34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2f3b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2f40: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2f43: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2f47: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2f4c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2f4f: mov_imm:
	regs[5] = 0x94a4ee0c, opcode= 0x0b
0x2f55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2f58: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2f5b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2f5e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2f61: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2f67: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2f6a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2f6d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2f70: mov_imm:
	regs[5] = 0x20696368, opcode= 0x0b
0x2f76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2f7a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2f7f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2f82: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2f88: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2f8e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2f91: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2f94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2f9a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2f9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2fa0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2fa3: mov_imm:
	regs[5] = 0x21813d20, opcode= 0x0b
0x2faa: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2faf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2fb2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2fb6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2fbb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2fbf: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2fc4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2fc7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2fca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2fcd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2fd0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2fd3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2fd6: mov_imm:
	regs[5] = 0x49b38667, opcode= 0x0b
0x2fdc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2fdf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2fe2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2fe8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2fee: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2ff1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2ff5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2ffa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2ffd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3001: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3006: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3009: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x300c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x300f: mov_imm:
	regs[5] = 0x95d63b16, opcode= 0x0b
0x3015: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3019: jmp_imm:
	pc += 0x1, opcode= 0x06
0x301e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3021: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3025: jmp_imm:
	pc += 0x1, opcode= 0x06
0x302a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x302e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3033: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3037: jmp_imm:
	pc += 0x1, opcode= 0x06
0x303c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x303f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3043: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3048: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x304b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x304e: mov_imm:
	regs[5] = 0x25cc674f, opcode= 0x0b
0x3054: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3058: jmp_imm:
	pc += 0x1, opcode= 0x06
0x305d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3061: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3066: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x306c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3072: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3075: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3079: jmp_imm:
	pc += 0x1, opcode= 0x06
0x307e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3081: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3085: jmp_imm:
	pc += 0x1, opcode= 0x06
0x308a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x308d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3090: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3094: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3099: mov_imm:
	regs[5] = 0xf90fd528, opcode= 0x0b
0x309f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x30a2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x30a5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x30a9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x30ae: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x30b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x30b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x30b8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x30bd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x30c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x30c3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x30c6: mov_imm:
	regs[5] = 0xf3eb3c42, opcode= 0x0b
0x30cd: jmp_imm:
	pc += 0x1, opcode= 0x06
0x30d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x30d6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x30db: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x30de: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x30e5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x30ea: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x30f0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x30f3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x30f7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x30fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x30ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3102: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3105: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3109: jmp_imm:
	pc += 0x1, opcode= 0x06
0x310e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3111: mov_imm:
	regs[5] = 0x109bc4b6, opcode= 0x0b
0x3117: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x311a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x311e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3123: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3126: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3129: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x312c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x312f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3133: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3138: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x313c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3141: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3144: mov_imm:
	regs[5] = 0x8d92ceb4, opcode= 0x0b
0x314a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x314d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3150: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3156: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x315d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3162: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3165: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3168: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x316b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x316f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3174: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3177: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x317b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3180: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3183: mov_imm:
	regs[5] = 0x80d36f68, opcode= 0x0b
0x3189: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x318c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x318f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3192: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3196: jmp_imm:
	pc += 0x1, opcode= 0x06
0x319b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x319f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x31a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x31a7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x31aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x31ad: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x31b0: mov_imm:
	regs[5] = 0x25b53c, opcode= 0x0b
0x31b7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x31bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x31c0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x31c5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x31c8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x31ce: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x31d4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x31d7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x31da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x31de: jmp_imm:
	pc += 0x1, opcode= 0x06
0x31e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x31e6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x31ea: jmp_imm:
	pc += 0x1, opcode= 0x06
0x31ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x31f2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x31f5: mov_imm:
	regs[5] = 0x57848f9b, opcode= 0x0b
0x31fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x31fe: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3201: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3204: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3207: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x320a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x320d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3210: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3213: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3217: jmp_imm:
	pc += 0x1, opcode= 0x06
0x321c: mov_imm:
	regs[5] = 0xf44b27ec, opcode= 0x0b
0x3223: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3228: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x322b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x322e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3234: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x323a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x323d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3240: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3243: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3246: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3249: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x324c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x324f: mov_imm:
	regs[5] = 0xb10a7185, opcode= 0x0b
0x3255: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3258: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x325b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x325e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3261: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3264: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3268: jmp_imm:
	pc += 0x1, opcode= 0x06
0x326d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3270: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3274: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3279: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x327c: mov_imm:
	regs[5] = 0x1cb4dd47, opcode= 0x0b
0x3282: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3285: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3288: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x328e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3294: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3297: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x329a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x329e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x32a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x32a6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x32aa: jmp_imm:
	pc += 0x1, opcode= 0x06
0x32af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x32b3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x32b8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x32bb: mov_imm:
	regs[5] = 0x787a940d, opcode= 0x0b
0x32c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x32c4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x32c8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x32cd: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x32d0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x32d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x32d7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x32dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x32df: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x32e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x32e5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x32e8: mov_imm:
	regs[5] = 0xa5a3b578, opcode= 0x0b
0x32ef: jmp_imm:
	pc += 0x1, opcode= 0x06
0x32f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x32f7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x32fb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3300: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3306: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x330d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3312: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3316: jmp_imm:
	pc += 0x1, opcode= 0x06
0x331b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x331e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3321: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3324: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3327: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x332b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3330: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3333: mov_imm:
	regs[5] = 0x2c52d892, opcode= 0x0b
0x3339: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x333c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x333f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3342: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3345: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3348: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x334b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x334f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3354: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3357: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x335a: mov_imm:
	regs[5] = 0x54c5b4ba, opcode= 0x0b
0x3360: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3363: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3367: jmp_imm:
	pc += 0x1, opcode= 0x06
0x336c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3372: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3378: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x337b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x337e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3382: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3387: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x338a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x338d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3390: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3393: mov_imm:
	regs[5] = 0x4b433058, opcode= 0x0b
0x3399: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x339c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x339f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x33a2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x33a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x33a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x33ac: jmp_imm:
	pc += 0x1, opcode= 0x06
0x33b1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x33b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x33b7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x33bb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x33c0: mov_imm:
	regs[5] = 0x32af4570, opcode= 0x0b
0x33c7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x33cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x33cf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x33d2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x33d9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x33de: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x33e4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x33e7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x33ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x33ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x33f1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x33f6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x33fa: jmp_imm:
	pc += 0x1, opcode= 0x06
0x33ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3403: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3408: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x340b: mov_imm:
	regs[5] = 0x6ce238a9, opcode= 0x0b
0x3412: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3417: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x341a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x341d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3420: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3424: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3429: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x342d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3432: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3435: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3438: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x343b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x343e: mov_imm:
	regs[5] = 0x1fb87a9c, opcode= 0x0b
0x3444: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3447: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x344a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3450: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3456: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3459: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x345d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3462: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3466: jmp_imm:
	pc += 0x1, opcode= 0x06
0x346b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x346e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3472: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3477: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x347a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x347d: mov_imm:
	regs[5] = 0xc3114657, opcode= 0x0b
0x3483: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3487: jmp_imm:
	pc += 0x1, opcode= 0x06
0x348c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3490: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3495: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3498: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x349b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x349e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x34a1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x34a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x34a7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x34aa: mov_imm:
	regs[5] = 0x3365e258, opcode= 0x0b
0x34b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x34b3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x34b7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x34bc: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x34c2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x34c8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x34cb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x34ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x34d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x34d4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x34d8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x34dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x34e1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x34e6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x34e9: mov_imm:
	regs[5] = 0x67f7ba32, opcode= 0x0b
0x34ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x34f3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x34f8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x34fb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x34fe: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3501: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3504: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3507: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x350a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x350d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3510: mov_imm:
	regs[5] = 0x45d76d2a, opcode= 0x0b
0x3517: jmp_imm:
	pc += 0x1, opcode= 0x06
0x351c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x351f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3522: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3528: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x352e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3532: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3537: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x353b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3540: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3543: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3546: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3549: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x354c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x354f: mov_imm:
	regs[5] = 0x1dfa1760, opcode= 0x0b
0x3555: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3558: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x355c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3561: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3564: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3567: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x356a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x356d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3570: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3573: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3576: mov_imm:
	regs[5] = 0x292d16d1, opcode= 0x0b
0x357c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3580: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3585: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3588: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x358e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3594: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3597: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x359a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x359e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x35a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x35a6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x35a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x35ac: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x35af: mov_imm:
	regs[5] = 0x4aa13086, opcode= 0x0b
0x35b6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x35bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x35be: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x35c1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x35c4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x35c8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x35cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x35d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x35d4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x35d9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x35dd: jmp_imm:
	pc += 0x1, opcode= 0x06
0x35e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x35e6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x35eb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x35ee: mov_imm:
	regs[5] = 0x26d5c4, opcode= 0x0b
0x35f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x35f7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x35fa: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3600: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3606: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3609: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x360d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3612: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3615: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3619: jmp_imm:
	pc += 0x1, opcode= 0x06
0x361e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3621: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3624: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3627: mov_imm:
	regs[5] = 0x10fef911, opcode= 0x0b
0x362e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3633: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3636: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x363a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x363f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3643: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3648: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x364b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x364e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3651: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3655: jmp_imm:
	pc += 0x1, opcode= 0x06
0x365a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x365e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3663: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3666: mov_imm:
	regs[5] = 0xc733e895, opcode= 0x0b
0x366d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3672: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3675: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3678: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x367e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3684: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3687: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x368b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3690: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3693: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3696: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3699: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x369c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x36a0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x36a5: mov_imm:
	regs[5] = 0x42ffeb23, opcode= 0x0b
0x36ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x36ae: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x36b1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x36b4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x36b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x36ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x36bd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x36c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x36c3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x36c6: mov_imm:
	regs[5] = 0xd8af5385, opcode= 0x0b
0x36cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x36d0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x36d5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x36d9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x36de: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x36e4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x36ea: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x36ed: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x36f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x36f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x36f6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x36fa: jmp_imm:
	pc += 0x1, opcode= 0x06
0x36ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3702: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3705: mov_imm:
	regs[5] = 0xb71353a2, opcode= 0x0b
0x370b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x370f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3714: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3717: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x371b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3720: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3723: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3727: jmp_imm:
	pc += 0x1, opcode= 0x06
0x372c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3730: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3735: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3739: jmp_imm:
	pc += 0x1, opcode= 0x06
0x373e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3741: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3744: mov_imm:
	regs[5] = 0x50368908, opcode= 0x0b
0x374a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x374d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3751: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3756: mov_imm:
	regs[30] = 0x3b8ac73f, opcode= 0x0b
0x375c: mov_imm:
	regs[31] = 0x34f00316, opcode= 0x0b
0x3762: xor_regs:
	regs[0] ^= regs[30], opcode= 0x05
0x3766: jmp_imm:
	pc += 0x1, opcode= 0x06
0x376b: xor_regs:
	regs[1] ^= regs[31], opcode= 0x05
max register index:31
