# Hardware-Based Canny Edge Detection using Verilog HDL

## ğŸ“Œ Project Overview
This project presents a **hardware-optimized implementation of the Canny Edge Detection algorithm** using **Verilog HDL**, designed for FPGA and VLSI-based image processing systems. The architecture avoids floating-point operations and employs adaptive local thresholding and hysteresis tracking to achieve efficient edge detection suitable for real-time embedded applications.

---

## ğŸ¯ Objectives
- Implement the complete Canny Edge Detection pipeline at RTL level  
- Optimize the design for FPGA-friendly architectures  
- Use adaptive thresholding and hysteresis tracking in hardware  
- Verify functionality using simulation-based image processing  

---

## ğŸ§  Hardware Canny Pipeline
Input Image
â†“
3Ã—3 Line Buffer
â†“
Sobel Gradient Magnitude
â†“
Gradient Direction Quantization (8 Zones)
â†“
Non-Maximum Suppression
â†“
Local Mean Adaptive Threshold
â†“
Hysteresis Edge Tracking
â†“
Final Edge Output


---

## ğŸ“ Repository Structure

Canny-Edge-Detection-Verilog/
â”œâ”€â”€ input/
â”‚ â”œâ”€â”€ input.hex
â”‚ â””â”€â”€ input.png
â”‚
â”œâ”€â”€ python/
â”‚ â”œâ”€â”€ PNG_to_HEX.py
â”‚ â””â”€â”€ HEX_to_PNG.py
â”‚
â”œâ”€â”€ results/
â”‚ â”œâ”€â”€ Canny_output.hex
â”‚ â”œâ”€â”€ Canny_output.png
â”‚ â””â”€â”€ waveform.png
â”‚
â”œâ”€â”€ rtl/
â”‚ â”œâ”€â”€ canny_top.v
â”‚ â”œâ”€â”€ line_buffer_3x3.v
â”‚ â”œâ”€â”€ sobel_grad_mag_quad.v
â”‚ â”œâ”€â”€ grad_dir_8zone.v
â”‚ â”œâ”€â”€ nms_8dir.v
â”‚ â”œâ”€â”€ local_mean_threshold.v
â”‚ â”œâ”€â”€ hysteresis_tracker.v
â”‚ â””â”€â”€ line_buffer_mag.v
â”‚
â”œâ”€â”€ tb/
â”‚ â””â”€â”€ tb_canny.v
â”‚
â””â”€â”€ README.md

---

## ğŸ§© RTL Module Description

| Module Name | Description |
|------------|-------------|
| canny_top.v | Top-level module integrating the complete Canny pipeline |
| line_buffer_3x3.v | Generates 3Ã—3 sliding window for convolution |
| sobel_grad_mag_quad.v | Computes Sobel gradient magnitude |
| grad_dir_8zone.v | Quantizes gradient direction into 8 directional zones |
| nms_8dir.v | Direction-based Non-Maximum Suppression |
| local_mean_threshold.v | Adaptive local mean thresholding |
| hysteresis_tracker.v | Edge tracking using hysteresis |
| line_buffer_mag.v | Buffers gradient magnitude for NMS |

---

## ğŸ§ª Simulation & Verification
- **Input:** 8-bit grayscale image in HEX format  
- **Resolution:** 256 Ã— 256 (configurable)  
- **Verification:** Testbench-driven simulation  
- **Output:** Edge image in HEX and PNG formats  

Simulation confirms correct gradient computation, proper non-maximum suppression, adaptive threshold stability, and continuous edge linking using hysteresis.

---

## ğŸ›  Tools & Technologies
- Verilog HDL  
- Vivado Simulator / ModelSim  
- Python (image pre/post-processing)  
- RTL pipelined architecture  

---

## ğŸš€ Applications
- FPGA-based vision systems  
- Object boundary detection  
- Autonomous navigation  
- Medical image preprocessing  
- Embedded surveillance systems  

---

## ğŸ“ˆ Future Enhancements
- AXI-Stream interface integration  
- BRAM-optimized line buffers  
- FPGA synthesis and timing analysis  
- Power and area optimization  
- Real-time camera interface  

---

## ğŸ“œ License
This project is intended for academic and research use.

---

## ğŸ‘¤ Author
**Nitheesh S**  
Undergraduate Engineer â€“ Electronics Engineering (VLSI DT) 
Hardware Image Processing | FPGA | Verilog HDL
