$date
	Tue Jul 16 01:04:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module digital_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var reg 2 % current_state [1:0] $end
$var reg 2 & next_state [1:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
0$
1#
x"
0!
$end
#100000
0#
#120000
b1 &
1$
#150000
b0 &
0$
#160000
b1 &
1$
#180000
b0 &
0$
#290000
