------------------------------------------------
ERROR: You must open a project before you can use this command.

    while executing
"set_global_assignment -name SEARCH_PATH $CCIP_AVMM_SRC/hw/rtl"
    (file "./BBB_ccip_avmm/hw/par/ccip_avmm_addenda.qsf" line 14)
    invoked from within
"source "$CCIP_AVMM_SRC/hw/par/ccip_avmm_addenda.qsf""
    (procedure "add_bbb_assignments" line 4)
    invoked from within
"add_bbb_assignments"
    (file "add_bbb_to_pr_project.tcl" line 30)
------------------------------------------------
2023.06.04.07:38:48 Info: Parallel IP Generation is enabled. 
2023.06.04.07:38:48 Info: Platform Designer will attempt to use 6 processors for parallel IP generation based on available number of processors and the total number of IP to be generated.
2023.06.04.07:38:49 Info: 
2023.06.04.07:38:49 Info: Starting: Platform Designer system generation
2023.06.04.07:38:53 Info: 
2023.06.04.07:38:53 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/kernel_clk/kernel_clk_generation.rpt
2023.06.04.07:38:53 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:53 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/kernel_clk.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/kernel_clk --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:53 Info: kernel_clk: "Transforming system: kernel_clk"
2023.06.04.07:38:53 Info: kernel_clk: "Naming system components in system: kernel_clk"
2023.06.04.07:38:53 Info: kernel_clk: "Processing generation queue"
2023.06.04.07:38:53 Info: kernel_clk: "Generating: kernel_clk"
2023.06.04.07:38:53 Info: kernel_clk: Done "kernel_clk" with 1 modules, 1 files
2023.06.04.07:38:53 Info: qsys-generate succeeded.
2023.06.04.07:38:53 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: 
2023.06.04.07:38:53 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ase/ase_afu_id_avmm_slave_0/ase_afu_id_avmm_slave_0_generation.rpt
2023.06.04.07:38:53 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:53 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ase/ase_afu_id_avmm_slave_0.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ase/ase_afu_id_avmm_slave_0 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:53 Info: ase_afu_id_avmm_slave_0: "Transforming system: ase_afu_id_avmm_slave_0"
2023.06.04.07:38:53 Info: ase_afu_id_avmm_slave_0: "Naming system components in system: ase_afu_id_avmm_slave_0"
2023.06.04.07:38:53 Info: ase_afu_id_avmm_slave_0: "Processing generation queue"
2023.06.04.07:38:53 Info: ase_afu_id_avmm_slave_0: "Generating: ase_afu_id_avmm_slave_0"
2023.06.04.07:38:53 Info: ase_afu_id_avmm_slave_0: "Generating: afu_id_avmm_slave"
2023.06.04.07:38:53 Info: ase_afu_id_avmm_slave_0: Done "ase_afu_id_avmm_slave_0" with 2 modules, 2 files
2023.06.04.07:38:53 Info: qsys-generate succeeded.
2023.06.04.07:38:53 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: 
2023.06.04.07:38:53 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/pipe_stage_msgdma_csr_0/pipe_stage_msgdma_csr_0_generation.rpt
2023.06.04.07:38:53 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:53 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/pipe_stage_msgdma_csr_0.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/pipe_stage_msgdma_csr_0 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:53 Info: pipe_stage_msgdma_csr_0: "Transforming system: pipe_stage_msgdma_csr_0"
2023.06.04.07:38:53 Info: pipe_stage_msgdma_csr_0: "Naming system components in system: pipe_stage_msgdma_csr_0"
2023.06.04.07:38:53 Info: pipe_stage_msgdma_csr_0: "Processing generation queue"
2023.06.04.07:38:53 Info: pipe_stage_msgdma_csr_0: "Generating: pipe_stage_msgdma_csr_0"
2023.06.04.07:38:53 Info: pipe_stage_msgdma_csr_0: "Generating: pipe_stage_msgdma_csr_0_altera_avalon_mm_bridge_191_o6ohchy"
2023.06.04.07:38:53 Info: pipe_stage_msgdma_csr_0: Done "pipe_stage_msgdma_csr_0" with 2 modules, 2 files
2023.06.04.07:38:53 Info: qsys-generate succeeded.
2023.06.04.07:38:53 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: 
2023.06.04.07:38:53 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_afu_id_avmm_slave_0/board_afu_id_avmm_slave_0_generation.rpt
2023.06.04.07:38:53 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:53 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_afu_id_avmm_slave_0.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_afu_id_avmm_slave_0 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:53 Info: board_afu_id_avmm_slave_0: "Transforming system: board_afu_id_avmm_slave_0"
2023.06.04.07:38:53 Info: board_afu_id_avmm_slave_0: "Naming system components in system: board_afu_id_avmm_slave_0"
2023.06.04.07:38:53 Info: board_afu_id_avmm_slave_0: "Processing generation queue"
2023.06.04.07:38:53 Info: board_afu_id_avmm_slave_0: "Generating: board_afu_id_avmm_slave_0"
2023.06.04.07:38:53 Info: board_afu_id_avmm_slave_0: "Generating: afu_id_avmm_slave"
2023.06.04.07:38:53 Info: board_afu_id_avmm_slave_0: Done "board_afu_id_avmm_slave_0" with 2 modules, 2 files
2023.06.04.07:38:53 Info: qsys-generate succeeded.
2023.06.04.07:38:53 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: 
2023.06.04.07:38:53 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_mm_bridge_0/msgdma_bbb_mm_bridge_0_generation.rpt
2023.06.04.07:38:53 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:53 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_mm_bridge_0.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_mm_bridge_0 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:53 Info: msgdma_bbb_mm_bridge_0: "Transforming system: msgdma_bbb_mm_bridge_0"
2023.06.04.07:38:53 Info: msgdma_bbb_mm_bridge_0: "Naming system components in system: msgdma_bbb_mm_bridge_0"
2023.06.04.07:38:53 Info: msgdma_bbb_mm_bridge_0: "Processing generation queue"
2023.06.04.07:38:53 Info: msgdma_bbb_mm_bridge_0: "Generating: msgdma_bbb_mm_bridge_0"
2023.06.04.07:38:53 Info: msgdma_bbb_mm_bridge_0: "Generating: msgdma_bbb_mm_bridge_0_altera_avalon_mm_bridge_191_o6ohchy"
2023.06.04.07:38:53 Info: msgdma_bbb_mm_bridge_0: Done "msgdma_bbb_mm_bridge_0" with 2 modules, 2 files
2023.06.04.07:38:53 Info: qsys-generate succeeded.
2023.06.04.07:38:53 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: 
2023.06.04.07:38:53 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/ddr_board_mm_clock_crossing_bridge_1_generation.rpt
2023.06.04.07:38:53 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:53 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:53 Info: ddr_board_mm_clock_crossing_bridge_1: "Transforming system: ddr_board_mm_clock_crossing_bridge_1"
2023.06.04.07:38:53 Info: ddr_board_mm_clock_crossing_bridge_1: "Naming system components in system: ddr_board_mm_clock_crossing_bridge_1"
2023.06.04.07:38:53 Info: ddr_board_mm_clock_crossing_bridge_1: "Processing generation queue"
2023.06.04.07:38:53 Info: ddr_board_mm_clock_crossing_bridge_1: "Generating: ddr_board_mm_clock_crossing_bridge_1"
2023.06.04.07:38:53 Info: ddr_board_mm_clock_crossing_bridge_1: "Generating: ddr_board_mm_clock_crossing_bridge_1_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq"
2023.06.04.07:38:53 Info: ddr_board_mm_clock_crossing_bridge_1: Done "ddr_board_mm_clock_crossing_bridge_1" with 2 modules, 6 files
2023.06.04.07:38:53 Info: qsys-generate succeeded.
2023.06.04.07:38:53 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: 
2023.06.04.07:38:53 Info: 
2023.06.04.07:38:53 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_pipe_stage_dma_read/dma_core_pipe_stage_dma_read_generation.rpt
2023.06.04.07:38:53 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:53 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_pipe_stage_dma_read.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_pipe_stage_dma_read --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:53 Info: dma_core_pipe_stage_dma_read: "Transforming system: dma_core_pipe_stage_dma_read"
2023.06.04.07:38:53 Info: dma_core_pipe_stage_dma_read: "Naming system components in system: dma_core_pipe_stage_dma_read"
2023.06.04.07:38:53 Info: dma_core_pipe_stage_dma_read: "Processing generation queue"
2023.06.04.07:38:53 Info: dma_core_pipe_stage_dma_read: "Generating: dma_core_pipe_stage_dma_read"
2023.06.04.07:38:53 Info: dma_core_pipe_stage_dma_read: "Generating: dma_core_pipe_stage_dma_read_altera_avalon_mm_bridge_191_o6ohchy"
2023.06.04.07:38:53 Info: dma_core_pipe_stage_dma_read: Done "dma_core_pipe_stage_dma_read" with 2 modules, 2 files
2023.06.04.07:38:53 Info: qsys-generate succeeded.
2023.06.04.07:38:53 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: 
2023.06.04.07:38:53 Info: 
2023.06.04.07:38:53 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_5/ddr_board_mm_bridge_5_generation.rpt
2023.06.04.07:38:53 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:53 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_5.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_5 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:53 Info: ddr_board_mm_bridge_5: "Transforming system: ddr_board_mm_bridge_5"
2023.06.04.07:38:53 Info: ddr_board_mm_bridge_5: "Naming system components in system: ddr_board_mm_bridge_5"
2023.06.04.07:38:53 Info: ddr_board_mm_bridge_5: "Processing generation queue"
2023.06.04.07:38:53 Info: ddr_board_mm_bridge_5: "Generating: ddr_board_mm_bridge_5"
2023.06.04.07:38:53 Info: ddr_board_mm_bridge_5: "Generating: ddr_board_mm_bridge_5_altera_avalon_mm_bridge_191_45tnyma"
2023.06.04.07:38:53 Info: ddr_board_mm_bridge_5: Done "ddr_board_mm_bridge_5" with 2 modules, 2 files
2023.06.04.07:38:53 Info: qsys-generate succeeded.
2023.06.04.07:38:53 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: 
2023.06.04.07:38:53 Info: 
2023.06.04.07:38:53 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_kernel_clk_in/board_kernel_clk_in_generation.rpt
2023.06.04.07:38:53 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:53 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_kernel_clk_in.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_kernel_clk_in --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:53 Info: board_kernel_clk_in: "Transforming system: board_kernel_clk_in"
2023.06.04.07:38:53 Info: board_kernel_clk_in: "Naming system components in system: board_kernel_clk_in"
2023.06.04.07:38:53 Info: board_kernel_clk_in: "Processing generation queue"
2023.06.04.07:38:53 Info: board_kernel_clk_in: "Generating: board_kernel_clk_in"
2023.06.04.07:38:53 Info: board_kernel_clk_in: Done "board_kernel_clk_in" with 1 modules, 1 files
2023.06.04.07:38:53 Info: qsys-generate succeeded.
2023.06.04.07:38:53 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: 
2023.06.04.07:38:53 Info: 
2023.06.04.07:38:53 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_read_master/dma_core_dma_read_master_generation.rpt
2023.06.04.07:38:53 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:53 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_read_master.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_read_master --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:53 Info: dma_core_dma_read_master: "Transforming system: dma_core_dma_read_master"
2023.06.04.07:38:53 Info: dma_core_dma_read_master: "Naming system components in system: dma_core_dma_read_master"
2023.06.04.07:38:53 Info: dma_core_dma_read_master: "Processing generation queue"
2023.06.04.07:38:53 Info: dma_core_dma_read_master: "Generating: dma_core_dma_read_master"
2023.06.04.07:38:53 Info: dma_core_dma_read_master: "Generating: read_master"
2023.06.04.07:38:53 Info: dma_core_dma_read_master: Done "dma_core_dma_read_master" with 2 modules, 4 files
2023.06.04.07:38:53 Info: qsys-generate succeeded.
2023.06.04.07:38:53 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: 
2023.06.04.07:38:53 Info: 
2023.06.04.07:38:53 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_csr/msgdma_bbb_csr_generation.rpt
2023.06.04.07:38:53 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:53 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_csr.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_csr --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:53 Info: msgdma_bbb_csr: "Transforming system: msgdma_bbb_csr"
2023.06.04.07:38:53 Info: msgdma_bbb_csr: "Naming system components in system: msgdma_bbb_csr"
2023.06.04.07:38:53 Info: msgdma_bbb_csr: "Processing generation queue"
2023.06.04.07:38:53 Info: msgdma_bbb_csr: "Generating: msgdma_bbb_csr"
2023.06.04.07:38:53 Info: msgdma_bbb_csr: "Generating: msgdma_bbb_csr_altera_avalon_mm_bridge_191_x6qdesi"
2023.06.04.07:38:53 Info: msgdma_bbb_csr: Done "msgdma_bbb_csr" with 2 modules, 2 files
2023.06.04.07:38:53 Info: qsys-generate succeeded.
2023.06.04.07:38:53 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:53 Info: 
2023.06.04.07:38:53 Info: 
2023.06.04.07:38:53 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_irq_ctrl_0/board_irq_ctrl_0_generation.rpt
2023.06.04.07:38:53 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:53 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:54 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_irq_ctrl_0.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_irq_ctrl_0 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:54 Info: board_irq_ctrl_0: "Transforming system: board_irq_ctrl_0"
2023.06.04.07:38:54 Info: board_irq_ctrl_0: "Naming system components in system: board_irq_ctrl_0"
2023.06.04.07:38:54 Info: board_irq_ctrl_0: "Processing generation queue"
2023.06.04.07:38:54 Info: board_irq_ctrl_0: "Generating: board_irq_ctrl_0"
2023.06.04.07:38:54 Info: board_irq_ctrl_0: "Generating: irq_ctrl"
2023.06.04.07:38:54 Info: board_irq_ctrl_0: Done "board_irq_ctrl_0" with 2 modules, 4 files
2023.06.04.07:38:54 Info: qsys-generate succeeded.
2023.06.04.07:38:54 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:54 Info: 
2023.06.04.07:38:54 Info: 
2023.06.04.07:38:54 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ase/ase_mm_bridge_0/ase_mm_bridge_0_generation.rpt
2023.06.04.07:38:54 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:54 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:54 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ase/ase_mm_bridge_0.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ase/ase_mm_bridge_0 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:54 Info: ase_mm_bridge_0: "Transforming system: ase_mm_bridge_0"
2023.06.04.07:38:54 Info: ase_mm_bridge_0: "Naming system components in system: ase_mm_bridge_0"
2023.06.04.07:38:54 Info: ase_mm_bridge_0: "Processing generation queue"
2023.06.04.07:38:54 Info: ase_mm_bridge_0: "Generating: ase_mm_bridge_0"
2023.06.04.07:38:54 Info: ase_mm_bridge_0: "Generating: ase_mm_bridge_0_altera_avalon_mm_bridge_191_x6qdesi"
2023.06.04.07:38:54 Info: ase_mm_bridge_0: Done "ase_mm_bridge_0" with 2 modules, 2 files
2023.06.04.07:38:54 Info: qsys-generate succeeded.
2023.06.04.07:38:54 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:54 Info: 
2023.06.04.07:38:54 Info: 
2023.06.04.07:38:54 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_pipe_stage_m/msgdma_bbb_pipe_stage_m_generation.rpt
2023.06.04.07:38:54 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:54 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:54 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_pipe_stage_m.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_pipe_stage_m --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:54 Info: msgdma_bbb_pipe_stage_m: "Transforming system: msgdma_bbb_pipe_stage_m"
2023.06.04.07:38:54 Info: msgdma_bbb_pipe_stage_m: "Naming system components in system: msgdma_bbb_pipe_stage_m"
2023.06.04.07:38:54 Info: msgdma_bbb_pipe_stage_m: "Processing generation queue"
2023.06.04.07:38:54 Info: msgdma_bbb_pipe_stage_m: "Generating: msgdma_bbb_pipe_stage_m"
2023.06.04.07:38:54 Info: msgdma_bbb_pipe_stage_m: "Generating: msgdma_bbb_pipe_stage_m_altera_avalon_mm_bridge_191_o6ohchy"
2023.06.04.07:38:54 Info: msgdma_bbb_pipe_stage_m: Done "msgdma_bbb_pipe_stage_m" with 2 modules, 2 files
2023.06.04.07:38:54 Info: qsys-generate succeeded.
2023.06.04.07:38:54 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:54 Info: 
2023.06.04.07:38:54 Info: 
2023.06.04.07:38:54 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_7/ddr_board_mm_bridge_7_generation.rpt
2023.06.04.07:38:54 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:54 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:54 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_7.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_7 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:54 Info: ddr_board_mm_bridge_7: "Transforming system: ddr_board_mm_bridge_7"
2023.06.04.07:38:54 Info: ddr_board_mm_bridge_7: "Naming system components in system: ddr_board_mm_bridge_7"
2023.06.04.07:38:54 Info: ddr_board_mm_bridge_7: "Processing generation queue"
2023.06.04.07:38:54 Info: ddr_board_mm_bridge_7: "Generating: ddr_board_mm_bridge_7"
2023.06.04.07:38:54 Info: ddr_board_mm_bridge_7: "Generating: ddr_board_mm_bridge_7_altera_avalon_mm_bridge_191_o6ohchy"
2023.06.04.07:38:54 Info: ddr_board_mm_bridge_7: Done "ddr_board_mm_bridge_7" with 2 modules, 2 files
2023.06.04.07:38:54 Info: qsys-generate succeeded.
2023.06.04.07:38:54 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:54 Info: 
2023.06.04.07:38:54 Info: 
2023.06.04.07:38:54 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_4/ddr_board_mm_bridge_4_generation.rpt
2023.06.04.07:38:54 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:54 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:54 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_4.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_4 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:54 Info: ddr_board_mm_bridge_4: "Transforming system: ddr_board_mm_bridge_4"
2023.06.04.07:38:54 Info: ddr_board_mm_bridge_4: "Naming system components in system: ddr_board_mm_bridge_4"
2023.06.04.07:38:54 Info: ddr_board_mm_bridge_4: "Processing generation queue"
2023.06.04.07:38:54 Info: ddr_board_mm_bridge_4: "Generating: ddr_board_mm_bridge_4"
2023.06.04.07:38:54 Info: ddr_board_mm_bridge_4: "Generating: ddr_board_mm_bridge_4_altera_avalon_mm_bridge_191_o4zxnei"
2023.06.04.07:38:54 Info: ddr_board_mm_bridge_4: Done "ddr_board_mm_bridge_4" with 2 modules, 2 files
2023.06.04.07:38:54 Info: qsys-generate succeeded.
2023.06.04.07:38:54 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:54 Info: 
2023.06.04.07:38:54 Info: 
2023.06.04.07:38:54 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_clk/ddr_clk_generation.rpt
2023.06.04.07:38:54 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:54 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:54 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_clk.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_clk --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:54 Info: ddr_clk: "Transforming system: ddr_clk"
2023.06.04.07:38:54 Info: ddr_clk: "Naming system components in system: ddr_clk"
2023.06.04.07:38:54 Info: ddr_clk: "Processing generation queue"
2023.06.04.07:38:54 Info: ddr_clk: "Generating: ddr_clk"
2023.06.04.07:38:54 Info: ddr_clk: Done "ddr_clk" with 1 modules, 1 files
2023.06.04.07:38:54 Info: qsys-generate succeeded.
2023.06.04.07:38:54 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:54 Info: 
2023.06.04.07:38:54 Info: 
2023.06.04.07:38:54 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_clk_200/board_clk_200_generation.rpt
2023.06.04.07:38:54 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:54 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:54 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_clk_200.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_clk_200 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:54 Info: board_clk_200: "Transforming system: board_clk_200"
2023.06.04.07:38:54 Info: board_clk_200: "Naming system components in system: board_clk_200"
2023.06.04.07:38:54 Info: board_clk_200: "Processing generation queue"
2023.06.04.07:38:54 Info: board_clk_200: "Generating: board_clk_200"
2023.06.04.07:38:54 Info: board_clk_200: Done "board_clk_200" with 1 modules, 1 files
2023.06.04.07:38:54 Info: qsys-generate succeeded.
2023.06.04.07:38:54 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:55 Info: 
2023.06.04.07:38:55 Info: 
2023.06.04.07:38:55 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_clk/msgdma_bbb_clk_generation.rpt
2023.06.04.07:38:55 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:55 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:55 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_clk.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_clk --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:55 Info: msgdma_bbb_clk: "Transforming system: msgdma_bbb_clk"
2023.06.04.07:38:55 Info: msgdma_bbb_clk: "Naming system components in system: msgdma_bbb_clk"
2023.06.04.07:38:55 Info: msgdma_bbb_clk: "Processing generation queue"
2023.06.04.07:38:55 Info: msgdma_bbb_clk: "Generating: msgdma_bbb_clk"
2023.06.04.07:38:55 Info: msgdma_bbb_clk: Done "msgdma_bbb_clk" with 1 modules, 1 files
2023.06.04.07:38:55 Info: qsys-generate succeeded.
2023.06.04.07:38:55 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:55 Info: 
2023.06.04.07:38:55 Info: 
2023.06.04.07:38:55 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ase/ase_address_span_extender_0/ase_address_span_extender_0_generation.rpt
2023.06.04.07:38:55 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:55 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:55 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ase/ase_address_span_extender_0.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ase/ase_address_span_extender_0 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:55 Info: ase_address_span_extender_0: "Transforming system: ase_address_span_extender_0"
2023.06.04.07:38:55 Info: ase_address_span_extender_0: "Naming system components in system: ase_address_span_extender_0"
2023.06.04.07:38:55 Info: ase_address_span_extender_0: "Processing generation queue"
2023.06.04.07:38:55 Info: ase_address_span_extender_0: "Generating: ase_address_span_extender_0"
2023.06.04.07:38:55 Info: ase_address_span_extender_0: "Generating: ase_address_span_extender_0_altera_address_span_extender_191_z2icwqi"
2023.06.04.07:38:55 Info: ase_address_span_extender_0: Done "ase_address_span_extender_0" with 2 modules, 2 files
2023.06.04.07:38:55 Info: qsys-generate succeeded.
2023.06.04.07:38:55 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:55 Info: 
2023.06.04.07:38:55 Info: 
2023.06.04.07:38:55 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_reset_bridge_0/ddr_board_reset_bridge_0_generation.rpt
2023.06.04.07:38:55 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:55 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:55 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_reset_bridge_0.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_reset_bridge_0 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:55 Info: ddr_board_reset_bridge_0: "Transforming system: ddr_board_reset_bridge_0"
2023.06.04.07:38:55 Info: ddr_board_reset_bridge_0: "Naming system components in system: ddr_board_reset_bridge_0"
2023.06.04.07:38:55 Info: ddr_board_reset_bridge_0: "Processing generation queue"
2023.06.04.07:38:55 Info: ddr_board_reset_bridge_0: "Generating: ddr_board_reset_bridge_0"
2023.06.04.07:38:55 Info: ddr_board_reset_bridge_0: Done "ddr_board_reset_bridge_0" with 1 modules, 1 files
2023.06.04.07:38:55 Info: qsys-generate succeeded.
2023.06.04.07:38:55 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:55 Info: 
2023.06.04.07:38:55 Info: 
2023.06.04.07:38:55 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_afu_id_avmm_slave_0/msgdma_bbb_afu_id_avmm_slave_0_generation.rpt
2023.06.04.07:38:55 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:55 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:55 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_afu_id_avmm_slave_0.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_afu_id_avmm_slave_0 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:55 Info: msgdma_bbb_afu_id_avmm_slave_0: "Transforming system: msgdma_bbb_afu_id_avmm_slave_0"
2023.06.04.07:38:55 Info: msgdma_bbb_afu_id_avmm_slave_0: "Naming system components in system: msgdma_bbb_afu_id_avmm_slave_0"
2023.06.04.07:38:55 Info: msgdma_bbb_afu_id_avmm_slave_0: "Processing generation queue"
2023.06.04.07:38:55 Info: msgdma_bbb_afu_id_avmm_slave_0: "Generating: msgdma_bbb_afu_id_avmm_slave_0"
2023.06.04.07:38:55 Info: msgdma_bbb_afu_id_avmm_slave_0: "Generating: afu_id_avmm_slave"
2023.06.04.07:38:55 Info: msgdma_bbb_afu_id_avmm_slave_0: Done "msgdma_bbb_afu_id_avmm_slave_0" with 2 modules, 2 files
2023.06.04.07:38:55 Info: qsys-generate succeeded.
2023.06.04.07:38:55 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:55 Info: 
2023.06.04.07:38:55 Info: 
2023.06.04.07:38:55 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_mm_bridge_1/msgdma_bbb_mm_bridge_1_generation.rpt
2023.06.04.07:38:55 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:55 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:55 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_mm_bridge_1.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_mm_bridge_1 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:55 Info: msgdma_bbb_mm_bridge_1: "Transforming system: msgdma_bbb_mm_bridge_1"
2023.06.04.07:38:55 Info: msgdma_bbb_mm_bridge_1: "Naming system components in system: msgdma_bbb_mm_bridge_1"
2023.06.04.07:38:55 Info: msgdma_bbb_mm_bridge_1: "Processing generation queue"
2023.06.04.07:38:55 Info: msgdma_bbb_mm_bridge_1: "Generating: msgdma_bbb_mm_bridge_1"
2023.06.04.07:38:55 Info: msgdma_bbb_mm_bridge_1: "Generating: msgdma_bbb_mm_bridge_1_altera_avalon_mm_bridge_191_o6ohchy"
2023.06.04.07:38:55 Info: msgdma_bbb_mm_bridge_1: Done "msgdma_bbb_mm_bridge_1" with 2 modules, 2 files
2023.06.04.07:38:55 Info: qsys-generate succeeded.
2023.06.04.07:38:55 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:55 Info: 
2023.06.04.07:38:55 Info: 
2023.06.04.07:38:55 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr4b_pipe_to_bankdiv_0/ddr4b_pipe_to_bankdiv_0_generation.rpt
2023.06.04.07:38:55 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:55 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:55 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr4b_pipe_to_bankdiv_0.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr4b_pipe_to_bankdiv_0 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:55 Info: ddr4b_pipe_to_bankdiv_0: "Transforming system: ddr4b_pipe_to_bankdiv_0"
2023.06.04.07:38:55 Info: ddr4b_pipe_to_bankdiv_0: "Naming system components in system: ddr4b_pipe_to_bankdiv_0"
2023.06.04.07:38:55 Info: ddr4b_pipe_to_bankdiv_0: "Processing generation queue"
2023.06.04.07:38:55 Info: ddr4b_pipe_to_bankdiv_0: "Generating: ddr4b_pipe_to_bankdiv_0"
2023.06.04.07:38:55 Info: ddr4b_pipe_to_bankdiv_0: "Generating: ddr4b_pipe_to_bankdiv_0_altera_avalon_mm_bridge_191_45tnyma"
2023.06.04.07:38:55 Info: ddr4b_pipe_to_bankdiv_0: Done "ddr4b_pipe_to_bankdiv_0" with 2 modules, 2 files
2023.06.04.07:38:55 Info: qsys-generate succeeded.
2023.06.04.07:38:55 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:55 Info: 
2023.06.04.07:38:55 Info: 
2023.06.04.07:38:55 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_reset_bridge_1/ddr_board_reset_bridge_1_generation.rpt
2023.06.04.07:38:55 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:55 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:55 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_reset_bridge_1.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_reset_bridge_1 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:55 Info: ddr_board_reset_bridge_1: "Transforming system: ddr_board_reset_bridge_1"
2023.06.04.07:38:55 Info: ddr_board_reset_bridge_1: "Naming system components in system: ddr_board_reset_bridge_1"
2023.06.04.07:38:55 Info: ddr_board_reset_bridge_1: "Processing generation queue"
2023.06.04.07:38:55 Info: ddr_board_reset_bridge_1: "Generating: ddr_board_reset_bridge_1"
2023.06.04.07:38:55 Info: ddr_board_reset_bridge_1: Done "ddr_board_reset_bridge_1" with 1 modules, 1 files
2023.06.04.07:38:55 Info: qsys-generate succeeded.
2023.06.04.07:38:55 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:56 Info: 
2023.06.04.07:38:56 Info: 
2023.06.04.07:38:56 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ase/ase_clock_in/ase_clock_in_generation.rpt
2023.06.04.07:38:56 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:56 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:56 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ase/ase_clock_in.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ase/ase_clock_in --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:56 Info: ase_clock_in: "Transforming system: ase_clock_in"
2023.06.04.07:38:56 Info: ase_clock_in: "Naming system components in system: ase_clock_in"
2023.06.04.07:38:56 Info: ase_clock_in: "Processing generation queue"
2023.06.04.07:38:56 Info: ase_clock_in: "Generating: ase_clock_in"
2023.06.04.07:38:56 Info: ase_clock_in: Done "ase_clock_in" with 1 modules, 1 files
2023.06.04.07:38:56 Info: qsys-generate succeeded.
2023.06.04.07:38:56 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:57 Info: 
2023.06.04.07:38:57 Info: 
2023.06.04.07:38:57 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_acl_memory_bank_divider_0/ddr_board_acl_memory_bank_divider_0_generation.rpt
2023.06.04.07:38:57 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:57 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:57 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_acl_memory_bank_divider_0.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_acl_memory_bank_divider_0 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:57 Warning: ddr_board_acl_memory_bank_divider_0.ddr_board_acl_memory_bank_divider_0: add_instance: Component altera_avalon_mm_bridge version 12.1 is not installed - loaded latest installed version 19.1 instead.  Please check for parameter mismatches 
2023.06.04.07:38:57 Warning: ddr_board_acl_memory_bank_divider_0.acl_memory_bank_divider: add_instance: Component clock_source version 12.1 is not installed - loaded latest installed version 19.2 instead.  Please check for parameter mismatches 
2023.06.04.07:38:57 Warning: ddr_board_acl_memory_bank_divider_0.acl_memory_bank_divider: add_instance: Component clock_source version 12.1 is not installed - loaded latest installed version 19.2 instead.  Please check for parameter mismatches 
2023.06.04.07:38:57 Info: ddr_board_acl_memory_bank_divider_0: "Transforming system: ddr_board_acl_memory_bank_divider_0"
2023.06.04.07:38:57 Info: Interconnect is inserted between master pipe_stage_presplitter.m0 and slave mem_splitter_0.s because the master has address signal 33 bit wide, but the slave is 27 bit wide.
2023.06.04.07:38:57 Info: Interconnect is inserted between master pipe_stage_presplitter.m0 and slave mem_splitter_0.s because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
2023.06.04.07:38:57 Info: ddr_board_acl_memory_bank_divider_0: "Naming system components in system: ddr_board_acl_memory_bank_divider_0"
2023.06.04.07:38:57 Info: ddr_board_acl_memory_bank_divider_0: "Processing generation queue"
2023.06.04.07:38:57 Info: ddr_board_acl_memory_bank_divider_0: "Generating: ddr_board_acl_memory_bank_divider_0"
2023.06.04.07:38:57 Info: ddr_board_acl_memory_bank_divider_0: "Generating: ddr_board_acl_memory_bank_divider_0_acl_memory_bank_divider_10_zolcb3y"
2023.06.04.07:38:57 Info: ddr_board_acl_memory_bank_divider_0: "Generating: snoop_adapter"
2023.06.04.07:38:57 Info: ddr_board_acl_memory_bank_divider_0: "Generating: burst_boundary_splitter"
2023.06.04.07:38:57 Info: ddr_board_acl_memory_bank_divider_0: "Generating: mem_splitter"
2023.06.04.07:38:57 Info: ddr_board_acl_memory_bank_divider_0: "Generating: ddr_board_acl_memory_bank_divider_0_altera_avalon_mm_bridge_191_45tnyma"
2023.06.04.07:38:57 Info: ddr_board_acl_memory_bank_divider_0: "Generating: ddr_board_acl_memory_bank_divider_0_altera_mm_interconnect_191_febuv6y"
2023.06.04.07:38:57 Info: ddr_board_acl_memory_bank_divider_0: "Generating: ddr_board_acl_memory_bank_divider_0_altera_mm_interconnect_191_yttug3i"
2023.06.04.07:38:57 Info: ddr_board_acl_memory_bank_divider_0: "Generating: ddr_board_acl_memory_bank_divider_0_altera_mm_interconnect_191_vrmkvxa"
2023.06.04.07:38:57 Info: ddr_board_acl_memory_bank_divider_0: "Generating: altera_reset_controller"
2023.06.04.07:38:57 Info: ddr_board_acl_memory_bank_divider_0: "Generating: ddr_board_acl_memory_bank_divider_0_altera_merlin_master_translator_191_g7h47bq"
2023.06.04.07:38:57 Info: ddr_board_acl_memory_bank_divider_0: "Generating: ddr_board_acl_memory_bank_divider_0_altera_merlin_slave_translator_191_x56fcki"
2023.06.04.07:38:57 Info: ddr_board_acl_memory_bank_divider_0: Done "ddr_board_acl_memory_bank_divider_0" with 12 modules, 17 files
2023.06.04.07:38:57 Info: qsys-generate succeeded.
2023.06.04.07:38:57 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:57 Info: 
2023.06.04.07:38:57 Info: 
2023.06.04.07:38:57 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_clock_bridge_1/board_clock_bridge_1_generation.rpt
2023.06.04.07:38:57 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:57 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:57 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_clock_bridge_1.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_clock_bridge_1 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:57 Info: board_clock_bridge_1: "Transforming system: board_clock_bridge_1"
2023.06.04.07:38:57 Info: board_clock_bridge_1: "Naming system components in system: board_clock_bridge_1"
2023.06.04.07:38:57 Info: board_clock_bridge_1: "Processing generation queue"
2023.06.04.07:38:57 Info: board_clock_bridge_1: "Generating: board_clock_bridge_1"
2023.06.04.07:38:57 Info: board_clock_bridge_1: Done "board_clock_bridge_1" with 1 modules, 1 files
2023.06.04.07:38:57 Info: qsys-generate succeeded.
2023.06.04.07:38:57 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:38:57 Info: 
2023.06.04.07:38:57 Info: 
2023.06.04.07:38:57 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_pipe_stage_dma_write/dma_core_pipe_stage_dma_write_generation.rpt
2023.06.04.07:38:57 Info: Generated by version: 19.2 build 57
2023.06.04.07:38:57 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:38:57 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_pipe_stage_dma_write.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_pipe_stage_dma_write --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:38:57 Info: dma_core_pipe_stage_dma_write: "Transforming system: dma_core_pipe_stage_dma_write"
2023.06.04.07:38:57 Info: dma_core_pipe_stage_dma_write: "Naming system components in system: dma_core_pipe_stage_dma_write"
2023.06.04.07:38:57 Info: dma_core_pipe_stage_dma_write: "Processing generation queue"
2023.06.04.07:38:57 Info: dma_core_pipe_stage_dma_write: "Generating: dma_core_pipe_stage_dma_write"
2023.06.04.07:38:57 Info: dma_core_pipe_stage_dma_write: "Generating: dma_core_pipe_stage_dma_write_altera_avalon_mm_bridge_191_o6ohchy"
2023.06.04.07:38:57 Info: dma_core_pipe_stage_dma_write: Done "dma_core_pipe_stage_dma_write" with 2 modules, 2 files
2023.06.04.07:38:57 Info: qsys-generate succeeded.
2023.06.04.07:38:57 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:00 Info: 
2023.06.04.07:39:00 Info: 
2023.06.04.07:39:00 Warning: msgdma_bbb: msgdma_bbb_clk.ip declares system info CLOCK_RATE which is missing in module clk
2023.06.04.07:39:00 Warning: msgdma_bbb: pipe_stage_host_rd declares system info address_width set to 48 on interface m0 that does not match 10 declared in file msgdma_bbb_pipe_stage_m.ip
2023.06.04.07:39:00 Warning: msgdma_bbb: pipe_stage_host_wr declares system info address_width set to 10 on interface m0 that does not match 49 declared in file msgdma_bbb_mm_bridge_1.ip
2023.06.04.07:39:00 Info: msgdma_bbb: Generic Component validation completed with warnings.
2023.06.04.07:39:00 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/msgdma_bbb/msgdma_bbb_generation.rpt
2023.06.04.07:39:00 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:00 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:00 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/msgdma_bbb.qsys --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/msgdma_bbb --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:00 Info: Loading build/msgdma_bbb.qsys
2023.06.04.07:39:00 Info: Reading input file
2023.06.04.07:39:00 Info: Adding clk [altera_generic_component 1.0]
2023.06.04.07:39:00 Info: Parameterizing module clk
2023.06.04.07:39:00 Info: Adding csr [altera_generic_component 1.0]
2023.06.04.07:39:00 Info: Parameterizing module csr
2023.06.04.07:39:00 Info: Adding dma_read_master [altera_generic_component 1.0]
2023.06.04.07:39:00 Info: Parameterizing module dma_read_master
2023.06.04.07:39:00 Info: Adding dma_write_master [altera_generic_component 1.0]
2023.06.04.07:39:00 Info: Parameterizing module dma_write_master
2023.06.04.07:39:00 Info: Adding magic_number_rom [altera_generic_component 1.0]
2023.06.04.07:39:00 Info: Parameterizing module magic_number_rom
2023.06.04.07:39:00 Info: Adding modular_sgdma_dispatcher_0 [altera_generic_component 1.0]
2023.06.04.07:39:00 Info: Parameterizing module modular_sgdma_dispatcher_0
2023.06.04.07:39:00 Info: Adding msgdma_bbb_afu_id_avmm_slave_0 [altera_generic_component 1.0]
2023.06.04.07:39:00 Info: Parameterizing module msgdma_bbb_afu_id_avmm_slave_0
2023.06.04.07:39:00 Info: Adding pipe_stage_dma_read [altera_generic_component 1.0]
2023.06.04.07:39:00 Info: Parameterizing module pipe_stage_dma_read
2023.06.04.07:39:00 Info: Adding pipe_stage_dma_write [altera_generic_component 1.0]
2023.06.04.07:39:00 Info: Parameterizing module pipe_stage_dma_write
2023.06.04.07:39:00 Info: Adding pipe_stage_host_rd [altera_generic_component 1.0]
2023.06.04.07:39:00 Info: Parameterizing module pipe_stage_host_rd
2023.06.04.07:39:00 Info: Adding pipe_stage_host_wr [altera_generic_component 1.0]
2023.06.04.07:39:00 Info: Parameterizing module pipe_stage_host_wr
2023.06.04.07:39:00 Info: Adding pipe_stage_mem [altera_generic_component 1.0]
2023.06.04.07:39:00 Info: Parameterizing module pipe_stage_mem
2023.06.04.07:39:00 Info: Building connections
2023.06.04.07:39:00 Info: Parameterizing connections
2023.06.04.07:39:00 Info: Validating
2023.06.04.07:39:00 Info: Done reading input file
2023.06.04.07:39:00 Warning: msgdma_bbb.clk: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2023.06.04.07:39:00 Warning: msgdma_bbb.pipe_stage_host_wr: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2023.06.04.07:39:00 Warning: msgdma_bbb.pipe_stage_mem: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2023.06.04.07:39:00 Info: msgdma_bbb: "Transforming system: msgdma_bbb"
2023.06.04.07:39:00 Info: msgdma_bbb: "Naming system components in system: msgdma_bbb"
2023.06.04.07:39:00 Info: msgdma_bbb: "Processing generation queue"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_clk"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_csr"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: dma_core_dma_read_master"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: dma_core_dma_write_master"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_magic_number_rom_0"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: dma_core_modular_sgdma_dispatcher_0"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_afu_id_avmm_slave_0"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: dma_core_pipe_stage_dma_read"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: dma_core_pipe_stage_dma_write"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_pipe_stage_m"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_mm_bridge_1"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_mm_bridge_0"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_mm_interconnect_191_jmxhaza"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_mm_interconnect_191_32dta6a"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_mm_interconnect_191_shqzigy"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_mm_interconnect_191_iuu5b4y"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_master_translator_191_g7h47bq"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_slave_translator_191_x56fcki"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_master_agent_191_mpbm6tq"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_slave_agent_191_ncfkfri"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_avalon_sc_fifo_191_e5eqkcq"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_7nsl54q"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_bjgub5i"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_k5ic25a"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_qypc7ni"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_traffic_limiter_191_kcba44q"
2023.06.04.07:39:00 Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
2023.06.04.07:39:00 Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_burst_adapter_191_swp6qdq"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_191_ukvrogq"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_191_37uvtri"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_191_vtbwn6q"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_191_3dzcbwq"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_width_adapter_191_xe36m3y"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_width_adapter_191_tiejfvy"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_width_adapter_191_zq7vway"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_width_adapter_191_rngqqti"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_acw7igi"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_c35n5ai"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_ryksocy"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_ai6ulwa"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_7mgzb3i"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_191_5js56xy"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_191_b4filfy"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_191_br63msi"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_191_fkmy6zy"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_191_osdbpdq"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_191_kazjgxy"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_191_jurlxwy"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_191_2n4vlwy"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_traffic_limiter_191_bbthvuy"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_traffic_limiter_191_oslblqy"
2023.06.04.07:39:00 Info: msgdma_bbb: "Generating: msgdma_bbb_alt_hiconnect_sc_fifo_191_7qtmpqq"
2023.06.04.07:39:00 Info: msgdma_bbb: Done "msgdma_bbb" with 52 modules, 72 files
2023.06.04.07:39:00 Info: qsys-generate succeeded.
2023.06.04.07:39:00 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:01 Info: 
2023.06.04.07:39:01 Info: 
2023.06.04.07:39:01 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_write_master/dma_core_dma_write_master_generation.rpt
2023.06.04.07:39:01 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:01 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:01 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_write_master.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_write_master --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:01 Info: dma_core_dma_write_master: "Transforming system: dma_core_dma_write_master"
2023.06.04.07:39:01 Info: dma_core_dma_write_master: "Naming system components in system: dma_core_dma_write_master"
2023.06.04.07:39:01 Info: dma_core_dma_write_master: "Processing generation queue"
2023.06.04.07:39:01 Info: dma_core_dma_write_master: "Generating: dma_core_dma_write_master"
2023.06.04.07:39:01 Info: dma_core_dma_write_master: "Generating: write_master"
2023.06.04.07:39:01 Info: dma_core_dma_write_master: Done "dma_core_dma_write_master" with 2 modules, 5 files
2023.06.04.07:39:01 Info: qsys-generate succeeded.
2023.06.04.07:39:01 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:01 Info: 
2023.06.04.07:39:01 Info: 
2023.06.04.07:39:01 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ase/ase_reset_in/ase_reset_in_generation.rpt
2023.06.04.07:39:01 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:01 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:01 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ase/ase_reset_in.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ase/ase_reset_in --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:01 Info: ase_reset_in: "Transforming system: ase_reset_in"
2023.06.04.07:39:01 Info: ase_reset_in: "Naming system components in system: ase_reset_in"
2023.06.04.07:39:01 Info: ase_reset_in: "Processing generation queue"
2023.06.04.07:39:01 Info: ase_reset_in: "Generating: ase_reset_in"
2023.06.04.07:39:01 Info: ase_reset_in: Done "ase_reset_in" with 1 modules, 1 files
2023.06.04.07:39:01 Info: qsys-generate succeeded.
2023.06.04.07:39:01 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:02 Info: 
2023.06.04.07:39:02 Info: 
2023.06.04.07:39:02 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_afu_id_avmm_slave_0/ddr_board_afu_id_avmm_slave_0_generation.rpt
2023.06.04.07:39:02 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:02 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:02 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_afu_id_avmm_slave_0.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_afu_id_avmm_slave_0 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:02 Info: ddr_board_afu_id_avmm_slave_0: "Transforming system: ddr_board_afu_id_avmm_slave_0"
2023.06.04.07:39:02 Info: ddr_board_afu_id_avmm_slave_0: "Naming system components in system: ddr_board_afu_id_avmm_slave_0"
2023.06.04.07:39:02 Info: ddr_board_afu_id_avmm_slave_0: "Processing generation queue"
2023.06.04.07:39:02 Info: ddr_board_afu_id_avmm_slave_0: "Generating: ddr_board_afu_id_avmm_slave_0"
2023.06.04.07:39:02 Info: ddr_board_afu_id_avmm_slave_0: "Generating: afu_id_avmm_slave"
2023.06.04.07:39:02 Info: ddr_board_afu_id_avmm_slave_0: Done "ddr_board_afu_id_avmm_slave_0" with 2 modules, 2 files
2023.06.04.07:39:02 Info: qsys-generate succeeded.
2023.06.04.07:39:02 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:02 Info: 
2023.06.04.07:39:02 Info: 
2023.06.04.07:39:02 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_global_reset_in/board_global_reset_in_generation.rpt
2023.06.04.07:39:02 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:02 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:02 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_global_reset_in.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_global_reset_in --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:02 Info: board_global_reset_in: "Transforming system: board_global_reset_in"
2023.06.04.07:39:02 Info: board_global_reset_in: "Naming system components in system: board_global_reset_in"
2023.06.04.07:39:02 Info: board_global_reset_in: "Processing generation queue"
2023.06.04.07:39:02 Info: board_global_reset_in: "Generating: board_global_reset_in"
2023.06.04.07:39:02 Info: board_global_reset_in: Done "board_global_reset_in" with 1 modules, 1 files
2023.06.04.07:39:02 Info: qsys-generate succeeded.
2023.06.04.07:39:02 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:02 Info: 
2023.06.04.07:39:02 Info: 
2023.06.04.07:39:02 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_kernel_interface/board_kernel_interface_generation.rpt
2023.06.04.07:39:02 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:02 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:02 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_kernel_interface.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_kernel_interface --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:02 Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_avalon_mm_bridge version 13.1 is not installed - loaded latest installed version 19.1 instead.  Please check for parameter mismatches 
2023.06.04.07:39:02 Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_address_span_extender version 15.0 is not installed - loaded latest installed version 19.1 instead.  Please check for parameter mismatches 
2023.06.04.07:39:02 Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_avalon_mm_bridge version 13.1 is not installed - loaded latest installed version 19.1 instead.  Please check for parameter mismatches 
2023.06.04.07:39:02 Warning: board_kernel_interface.kernel_interface: add_instance: Component clock_source version 13.1 is not installed - loaded latest installed version 19.2 instead.  Please check for parameter mismatches 
2023.06.04.07:39:02 Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_irq_bridge version 13.1 is not installed - loaded latest installed version 19.1 instead.  Please check for parameter mismatches 
2023.06.04.07:39:02 Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_reset_bridge version 13.1 is not installed - loaded latest installed version 19.1 instead.  Please check for parameter mismatches 
2023.06.04.07:39:02 Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_reset_controller version 13.1 is not installed - loaded latest installed version 19.1 instead.  Please check for parameter mismatches 
2023.06.04.07:39:02 Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_clock_bridge version 13.1 is not installed - loaded latest installed version 19.1 instead.  Please check for parameter mismatches 
2023.06.04.07:39:02 Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_reset_bridge version 13.1 is not installed - loaded latest installed version 19.1 instead.  Please check for parameter mismatches 
2023.06.04.07:39:02 Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_reset_bridge version 13.1 is not installed - loaded latest installed version 19.1 instead.  Please check for parameter mismatches 
2023.06.04.07:39:02 Info: board_kernel_interface: "Transforming system: board_kernel_interface"
2023.06.04.07:39:02 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave kernel_cra.s0 because they have different clock source.
2023.06.04.07:39:02 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
2023.06.04.07:39:02 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
2023.06.04.07:39:02 Info: board_kernel_interface: "Naming system components in system: board_kernel_interface"
2023.06.04.07:39:02 Info: board_kernel_interface: "Processing generation queue"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_kernel_interface_151_3vpvdiy"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_avalon_mm_bridge_191_x6qdesi"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_address_span_extender_191_z7ox6za"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: sw_reset"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: global_routing"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: mem_org_mode"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_irq_bridge_191_bwtdp3y"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: version_id"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: altera_reset_controller"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_mm_interconnect_191_3erg6da"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_mm_interconnect_191_petfoby"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_master_translator_191_g7h47bq"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_slave_translator_191_x56fcki"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_master_agent_191_mpbm6tq"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_slave_agent_191_ncfkfri"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_avalon_sc_fifo_191_e5eqkcq"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_router_191_bltz7la"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_router_191_2sg6etq"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_demultiplexer_191_kdgtooq"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_multiplexer_191_crqkdba"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_multiplexer_191_6deerpq"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_avalon_st_handshake_clock_crosser_191_4chvkja"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_router_191_3sutxdi"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_router_191_7xefbqi"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_router_191_mfamhai"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_traffic_limiter_191_kcba44q"
2023.06.04.07:39:02 Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
2023.06.04.07:39:02 Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_demultiplexer_191_mcgcnfa"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_multiplexer_191_o5dcrxq"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_demultiplexer_191_focz7mi"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_multiplexer_191_zthfvwy"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_width_adapter_191_kfrsp6q"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_width_adapter_191_xrhbsny"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_traffic_limiter_191_tx37unq"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_traffic_limiter_191_752txqq"
2023.06.04.07:39:02 Info: board_kernel_interface: "Generating: board_kernel_interface_alt_hiconnect_sc_fifo_191_7qtmpqq"
2023.06.04.07:39:02 Info: board_kernel_interface: Done "board_kernel_interface" with 36 modules, 60 files
2023.06.04.07:39:02 Info: qsys-generate succeeded.
2023.06.04.07:39:02 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:02 Info: 
2023.06.04.07:39:02 Info: 
2023.06.04.07:39:02 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_clock_bridge_0/board_clock_bridge_0_generation.rpt
2023.06.04.07:39:02 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:02 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:02 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_clock_bridge_0.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_clock_bridge_0 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:02 Info: board_clock_bridge_0: "Transforming system: board_clock_bridge_0"
2023.06.04.07:39:02 Info: board_clock_bridge_0: "Naming system components in system: board_clock_bridge_0"
2023.06.04.07:39:02 Info: board_clock_bridge_0: "Processing generation queue"
2023.06.04.07:39:02 Info: board_clock_bridge_0: "Generating: board_clock_bridge_0"
2023.06.04.07:39:02 Info: board_clock_bridge_0: Done "board_clock_bridge_0" with 1 modules, 1 files
2023.06.04.07:39:02 Info: qsys-generate succeeded.
2023.06.04.07:39:02 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:03 Info: 
2023.06.04.07:39:03 Info: 
2023.06.04.07:39:03 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_modular_sgdma_dispatcher_0/dma_core_modular_sgdma_dispatcher_0_generation.rpt
2023.06.04.07:39:03 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:03 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:03 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_modular_sgdma_dispatcher_0.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_modular_sgdma_dispatcher_0 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:03 Info: dma_core_modular_sgdma_dispatcher_0: "Transforming system: dma_core_modular_sgdma_dispatcher_0"
2023.06.04.07:39:03 Info: dma_core_modular_sgdma_dispatcher_0: "Naming system components in system: dma_core_modular_sgdma_dispatcher_0"
2023.06.04.07:39:03 Info: dma_core_modular_sgdma_dispatcher_0: "Processing generation queue"
2023.06.04.07:39:03 Info: dma_core_modular_sgdma_dispatcher_0: "Generating: dma_core_modular_sgdma_dispatcher_0"
2023.06.04.07:39:03 Info: dma_core_modular_sgdma_dispatcher_0: "Generating: dispatcher"
2023.06.04.07:39:03 Info: dma_core_modular_sgdma_dispatcher_0: Done "dma_core_modular_sgdma_dispatcher_0" with 2 modules, 8 files
2023.06.04.07:39:03 Info: qsys-generate succeeded.
2023.06.04.07:39:03 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:03 Info: 
2023.06.04.07:39:03 Info: 
2023.06.04.07:39:03 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_2/ddr_board_mm_bridge_2_generation.rpt
2023.06.04.07:39:03 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:03 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:03 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_2.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_2 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:03 Info: ddr_board_mm_bridge_2: "Transforming system: ddr_board_mm_bridge_2"
2023.06.04.07:39:03 Info: ddr_board_mm_bridge_2: "Naming system components in system: ddr_board_mm_bridge_2"
2023.06.04.07:39:03 Info: ddr_board_mm_bridge_2: "Processing generation queue"
2023.06.04.07:39:03 Info: ddr_board_mm_bridge_2: "Generating: ddr_board_mm_bridge_2"
2023.06.04.07:39:03 Info: ddr_board_mm_bridge_2: "Generating: ddr_board_mm_bridge_2_altera_avalon_mm_bridge_191_o4zxnei"
2023.06.04.07:39:03 Info: ddr_board_mm_bridge_2: Done "ddr_board_mm_bridge_2" with 2 modules, 2 files
2023.06.04.07:39:03 Info: qsys-generate succeeded.
2023.06.04.07:39:03 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:03 Info: 
2023.06.04.07:39:03 Info: 
2023.06.04.07:39:03 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4/ddr_board_mm_clock_crossing_bridge_4_generation.rpt
2023.06.04.07:39:03 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:03 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:03 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:03 Info: ddr_board_mm_clock_crossing_bridge_4: "Transforming system: ddr_board_mm_clock_crossing_bridge_4"
2023.06.04.07:39:03 Info: ddr_board_mm_clock_crossing_bridge_4: "Naming system components in system: ddr_board_mm_clock_crossing_bridge_4"
2023.06.04.07:39:03 Info: ddr_board_mm_clock_crossing_bridge_4: "Processing generation queue"
2023.06.04.07:39:03 Info: ddr_board_mm_clock_crossing_bridge_4: "Generating: ddr_board_mm_clock_crossing_bridge_4"
2023.06.04.07:39:03 Info: ddr_board_mm_clock_crossing_bridge_4: "Generating: ddr_board_mm_clock_crossing_bridge_4_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq"
2023.06.04.07:39:03 Info: ddr_board_mm_clock_crossing_bridge_4: Done "ddr_board_mm_clock_crossing_bridge_4" with 2 modules, 6 files
2023.06.04.07:39:03 Info: qsys-generate succeeded.
2023.06.04.07:39:03 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:03 Info: 
2023.06.04.07:39:03 Info: 
2023.06.04.07:39:03 Warning: ddr_board: ddr4b_cross_to_host declares system info address_width set to 32 on interface m0 that does not match 10 declared in file ddr_board_mm_clock_crossing_bridge_4.ip
2023.06.04.07:39:03 Warning: ddr_board: ddr_board_acl_memory_bank_divider_0 declares system info clock_domain set to 4 on interface clk that does not match 9 declared in file ddr_board_acl_memory_bank_divider_0.ip
2023.06.04.07:39:03 Warning: ddr_board: ddr_board_acl_memory_bank_divider_0 declares system info reset_domain set to 4 on interface clk that does not match 9 declared in file ddr_board_acl_memory_bank_divider_0.ip
2023.06.04.07:39:03 Warning: ddr_board: ddr_board_acl_memory_bank_divider_0 declares system info clock_domain set to 5 on interface kernel_clk that does not match 10 declared in file ddr_board_acl_memory_bank_divider_0.ip
2023.06.04.07:39:03 Warning: ddr_board: ddr_board_acl_memory_bank_divider_0 declares system info reset_domain set to 5 on interface kernel_clk that does not match 10 declared in file ddr_board_acl_memory_bank_divider_0.ip
2023.06.04.07:39:03 Warning: ddr_board: pipe_stage_ase declares system info address_width set to 33 on interface m0 that does not match 10 declared in file ddr4b_pipe_to_bankdiv_0.ip
2023.06.04.07:39:03 Warning: msgdma_bbb: msgdma_bbb_clk.ip declares system info CLOCK_RATE which is missing in module clk
2023.06.04.07:39:03 Warning: msgdma_bbb: pipe_stage_host_rd declares system info address_width set to 48 on interface m0 that does not match 10 declared in file msgdma_bbb_pipe_stage_m.ip
2023.06.04.07:39:03 Warning: msgdma_bbb: pipe_stage_host_wr declares system info address_width set to 10 on interface m0 that does not match 49 declared in file msgdma_bbb_mm_bridge_1.ip
2023.06.04.07:39:03 Warning: msgdma_bbb: msgdma_bbb_clk.ip declares system info CLOCK_RATE which is missing in module clk
2023.06.04.07:39:03 Info: ddr_board: Generic Component validation completed with warnings.
2023.06.04.07:39:03 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ddr_board/ddr_board_generation.rpt
2023.06.04.07:39:03 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:03 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:03 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ddr_board.qsys --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ddr_board --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:03 Info: Loading build/ddr_board.qsys
2023.06.04.07:39:03 Info: Reading input file
2023.06.04.07:39:03 Info: Adding ase_inst_0 [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module ase_inst_0
2023.06.04.07:39:03 Info: Adding ddr4a_cross_to_host [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module ddr4a_cross_to_host
2023.06.04.07:39:03 Info: Adding ddr4a_cross_to_kernel [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module ddr4a_cross_to_kernel
2023.06.04.07:39:03 Info: Adding ddr4a_pipe_0 [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module ddr4a_pipe_0
2023.06.04.07:39:03 Info: Adding ddr4a_pipe_1_burst16 [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module ddr4a_pipe_1_burst16
2023.06.04.07:39:03 Info: Adding ddr4b_cross_to_host [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module ddr4b_cross_to_host
2023.06.04.07:39:03 Info: Adding ddr4b_cross_to_kernel [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module ddr4b_cross_to_kernel
2023.06.04.07:39:03 Info: Adding ddr4b_pipe_0 [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module ddr4b_pipe_0
2023.06.04.07:39:03 Info: Adding ddr4b_pipe_1_burst16 [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module ddr4b_pipe_1_burst16
2023.06.04.07:39:03 Info: Adding ddr_board_acl_memory_bank_divider_0 [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module ddr_board_acl_memory_bank_divider_0
2023.06.04.07:39:03 Info: Adding ddr_clk_a [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module ddr_clk_a
2023.06.04.07:39:03 Info: Adding ddr_clk_b [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module ddr_clk_b
2023.06.04.07:39:03 Info: Adding dma_host_rd_pipe [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module dma_host_rd_pipe
2023.06.04.07:39:03 Info: Adding dma_host_wr_pipe [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module dma_host_wr_pipe
2023.06.04.07:39:03 Info: Adding global_reset [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module global_reset
2023.06.04.07:39:03 Info: Adding host_clk [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module host_clk
2023.06.04.07:39:03 Info: Adding kernel_clk [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module kernel_clk
2023.06.04.07:39:03 Info: Adding kernel_reset [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module kernel_reset
2023.06.04.07:39:03 Info: Adding msgdma_bbb_inst_rd [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module msgdma_bbb_inst_rd
2023.06.04.07:39:03 Info: Adding msgdma_bbb_inst_wr [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module msgdma_bbb_inst_wr
2023.06.04.07:39:03 Info: Adding null_dfh_afu_id [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module null_dfh_afu_id
2023.06.04.07:39:03 Info: Adding pipe_stage_ase [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module pipe_stage_ase
2023.06.04.07:39:03 Info: Building connections
2023.06.04.07:39:03 Info: Parameterizing connections
2023.06.04.07:39:03 Info: Validating
2023.06.04.07:39:03 Info: Done reading input file
2023.06.04.07:39:03 Warning: ddr_board.ddr4b_cross_to_host: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2023.06.04.07:39:03 Warning: ddr_board.ddr_board_acl_memory_bank_divider_0: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2023.06.04.07:39:03 Warning: ddr_board.ddr_board_acl_memory_bank_divider_0: Warnings found in IP parameterization.
2023.06.04.07:39:03 Warning: ddr_board.ddr_clk_a: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2023.06.04.07:39:03 Warning: ddr_board.ddr_clk_b: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2023.06.04.07:39:03 Warning: ddr_board.dma_host_rd_pipe: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2023.06.04.07:39:03 Warning: ddr_board.dma_host_wr_pipe: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2023.06.04.07:39:03 Warning: ddr_board.host_clk: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2023.06.04.07:39:03 Warning: ddr_board.pipe_stage_ase: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2023.06.04.07:39:03 Warning: ddr_board.msgdma_bbb_inst_rd.pipe_stage_host_rd: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2023.06.04.07:39:03 Warning: ddr_board.msgdma_bbb_inst_rd.pipe_stage_host_wr: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2023.06.04.07:39:03 Warning: ddr_board.msgdma_bbb_inst_rd.host_wr: msgdma_bbb_inst_rd.host_wr must be connected to an Avalon-MM slave or exported
2023.06.04.07:39:03 Warning: ddr_board.msgdma_bbb_inst_wr.host_rd: msgdma_bbb_inst_wr.host_rd must be connected to an Avalon-MM slave or exported
2023.06.04.07:39:03 Info: ddr_board: "Transforming system: ddr_board"
2023.06.04.07:39:03 Info: Interconnect is inserted between master ase_inst_0.expanded_master and slave pipe_stage_ase.s0 because the master has address signal 48 bit wide, but the slave is 33 bit wide.
2023.06.04.07:39:03 Info: Interconnect is inserted between master ase_inst_0.expanded_master and slave pipe_stage_ase.s0 because the master has burstcount signal 4 bit wide, but the slave is 5 bit wide.
2023.06.04.07:39:03 Info: Interconnect is inserted between master ddr4a_pipe_1_burst16.m0 and slave ddr4a_pipe_0.s0 because the master has burstcount signal 5 bit wide, but the slave is 7 bit wide.
2023.06.04.07:39:03 Info: Interconnect is inserted between master ddr4b_pipe_1_burst16.m0 and slave ddr4b_pipe_0.s0 because the master has burstcount signal 5 bit wide, but the slave is 7 bit wide.
2023.06.04.07:39:03 Info: ddr_board: "Naming system components in system: ddr_board"
2023.06.04.07:39:03 Info: ddr_board: "Processing generation queue"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_mm_clock_crossing_bridge_1"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_mm_clock_crossing_bridge_0"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_mm_bridge_2"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_mm_bridge_3"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_mm_clock_crossing_bridge_4"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_mm_clock_crossing_bridge_2"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_mm_bridge_4"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_mm_bridge_5"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_acl_memory_bank_divider_0"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_clock_bridge_0"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_clock_bridge_1"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_mm_bridge_6"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_mm_bridge_7"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_reset_bridge_0"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_clk"
2023.06.04.07:39:03 Info: ddr_board: "Generating: kernel_clk"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_reset_bridge_1"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_afu_id_avmm_slave_0"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr4b_pipe_to_bankdiv_0"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_191_2tormkq"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_191_g4uwyui"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_191_4cea3xq"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_191_cxkivqy"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_191_xijtqqi"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_191_bae5eky"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_191_f25fkey"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_191_rcnfcta"
2023.06.04.07:39:03 Info: ddr_board: "Generating: altera_reset_controller"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_master_translator_191_g7h47bq"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_slave_translator_191_x56fcki"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_master_agent_191_mpbm6tq"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_slave_agent_191_ncfkfri"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_avalon_sc_fifo_191_e5eqkcq"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_router_191_qfigrbq"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_router_191_h7jkvay"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_demultiplexer_191_4wrpmgy"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_191_rftjjzi"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_191_42s6yza"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_router_191_emm7zpa"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_router_191_qwymgjq"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_demultiplexer_191_e3sazai"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_191_43m5vua"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_demultiplexer_191_ib7wi7q"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_191_ibleqzy"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_router_191_7wxjf3y"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_router_191_dapnnai"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_demultiplexer_191_kviacpq"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_191_scoxmki"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_191_qkzdoaa"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_router_191_n3jyaya"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_router_191_gppop5a"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_demultiplexer_191_2o5jfji"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_191_4skcclq"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_demultiplexer_191_blr3uci"
2023.06.04.07:39:03 Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_191_nwm5asy"
2023.06.04.07:39:03 Info: ddr_board: Done "ddr_board" with 58 modules, 48 files
2023.06.04.07:39:03 Info: qsys-generate succeeded.
2023.06.04.07:39:03 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:03 Info: 
2023.06.04.07:39:03 Info: 
2023.06.04.07:39:03 Warning: ddr_board: ddr4b_cross_to_host declares system info address_width set to 32 on interface m0 that does not match 10 declared in file ddr_board_mm_clock_crossing_bridge_4.ip
2023.06.04.07:39:03 Warning: ddr_board: pipe_stage_ase declares system info address_width set to 33 on interface m0 that does not match 10 declared in file ddr4b_pipe_to_bankdiv_0.ip
2023.06.04.07:39:03 Warning: msgdma_bbb: msgdma_bbb_clk.ip declares system info CLOCK_RATE which is missing in module clk
2023.06.04.07:39:03 Warning: msgdma_bbb: pipe_stage_host_rd declares system info address_width set to 48 on interface m0 that does not match 10 declared in file msgdma_bbb_pipe_stage_m.ip
2023.06.04.07:39:03 Warning: msgdma_bbb: pipe_stage_host_wr declares system info address_width set to 10 on interface m0 that does not match 49 declared in file msgdma_bbb_mm_bridge_1.ip
2023.06.04.07:39:03 Warning: msgdma_bbb: msgdma_bbb_clk.ip declares system info CLOCK_RATE which is missing in module clk
2023.06.04.07:39:03 Info: board: Generic Component validation completed with warnings.
2023.06.04.07:39:03 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/board/board_generation.rpt
2023.06.04.07:39:03 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:03 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:03 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/board.qsys --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/board --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:03 Info: Loading build/board.qsys
2023.06.04.07:39:03 Info: Reading input file
2023.06.04.07:39:03 Info: Adding board_afu_id_avmm_slave_0 [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module board_afu_id_avmm_slave_0
2023.06.04.07:39:03 Info: Adding board_irq_ctrl_0 [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module board_irq_ctrl_0
2023.06.04.07:39:03 Info: Adding clk_200 [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module clk_200
2023.06.04.07:39:03 Info: Adding ddr_board [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module ddr_board
2023.06.04.07:39:03 Info: Adding emif_ddr4a_clk [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module emif_ddr4a_clk
2023.06.04.07:39:03 Info: Adding emif_ddr4b_clk [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module emif_ddr4b_clk
2023.06.04.07:39:03 Info: Adding global_reset_in [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module global_reset_in
2023.06.04.07:39:03 Info: Adding kernel_clk_export [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module kernel_clk_export
2023.06.04.07:39:03 Info: Adding kernel_clk_in [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module kernel_clk_in
2023.06.04.07:39:03 Info: Adding kernel_interface [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module kernel_interface
2023.06.04.07:39:03 Info: Adding pipe_stage_dma_host_rd [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module pipe_stage_dma_host_rd
2023.06.04.07:39:03 Info: Adding pipe_stage_dma_host_wr [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module pipe_stage_dma_host_wr
2023.06.04.07:39:03 Info: Adding pipe_stage_host_ctrl [altera_generic_component 1.0]
2023.06.04.07:39:03 Info: Parameterizing module pipe_stage_host_ctrl
2023.06.04.07:39:03 Info: Building connections
2023.06.04.07:39:03 Info: Parameterizing connections
2023.06.04.07:39:03 Info: Validating
2023.06.04.07:39:03 Info: Done reading input file
2023.06.04.07:39:03 Warning: board.kernel_clk_export: Warnings found in IP parameterization.
2023.06.04.07:39:03 Warning: board.kernel_interface: Warnings found in IP parameterization.
2023.06.04.07:39:03 Warning: board.ddr_board.ddr4b_cross_to_host: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2023.06.04.07:39:03 Warning: board.ddr_board.ddr_board_acl_memory_bank_divider_0: Warnings found in IP parameterization.
2023.06.04.07:39:03 Warning: board.ddr_board.pipe_stage_ase: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2023.06.04.07:39:03 Warning: board.ddr_board.msgdma_bbb_inst_rd.pipe_stage_host_rd: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2023.06.04.07:39:03 Warning: board.ddr_board.msgdma_bbb_inst_rd.pipe_stage_host_wr: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2023.06.04.07:39:03 Warning: board.ddr_board.msgdma_bbb_inst_rd.host_wr: msgdma_bbb_inst_rd.host_wr must be connected to an Avalon-MM slave or exported
2023.06.04.07:39:03 Warning: board.ddr_board.msgdma_bbb_inst_wr.host_rd: msgdma_bbb_inst_wr.host_rd must be connected to an Avalon-MM slave or exported
2023.06.04.07:39:03 Warning: board.clk_200.out_clk/kernel_interface.clk: kernel_interface.clk requires 100000000Hz, but source has frequency of 200000000Hz
2023.06.04.07:39:03 Info: board: "Transforming system: board"
2023.06.04.07:39:03 Info: Interconnect is inserted between master ddr_board.host_wr and slave pipe_stage_dma_host_wr.s0 because the master has address signal 49 bit wide, but the slave is 48 bit wide.
2023.06.04.07:39:03 Info: board: "Naming system components in system: board"
2023.06.04.07:39:03 Info: board: "Processing generation queue"
2023.06.04.07:39:03 Info: board: "Generating: board"
2023.06.04.07:39:03 Info: board: "Generating: board_afu_id_avmm_slave_0"
2023.06.04.07:39:03 Info: board: "Generating: board_irq_ctrl_0"
2023.06.04.07:39:03 Info: board: "Generating: board_clk_200"
2023.06.04.07:39:03 Info: board: "Generating: board_clock_bridge_0"
2023.06.04.07:39:03 Info: board: "Generating: board_clock_bridge_1"
2023.06.04.07:39:03 Info: board: "Generating: board_global_reset_in"
2023.06.04.07:39:03 Info: board: "Generating: board_kernel_clk_export"
2023.06.04.07:39:03 Info: board: "Generating: board_kernel_clk_in"
2023.06.04.07:39:03 Info: board: "Generating: board_kernel_interface"
2023.06.04.07:39:03 Info: board: "Generating: pipe_stage_msgdma_csr_0"
2023.06.04.07:39:03 Info: board: "Generating: pipe_stage_dma_host_rd_0"
2023.06.04.07:39:03 Info: board: "Generating: board_pipe_stage_host_ctrl"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_mm_interconnect_191_plnkcii"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_mm_interconnect_191_qqmhvsy"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_irq_mapper_191_vnrcumq"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_irq_clock_crosser_191_4qcttxy"
2023.06.04.07:39:03 Info: board: "Generating: altera_reset_controller"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_merlin_master_translator_191_g7h47bq"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_merlin_slave_translator_191_x56fcki"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_merlin_master_agent_191_mpbm6tq"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_merlin_slave_agent_191_ncfkfri"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_avalon_sc_fifo_191_e5eqkcq"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_merlin_router_191_qdcstwy"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_merlin_router_191_ymmgbda"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_merlin_router_191_p7j7u6q"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_merlin_traffic_limiter_191_kcba44q"
2023.06.04.07:39:03 Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
2023.06.04.07:39:03 Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_merlin_burst_adapter_191_32tg2fa"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_merlin_demultiplexer_191_lgtc25y"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_merlin_multiplexer_191_2bsc4nq"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_merlin_demultiplexer_191_wkeid3i"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_merlin_multiplexer_191_lg6qpai"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_merlin_width_adapter_191_vfugsvi"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_merlin_width_adapter_191_w5iwv2q"
2023.06.04.07:39:03 Info: board: "Generating: altera_avalon_st_pipeline_stage"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_merlin_traffic_limiter_191_eiui2ey"
2023.06.04.07:39:03 Info: board: "Generating: board_altera_merlin_traffic_limiter_191_obycr2q"
2023.06.04.07:39:03 Info: board: "Generating: board_alt_hiconnect_sc_fifo_191_7qtmpqq"
2023.06.04.07:39:03 Info: board: Done "board" with 39 modules, 53 files
2023.06.04.07:39:03 Info: qsys-generate succeeded.
2023.06.04.07:39:03 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:04 Info: 
2023.06.04.07:39:04 Info: 
2023.06.04.07:39:04 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0/ddr_board_mm_clock_crossing_bridge_0_generation.rpt
2023.06.04.07:39:04 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:04 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:04 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:04 Info: ddr_board_mm_clock_crossing_bridge_0: "Transforming system: ddr_board_mm_clock_crossing_bridge_0"
2023.06.04.07:39:04 Info: ddr_board_mm_clock_crossing_bridge_0: "Naming system components in system: ddr_board_mm_clock_crossing_bridge_0"
2023.06.04.07:39:04 Info: ddr_board_mm_clock_crossing_bridge_0: "Processing generation queue"
2023.06.04.07:39:04 Info: ddr_board_mm_clock_crossing_bridge_0: "Generating: ddr_board_mm_clock_crossing_bridge_0"
2023.06.04.07:39:04 Info: ddr_board_mm_clock_crossing_bridge_0: "Generating: ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq"
2023.06.04.07:39:04 Info: ddr_board_mm_clock_crossing_bridge_0: Done "ddr_board_mm_clock_crossing_bridge_0" with 2 modules, 6 files
2023.06.04.07:39:04 Info: qsys-generate succeeded.
2023.06.04.07:39:04 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:04 Info: 
2023.06.04.07:39:04 Info: 
2023.06.04.07:39:04 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_kernel_clk_export/board_kernel_clk_export_generation.rpt
2023.06.04.07:39:04 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:04 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:04 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_kernel_clk_export.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_kernel_clk_export --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:04 Warning: board_kernel_clk_export.kernel_clk_export: The input clock frequency must be known or set by the parent if this is a subsystem.
2023.06.04.07:39:04 Info: board_kernel_clk_export: "Transforming system: board_kernel_clk_export"
2023.06.04.07:39:04 Info: board_kernel_clk_export: "Naming system components in system: board_kernel_clk_export"
2023.06.04.07:39:04 Info: board_kernel_clk_export: "Processing generation queue"
2023.06.04.07:39:04 Info: board_kernel_clk_export: "Generating: board_kernel_clk_export"
2023.06.04.07:39:04 Info: board_kernel_clk_export: Done "board_kernel_clk_export" with 1 modules, 1 files
2023.06.04.07:39:04 Info: qsys-generate succeeded.
2023.06.04.07:39:04 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:04 Info: 
2023.06.04.07:39:04 Info: 
2023.06.04.07:39:04 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_3/ddr_board_mm_bridge_3_generation.rpt
2023.06.04.07:39:04 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:04 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:04 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_3.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_3 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:04 Info: ddr_board_mm_bridge_3: "Transforming system: ddr_board_mm_bridge_3"
2023.06.04.07:39:04 Info: ddr_board_mm_bridge_3: "Naming system components in system: ddr_board_mm_bridge_3"
2023.06.04.07:39:04 Info: ddr_board_mm_bridge_3: "Processing generation queue"
2023.06.04.07:39:04 Info: ddr_board_mm_bridge_3: "Generating: ddr_board_mm_bridge_3"
2023.06.04.07:39:04 Info: ddr_board_mm_bridge_3: "Generating: ddr_board_mm_bridge_3_altera_avalon_mm_bridge_191_45tnyma"
2023.06.04.07:39:04 Info: ddr_board_mm_bridge_3: Done "ddr_board_mm_bridge_3" with 2 modules, 2 files
2023.06.04.07:39:04 Info: qsys-generate succeeded.
2023.06.04.07:39:04 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:05 Info: 
2023.06.04.07:39:05 Info: 
2023.06.04.07:39:05 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_pipe_stage_host_ctrl/board_pipe_stage_host_ctrl_generation.rpt
2023.06.04.07:39:05 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:05 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:05 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_pipe_stage_host_ctrl.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_pipe_stage_host_ctrl --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:05 Info: board_pipe_stage_host_ctrl: "Transforming system: board_pipe_stage_host_ctrl"
2023.06.04.07:39:05 Info: board_pipe_stage_host_ctrl: "Naming system components in system: board_pipe_stage_host_ctrl"
2023.06.04.07:39:05 Info: board_pipe_stage_host_ctrl: "Processing generation queue"
2023.06.04.07:39:05 Info: board_pipe_stage_host_ctrl: "Generating: board_pipe_stage_host_ctrl"
2023.06.04.07:39:05 Info: board_pipe_stage_host_ctrl: "Generating: board_pipe_stage_host_ctrl_altera_avalon_mm_bridge_191_x6qdesi"
2023.06.04.07:39:05 Info: board_pipe_stage_host_ctrl: Done "board_pipe_stage_host_ctrl" with 2 modules, 2 files
2023.06.04.07:39:05 Info: qsys-generate succeeded.
2023.06.04.07:39:05 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:05 Info: 
2023.06.04.07:39:05 Info: 
2023.06.04.07:39:05 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2/ddr_board_mm_clock_crossing_bridge_2_generation.rpt
2023.06.04.07:39:05 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:05 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:05 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:05 Info: ddr_board_mm_clock_crossing_bridge_2: "Transforming system: ddr_board_mm_clock_crossing_bridge_2"
2023.06.04.07:39:05 Info: ddr_board_mm_clock_crossing_bridge_2: "Naming system components in system: ddr_board_mm_clock_crossing_bridge_2"
2023.06.04.07:39:05 Info: ddr_board_mm_clock_crossing_bridge_2: "Processing generation queue"
2023.06.04.07:39:05 Info: ddr_board_mm_clock_crossing_bridge_2: "Generating: ddr_board_mm_clock_crossing_bridge_2"
2023.06.04.07:39:05 Info: ddr_board_mm_clock_crossing_bridge_2: "Generating: ddr_board_mm_clock_crossing_bridge_2_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq"
2023.06.04.07:39:05 Info: ddr_board_mm_clock_crossing_bridge_2: Done "ddr_board_mm_clock_crossing_bridge_2" with 2 modules, 6 files
2023.06.04.07:39:05 Info: qsys-generate succeeded.
2023.06.04.07:39:05 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:06 Info: 
2023.06.04.07:39:06 Info: 
2023.06.04.07:39:06 Info: ase: All Generic Component instances match their respective ip files.
2023.06.04.07:39:06 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ase/ase_generation.rpt
2023.06.04.07:39:06 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:06 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:06 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ase.qsys --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ase --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:06 Info: Loading build/ase.qsys
2023.06.04.07:39:06 Info: Reading input file
2023.06.04.07:39:06 Info: Adding address_span_extender_0 [altera_generic_component 1.0]
2023.06.04.07:39:06 Info: Parameterizing module address_span_extender_0
2023.06.04.07:39:06 Info: Adding afu_id_avmm_slave_0 [altera_generic_component 1.0]
2023.06.04.07:39:06 Info: Parameterizing module afu_id_avmm_slave_0
2023.06.04.07:39:06 Info: Adding ase_avmm_pipe_0 [altera_generic_component 1.0]
2023.06.04.07:39:06 Info: Parameterizing module ase_avmm_pipe_0
2023.06.04.07:39:06 Info: Adding clock_in [altera_generic_component 1.0]
2023.06.04.07:39:06 Info: Parameterizing module clock_in
2023.06.04.07:39:06 Info: Adding reset_in [altera_generic_component 1.0]
2023.06.04.07:39:06 Info: Parameterizing module reset_in
2023.06.04.07:39:06 Info: Building connections
2023.06.04.07:39:06 Info: Parameterizing connections
2023.06.04.07:39:06 Info: Validating
2023.06.04.07:39:06 Info: Done reading input file
2023.06.04.07:39:06 Warning: ase.clock_in: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2023.06.04.07:39:06 Info: ase: "Transforming system: ase"
2023.06.04.07:39:06 Info: ase: "Naming system components in system: ase"
2023.06.04.07:39:06 Info: ase: "Processing generation queue"
2023.06.04.07:39:06 Info: ase: "Generating: ase"
2023.06.04.07:39:06 Info: ase: "Generating: ase_address_span_extender_0"
2023.06.04.07:39:06 Info: ase: "Generating: ase_afu_id_avmm_slave_0"
2023.06.04.07:39:06 Info: ase: "Generating: ase_mm_bridge_0"
2023.06.04.07:39:06 Info: ase: "Generating: ase_clock_in"
2023.06.04.07:39:06 Info: ase: "Generating: ase_reset_in"
2023.06.04.07:39:06 Info: ase: "Generating: ase_altera_mm_interconnect_191_qnam65i"
2023.06.04.07:39:06 Info: ase: "Generating: altera_reset_controller"
2023.06.04.07:39:06 Info: ase: "Generating: ase_altera_merlin_master_translator_191_g7h47bq"
2023.06.04.07:39:06 Info: ase: "Generating: ase_altera_merlin_slave_translator_191_x56fcki"
2023.06.04.07:39:06 Info: ase: "Generating: ase_altera_merlin_master_agent_191_mpbm6tq"
2023.06.04.07:39:06 Info: ase: "Generating: ase_altera_merlin_slave_agent_191_ncfkfri"
2023.06.04.07:39:06 Info: ase: "Generating: ase_altera_avalon_sc_fifo_191_e5eqkcq"
2023.06.04.07:39:06 Info: ase: "Generating: ase_altera_merlin_router_191_5ynji2a"
2023.06.04.07:39:06 Info: ase: "Generating: ase_altera_merlin_router_191_ufvzb3a"
2023.06.04.07:39:06 Info: ase: "Generating: ase_altera_merlin_router_191_7pqg3ia"
2023.06.04.07:39:06 Info: ase: "Generating: ase_altera_merlin_traffic_limiter_191_kcba44q"
2023.06.04.07:39:06 Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
2023.06.04.07:39:06 Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
2023.06.04.07:39:06 Info: ase: "Generating: ase_altera_merlin_demultiplexer_191_vvvok5y"
2023.06.04.07:39:06 Info: ase: "Generating: ase_altera_merlin_multiplexer_191_oexvttq"
2023.06.04.07:39:06 Info: ase: "Generating: ase_altera_merlin_demultiplexer_191_ys6zx5a"
2023.06.04.07:39:06 Info: ase: "Generating: ase_altera_merlin_multiplexer_191_jnfoxei"
2023.06.04.07:39:06 Info: ase: "Generating: ase_altera_merlin_width_adapter_191_dr5bt7a"
2023.06.04.07:39:06 Info: ase: "Generating: ase_altera_merlin_width_adapter_191_hpofrwy"
2023.06.04.07:39:06 Info: ase: "Generating: ase_altera_merlin_traffic_limiter_191_5digumi"
2023.06.04.07:39:06 Info: ase: "Generating: ase_altera_merlin_traffic_limiter_191_ugfb2ya"
2023.06.04.07:39:06 Info: ase: "Generating: ase_alt_hiconnect_sc_fifo_191_7qtmpqq"
2023.06.04.07:39:06 Info: ase: Done "ase" with 26 modules, 38 files
2023.06.04.07:39:06 Info: qsys-generate succeeded.
2023.06.04.07:39:06 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:06 Info: 
2023.06.04.07:39:06 Info: 
2023.06.04.07:39:06 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_6/ddr_board_mm_bridge_6_generation.rpt
2023.06.04.07:39:06 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:06 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:06 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_6.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_6 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:06 Info: ddr_board_mm_bridge_6: "Transforming system: ddr_board_mm_bridge_6"
2023.06.04.07:39:06 Info: ddr_board_mm_bridge_6: "Naming system components in system: ddr_board_mm_bridge_6"
2023.06.04.07:39:06 Info: ddr_board_mm_bridge_6: "Processing generation queue"
2023.06.04.07:39:06 Info: ddr_board_mm_bridge_6: "Generating: ddr_board_mm_bridge_6"
2023.06.04.07:39:06 Info: ddr_board_mm_bridge_6: "Generating: ddr_board_mm_bridge_6_altera_avalon_mm_bridge_191_o6ohchy"
2023.06.04.07:39:06 Info: ddr_board_mm_bridge_6: Done "ddr_board_mm_bridge_6" with 2 modules, 2 files
2023.06.04.07:39:06 Info: qsys-generate succeeded.
2023.06.04.07:39:06 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:06 Info: 
2023.06.04.07:39:06 Info: 
2023.06.04.07:39:06 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_clock_bridge_1/ddr_board_clock_bridge_1_generation.rpt
2023.06.04.07:39:06 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:06 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:06 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_clock_bridge_1.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_clock_bridge_1 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:06 Info: ddr_board_clock_bridge_1: "Transforming system: ddr_board_clock_bridge_1"
2023.06.04.07:39:06 Info: ddr_board_clock_bridge_1: "Naming system components in system: ddr_board_clock_bridge_1"
2023.06.04.07:39:06 Info: ddr_board_clock_bridge_1: "Processing generation queue"
2023.06.04.07:39:06 Info: ddr_board_clock_bridge_1: "Generating: ddr_board_clock_bridge_1"
2023.06.04.07:39:06 Info: ddr_board_clock_bridge_1: Done "ddr_board_clock_bridge_1" with 1 modules, 1 files
2023.06.04.07:39:06 Info: qsys-generate succeeded.
2023.06.04.07:39:06 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:06 Info: 
2023.06.04.07:39:06 Info: 
2023.06.04.07:39:06 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_magic_number_rom_0/msgdma_bbb_magic_number_rom_0_generation.rpt
2023.06.04.07:39:06 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:06 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:06 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_magic_number_rom_0.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_magic_number_rom_0 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:06 Info: msgdma_bbb_magic_number_rom_0: "Transforming system: msgdma_bbb_magic_number_rom_0"
2023.06.04.07:39:06 Info: msgdma_bbb_magic_number_rom_0: "Naming system components in system: msgdma_bbb_magic_number_rom_0"
2023.06.04.07:39:06 Info: msgdma_bbb_magic_number_rom_0: "Processing generation queue"
2023.06.04.07:39:06 Info: msgdma_bbb_magic_number_rom_0: "Generating: msgdma_bbb_magic_number_rom_0"
2023.06.04.07:39:06 Info: msgdma_bbb_magic_number_rom_0: "Generating: magic_number_rom"
2023.06.04.07:39:06 Info: msgdma_bbb_magic_number_rom_0: Done "msgdma_bbb_magic_number_rom_0" with 2 modules, 2 files
2023.06.04.07:39:06 Info: qsys-generate succeeded.
2023.06.04.07:39:06 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:07 Info: 
2023.06.04.07:39:07 Info: 
2023.06.04.07:39:07 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_clock_bridge_0/ddr_board_clock_bridge_0_generation.rpt
2023.06.04.07:39:07 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:07 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:07 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_clock_bridge_0.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_clock_bridge_0 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:07 Info: ddr_board_clock_bridge_0: "Transforming system: ddr_board_clock_bridge_0"
2023.06.04.07:39:07 Info: ddr_board_clock_bridge_0: "Naming system components in system: ddr_board_clock_bridge_0"
2023.06.04.07:39:07 Info: ddr_board_clock_bridge_0: "Processing generation queue"
2023.06.04.07:39:07 Info: ddr_board_clock_bridge_0: "Generating: ddr_board_clock_bridge_0"
2023.06.04.07:39:07 Info: ddr_board_clock_bridge_0: Done "ddr_board_clock_bridge_0" with 1 modules, 1 files
2023.06.04.07:39:07 Info: qsys-generate succeeded.
2023.06.04.07:39:07 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:07 Info: 
2023.06.04.07:39:07 Info: 
2023.06.04.07:39:07 Info: Saving generation log to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/pipe_stage_dma_host_rd_0/pipe_stage_dma_host_rd_0_generation.rpt
2023.06.04.07:39:07 Info: Generated by version: 19.2 build 57
2023.06.04.07:39:07 Info: Starting: Create HDL design files for synthesis
2023.06.04.07:39:07 Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/pipe_stage_dma_host_rd_0.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/pipe_stage_dma_host_rd_0 --family="Arria 10" --part=10AX115N2F40E2LG
2023.06.04.07:39:07 Info: pipe_stage_dma_host_rd_0: "Transforming system: pipe_stage_dma_host_rd_0"
2023.06.04.07:39:07 Info: pipe_stage_dma_host_rd_0: "Naming system components in system: pipe_stage_dma_host_rd_0"
2023.06.04.07:39:07 Info: pipe_stage_dma_host_rd_0: "Processing generation queue"
2023.06.04.07:39:07 Info: pipe_stage_dma_host_rd_0: "Generating: pipe_stage_dma_host_rd_0"
2023.06.04.07:39:07 Info: pipe_stage_dma_host_rd_0: "Generating: pipe_stage_dma_host_rd_0_altera_avalon_mm_bridge_191_o6ohchy"
2023.06.04.07:39:07 Info: pipe_stage_dma_host_rd_0: Done "pipe_stage_dma_host_rd_0" with 2 modules, 2 files
2023.06.04.07:39:07 Info: qsys-generate succeeded.
2023.06.04.07:39:07 Info: Finished: Create HDL design files for synthesis
2023.06.04.07:39:07 Info: Finished: Platform Designer system generation
2023.06.04.07:39:08 Info: Searching board.qsys for referenced ip or qsys files
2023.06.04.07:39:08 Info: Starting library initialization
2023.06.04.07:39:10 Info: Finished initializing library
2023.06.04.07:39:12 Info: Searching board for referenced ip or qsys files
2023.06.04.07:39:12 Info: Device: 10AX115N2F40E2LG Device Family: Arria 10
2023.06.04.07:39:12 Info: 	Found board_afu_id_avmm_slave_0.ip
2023.06.04.07:39:12 Info: 	Found board_irq_ctrl_0.ip
2023.06.04.07:39:12 Info: 	Found board_clk_200.ip
2023.06.04.07:39:12 Info: 	Found ddr_board.qsys
2023.06.04.07:39:12 Info: 	Found board_clock_bridge_0.ip
2023.06.04.07:39:12 Info: 	Found board_clock_bridge_1.ip
2023.06.04.07:39:12 Info: 	Found board_global_reset_in.ip
2023.06.04.07:39:12 Info: 	Found board_kernel_clk_export.ip
2023.06.04.07:39:12 Info: 	Found board_kernel_clk_in.ip
2023.06.04.07:39:12 Info: 	Found board_kernel_interface.ip
2023.06.04.07:39:12 Info: 	Found pipe_stage_msgdma_csr_0.ip
2023.06.04.07:39:12 Info: 	Found pipe_stage_dma_host_rd_0.ip
2023.06.04.07:39:12 Info: 	Found board_pipe_stage_host_ctrl.ip
2023.06.04.07:39:12 Info: Searching board_clk_200 for referenced ip or qsys files
2023.06.04.07:39:12 Info: Searching board_clock_bridge_0 for referenced ip or qsys files
2023.06.04.07:39:12 Info: Searching board_clock_bridge_1 for referenced ip or qsys files
2023.06.04.07:39:12 Info: Searching board_afu_id_avmm_slave_0 for referenced ip or qsys files
2023.06.04.07:39:12 Info: Searching board_kernel_clk_export for referenced ip or qsys files
2023.06.04.07:39:12 Info: Searching pipe_stage_msgdma_csr_0 for referenced ip or qsys files
2023.06.04.07:39:12 Info: Searching pipe_stage_dma_host_rd_0 for referenced ip or qsys files
2023.06.04.07:39:12 Info: Searching board_pipe_stage_host_ctrl for referenced ip or qsys files
2023.06.04.07:39:12 Info: Searching board_irq_ctrl_0 for referenced ip or qsys files
2023.06.04.07:39:12 Info: Searching board_global_reset_in for referenced ip or qsys files
2023.06.04.07:39:13 Info: Searching board_kernel_interface for referenced ip or qsys files
2023.06.04.07:39:13 Info: Searching ddr_board for referenced ip or qsys files
2023.06.04.07:39:13 Info: 	Found ase.qsys
2023.06.04.07:39:13 Info: 	Found ddr_board_mm_clock_crossing_bridge_1.ip
2023.06.04.07:39:13 Info: 	Found ddr_board_mm_clock_crossing_bridge_0.ip
2023.06.04.07:39:13 Info: 	Found ddr_board_mm_bridge_2.ip
2023.06.04.07:39:13 Info: 	Found ddr_board_mm_bridge_3.ip
2023.06.04.07:39:13 Info: 	Found ddr_board_mm_clock_crossing_bridge_4.ip
2023.06.04.07:39:13 Info: 	Found ddr_board_mm_clock_crossing_bridge_2.ip
2023.06.04.07:39:13 Info: 	Found ddr_board_mm_bridge_4.ip
2023.06.04.07:39:13 Info: 	Found ddr_board_mm_bridge_5.ip
2023.06.04.07:39:13 Info: 	Found ddr_board_acl_memory_bank_divider_0.ip
2023.06.04.07:39:13 Info: 	Found ddr_board_clock_bridge_0.ip
2023.06.04.07:39:13 Info: 	Found ddr_board_clock_bridge_1.ip
2023.06.04.07:39:13 Info: 	Found ddr_board_mm_bridge_6.ip
2023.06.04.07:39:13 Info: 	Found ddr_board_mm_bridge_7.ip
2023.06.04.07:39:13 Info: 	Found ddr_board_reset_bridge_0.ip
2023.06.04.07:39:13 Info: 	Found ddr_clk.ip
2023.06.04.07:39:13 Info: 	Found kernel_clk.ip
2023.06.04.07:39:13 Info: 	Found ddr_board_reset_bridge_1.ip
2023.06.04.07:39:13 Info: 	Found msgdma_bbb.qsys
2023.06.04.07:39:13 Info: 	Found msgdma_bbb.qsys
2023.06.04.07:39:13 Info: 	Found ddr_board_afu_id_avmm_slave_0.ip
2023.06.04.07:39:13 Info: 	Found ddr4b_pipe_to_bankdiv_0.ip
2023.06.04.07:39:13 Info: Searching board_kernel_clk_in for referenced ip or qsys files
2023.06.04.07:39:13 Info: Searching ddr_clk for referenced ip or qsys files
2023.06.04.07:39:13 Info: Searching ddr4b_pipe_to_bankdiv_0 for referenced ip or qsys files
2023.06.04.07:39:13 Info: Searching ddr_board_mm_bridge_7 for referenced ip or qsys files
2023.06.04.07:39:13 Info: Searching ddr_board_mm_bridge_6 for referenced ip or qsys files
2023.06.04.07:39:13 Info: Searching ase for referenced ip or qsys files
2023.06.04.07:39:13 Info: 	Found ase_address_span_extender_0.ip
2023.06.04.07:39:13 Info: 	Found ase_afu_id_avmm_slave_0.ip
2023.06.04.07:39:13 Info: 	Found ase_mm_bridge_0.ip
2023.06.04.07:39:13 Info: 	Found ase_clock_in.ip
2023.06.04.07:39:13 Info: 	Found ase_reset_in.ip
2023.06.04.07:39:13 Info: Searching kernel_clk for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching ddr_board_acl_memory_bank_divider_0 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching ddr_board_afu_id_avmm_slave_0 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching ddr_board_mm_clock_crossing_bridge_1 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching ddr_board_mm_clock_crossing_bridge_2 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching ddr_board_mm_clock_crossing_bridge_0 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching ddr_board_mm_bridge_2 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching ddr_board_mm_clock_crossing_bridge_4 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching ddr_board_mm_bridge_3 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching ddr_board_reset_bridge_0 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching ddr_board_mm_bridge_4 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching ddr_board_mm_bridge_5 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching ddr_board_reset_bridge_1 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching msgdma_bbb for referenced ip or qsys files
2023.06.04.07:39:14 Info: 	Found msgdma_bbb_clk.ip
2023.06.04.07:39:14 Info: 	Found msgdma_bbb_csr.ip
2023.06.04.07:39:14 Info: 	Found dma_core_dma_read_master.ip
2023.06.04.07:39:14 Info: 	Found dma_core_dma_write_master.ip
2023.06.04.07:39:14 Info: 	Found msgdma_bbb_magic_number_rom_0.ip
2023.06.04.07:39:14 Info: 	Found dma_core_modular_sgdma_dispatcher_0.ip
2023.06.04.07:39:14 Info: 	Found msgdma_bbb_afu_id_avmm_slave_0.ip
2023.06.04.07:39:14 Info: 	Found dma_core_pipe_stage_dma_read.ip
2023.06.04.07:39:14 Info: 	Found dma_core_pipe_stage_dma_write.ip
2023.06.04.07:39:14 Info: 	Found msgdma_bbb_pipe_stage_m.ip
2023.06.04.07:39:14 Info: 	Found msgdma_bbb_mm_bridge_1.ip
2023.06.04.07:39:14 Info: 	Found msgdma_bbb_mm_bridge_0.ip
2023.06.04.07:39:14 Info: Searching ddr_board_clock_bridge_1 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching ddr_board_clock_bridge_0 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching ase_mm_bridge_0 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching ase_clock_in for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching ase_reset_in for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching ase_afu_id_avmm_slave_0 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching ase_address_span_extender_0 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching dma_core_dma_read_master for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching dma_core_pipe_stage_dma_write for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching msgdma_bbb_magic_number_rom_0 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching msgdma_bbb_clk for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching dma_core_pipe_stage_dma_read for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching msgdma_bbb_csr for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching msgdma_bbb_pipe_stage_m for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching dma_core_modular_sgdma_dispatcher_0 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching msgdma_bbb_afu_id_avmm_slave_0 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching msgdma_bbb_mm_bridge_0 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching msgdma_bbb_mm_bridge_1 for referenced ip or qsys files
2023.06.04.07:39:14 Info: Searching dma_core_dma_write_master for referenced ip or qsys files
2023.06.04.07:39:14 Info: Search complete
2023.06.04.07:39:14 Info: Adding all files to /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/dcp revision afu_opencl_kernel.
2023.06.04.07:39:15 Info: Done adding files.
------------------------------------------------

    while executing
"qexec "bash build/run.sh $revision_name""
    ("default" arm line 9)
    invoked from within
"switch $tcl_platform(platform) {
  windows {
    post_message -type error "Full compiles to generate hardware for the FPGA are available on supported ..."
    (file "build/entry.tcl" line 20)
------------------------------------------------
