// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_rxAppMemDataRead (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxBufferReadData_V_data_V_dout,
        rxBufferReadData_V_data_V_empty_n,
        rxBufferReadData_V_data_V_read,
        rxBufferReadData_V_keep_V_dout,
        rxBufferReadData_V_keep_V_empty_n,
        rxBufferReadData_V_keep_V_read,
        rxBufferReadData_V_last_V_dout,
        rxBufferReadData_V_last_V_empty_n,
        rxBufferReadData_V_last_V_read,
        rxDataRsp_V_data_V_din,
        rxDataRsp_V_data_V_full_n,
        rxDataRsp_V_data_V_write,
        rxDataRsp_V_keep_V_din,
        rxDataRsp_V_keep_V_full_n,
        rxDataRsp_V_keep_V_write,
        rxDataRsp_V_last_V_din,
        rxDataRsp_V_last_V_full_n,
        rxDataRsp_V_last_V_write,
        rxAppDoubleAccess_V_V_dout,
        rxAppDoubleAccess_V_V_empty_n,
        rxAppDoubleAccess_V_V_read
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv7_3F = 7'b111111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv26_0 = 26'b00000000000000000000000000;
parameter    ap_const_lv7_41 = 7'b1000001;
parameter    ap_const_lv64_FFFFFFFFFFFFFFFF = 64'b1111111111111111111111111111111111111111111111111111111111111111;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv5_9 = 5'b1001;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] rxBufferReadData_V_data_V_dout;
input   rxBufferReadData_V_data_V_empty_n;
output   rxBufferReadData_V_data_V_read;
input  [7:0] rxBufferReadData_V_keep_V_dout;
input   rxBufferReadData_V_keep_V_empty_n;
output   rxBufferReadData_V_keep_V_read;
input  [0:0] rxBufferReadData_V_last_V_dout;
input   rxBufferReadData_V_last_V_empty_n;
output   rxBufferReadData_V_last_V_read;
output  [63:0] rxDataRsp_V_data_V_din;
input   rxDataRsp_V_data_V_full_n;
output   rxDataRsp_V_data_V_write;
output  [7:0] rxDataRsp_V_keep_V_din;
input   rxDataRsp_V_keep_V_full_n;
output   rxDataRsp_V_keep_V_write;
output  [0:0] rxDataRsp_V_last_V_din;
input   rxDataRsp_V_last_V_full_n;
output   rxDataRsp_V_last_V_write;
input  [0:0] rxAppDoubleAccess_V_V_dout;
input   rxAppDoubleAccess_V_V_empty_n;
output   rxAppDoubleAccess_V_V_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[63:0] rxDataRsp_V_data_V_din;
reg[7:0] rxDataRsp_V_keep_V_din;
reg[0:0] rxDataRsp_V_last_V_din;
reg rxAppDoubleAccess_V_V_read;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_20;
reg   [2:0] rxAppState = 3'b000;
reg   [0:0] rxAppDoubleAccessFlag_V = 1'b0;
reg   [63:0] rxAppMemRdRxWord_data_V = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [3:0] rxAppMemRdOffset_V = 4'b0000;
reg   [4:0] rxAppOffsetBuffer_V = 5'b00000;
reg   [0:0] tmp_23_phi_fu_242_p4;
wire    rxDataRsp_V_data_V1_status;
wire   [0:0] grp_nbwritereq_fu_176_p5;
wire    rxBufferReadData_V_data_V0_status;
wire   [0:0] grp_nbreadreq_fu_202_p5;
wire   [0:0] tmp_22_fu_2164_p2;
wire   [0:0] tmp_nbreadreq_fu_225_p3;
wire   [0:0] tmp_25_fu_2310_p2;
reg    ap_sig_bdd_165;
wire   [0:0] tmp_21_fu_1239_p2;
wire   [7:0] agg_result_V_1_7_i2_fu_1449_p3;
reg   [7:0] tmp_24_phi_fu_253_p4;
reg   [2:0] storemerge_phi_fu_263_p4;
reg   [0:0] tmp_last_V_6_phi_fu_274_p4;
reg   [7:0] tmp_keep_V_9_phi_fu_286_p4;
reg   [0:0] tmp_last_V_5_phi_fu_298_p6;
wire   [0:0] tmp_20_fu_1817_p2;
wire   [7:0] agg_result_V_1_7_i_fu_2027_p3;
reg   [7:0] tmp_keep_V_8_phi_fu_313_p6;
reg   [2:0] storemerge1_phi_fu_327_p6;
reg   [2:0] storemerge2_phi_fu_341_p4;
reg   [2:0] storemerge3_phi_fu_352_p4;
reg    rxDataRsp_V_data_V1_update;
wire   [63:0] p_Result_14_fu_828_p2;
wire   [63:0] p_Result_12_fu_1086_p2;
wire   [63:0] p_Result_8_fu_1664_p2;
wire   [7:0] tmp_keep_V_fu_714_p3;
reg    rxBufferReadData_V_data_V0_update;
wire   [3:0] agg_result_V_0_tmp_2_7_i1_fu_2150_p3;
wire   [3:0] agg_result_V_0_tmp_2_7_i_fu_2290_p3;
wire  signed [4:0] tmp_19_fu_1217_p2;
wire  signed [4:0] tmp_16_fu_1795_p2;
wire   [3:0] grp_fu_361_p2;
wire   [0:0] icmp3_fu_744_p2;
wire   [0:0] icmp4_fu_856_p2;
wire   [6:0] Lo_assign_4_fu_731_p3;
wire   [6:0] Lo_assign_2_fu_843_p3;
wire   [3:0] tmp_32_fu_512_p1;
wire   [0:0] not_tmp_5_i1_fu_516_p2;
wire   [2:0] tmp_33_fu_526_p4;
wire   [0:0] icmp1_fu_536_p2;
wire   [1:0] tmp_26_fu_542_p3;
wire   [1:0] p_cast_i35_cast_fu_522_p1;
wire   [1:0] agg_result_V_buf_1_1_i1_fu_550_p3;
wire   [0:0] tmp_5_2_i1_fu_562_p2;
wire   [2:0] tmp_27_fu_568_p3;
wire   [2:0] agg_result_V_buf_1_1_i38_cast_s_fu_558_p1;
wire   [2:0] agg_result_V_buf_1_2_i1_fu_576_p3;
wire   [1:0] tmp_34_fu_588_p4;
wire   [3:0] tmp_35_fu_604_p3;
wire   [0:0] icmp2_fu_598_p2;
wire   [7:0] p_Result_3_i4_fu_612_p1;
wire   [7:0] agg_result_V_buf_1_2_i1_cast_fu_584_p1;
wire   [7:0] agg_result_V_buf_1_3_i1_fu_616_p3;
wire   [0:0] tmp_5_4_i1_fu_624_p2;
reg   [7:0] tmp_36_fu_630_p4;
wire   [7:0] agg_result_V_buf_1_4_i1_fu_640_p3;
wire   [0:0] tmp_5_5_i1_fu_648_p2;
reg   [7:0] tmp_37_fu_654_p4;
wire   [7:0] agg_result_V_buf_1_5_i1_fu_664_p3;
wire   [0:0] tmp_5_6_i1_fu_672_p2;
reg   [7:0] tmp_38_fu_678_p4;
wire   [7:0] agg_result_V_buf_1_6_i1_fu_688_p3;
wire   [0:0] tmp_39_fu_696_p3;
reg   [7:0] tmp_40_fu_704_p4;
wire   [0:0] grp_fu_366_p3;
wire   [25:0] tmp_42_fu_740_p1;
wire   [6:0] tmp_44_fu_750_p2;
wire   [6:0] grp_fu_383_p2;
reg   [63:0] grp_fu_374_p4;
wire   [6:0] tmp_47_fu_756_p3;
wire   [6:0] tmp_49_fu_772_p3;
wire   [6:0] tmp_50_fu_780_p2;
wire   [63:0] tmp_48_fu_764_p3;
wire   [63:0] tmp_51_fu_786_p1;
wire   [63:0] tmp_52_fu_790_p1;
wire   [63:0] tmp_53_fu_794_p2;
wire   [63:0] tmp_54_fu_800_p2;
wire   [6:0] tmp_1_fu_723_p3;
wire   [6:0] tmp_56_fu_812_p2;
wire   [63:0] tmp_57_fu_818_p1;
wire   [63:0] p_Result_13_fu_806_p2;
wire   [63:0] tmp_58_fu_822_p2;
wire   [25:0] tmp_107_fu_852_p1;
wire   [6:0] tmp_109_fu_862_p2;
wire   [6:0] grp_fu_394_p2;
wire   [6:0] tmp_112_fu_868_p3;
wire   [6:0] tmp_114_fu_884_p3;
wire   [6:0] tmp_115_fu_892_p2;
wire   [63:0] tmp_113_fu_876_p3;
wire   [63:0] tmp_116_fu_898_p1;
wire   [63:0] tmp_117_fu_902_p1;
wire   [63:0] tmp_118_fu_906_p2;
wire   [63:0] tmp_119_fu_912_p2;
wire   [6:0] Lo_assign_3_fu_835_p3;
wire   [6:0] tmp_121_fu_924_p2;
wire   [63:0] tmp_122_fu_930_p1;
wire   [63:0] p_Result_9_fu_918_p2;
wire   [63:0] tmp_123_fu_934_p2;
wire   [6:0] tmp_125_fu_946_p2;
wire   [63:0] tmp_126_fu_952_p1;
wire   [63:0] tmp_127_fu_956_p2;
wire   [0:0] grp_fu_420_p3;
wire   [25:0] tmp_130_fu_968_p1;
wire   [0:0] icmp5_fu_972_p2;
wire   [6:0] tmp_131_fu_978_p2;
wire   [6:0] Lo_assign_3_op_fu_1000_p2;
wire   [6:0] tmp_133_fu_992_p3;
wire   [6:0] tmp_132_fu_984_p3;
wire   [6:0] tmp_134_fu_1006_p3;
wire   [63:0] p_Result_11_fu_962_p2;
wire   [63:0] tmp_135_fu_1014_p1;
wire   [63:0] tmp_138_fu_1026_p2;
reg   [63:0] tmp_139_fu_1032_p4;
wire   [63:0] tmp_136_fu_1018_p1;
wire   [63:0] tmp_137_fu_1022_p1;
wire   [63:0] tmp_141_fu_1050_p2;
wire   [63:0] tmp_142_fu_1056_p2;
wire   [63:0] p_demorgan_fu_1062_p2;
wire   [63:0] p_Result_10_fu_940_p2;
wire   [63:0] tmp_143_fu_1068_p2;
wire   [63:0] tmp_140_fu_1042_p3;
wire   [63:0] tmp_144_fu_1074_p2;
wire   [63:0] tmp_145_fu_1080_p2;
wire   [0:0] tmp_147_fu_1093_p1;
wire   [0:0] grp_fu_427_p3;
wire   [1:0] tmp_2_1_i3_fu_1101_p3;
wire   [1:0] agg_result_V_buf_0_tmp_2_i61_c_fu_1097_p1;
wire   [1:0] agg_result_V_buf_0_tmp_2_1_i3_fu_1109_p3;
wire   [0:0] grp_fu_435_p3;
wire   [1:0] tmp_2_2_i3_fu_1117_p2;
wire   [1:0] agg_result_V_buf_0_tmp_2_2_i3_fu_1123_p3;
wire   [2:0] agg_result_V_buf_0_tmp_2_2_i6_fu_1131_p1;
wire   [0:0] grp_fu_443_p3;
wire   [2:0] tmp_2_3_i3_fu_1135_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_3_i3_fu_1141_p3;
wire   [0:0] grp_fu_451_p3;
wire   [2:0] tmp_2_4_i3_fu_1149_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_4_i3_fu_1155_p3;
wire   [0:0] grp_fu_459_p3;
wire   [2:0] tmp_2_5_i3_fu_1163_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_5_i3_fu_1169_p3;
wire   [0:0] grp_fu_467_p3;
wire   [2:0] tmp_2_6_i3_fu_1177_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_6_i3_fu_1183_p3;
wire   [3:0] agg_result_V_buf_0_tmp_2_6_i6_fu_1191_p1;
wire   [0:0] grp_fu_475_p3;
wire   [3:0] tmp_2_7_i3_fu_1195_p2;
wire   [3:0] tempCounter_V_1_fu_1201_p3;
wire   [3:0] grp_fu_483_p2;
wire  signed [4:0] tmp_32_cast_fu_1213_p1;
wire   [4:0] lhs_V_1_fu_1209_p1;
wire   [4:0] rhs_V_1_fu_1229_p1;
wire   [4:0] r_V_1_fu_1233_p2;
wire   [3:0] this_assign_8_fu_1245_p2;
wire   [0:0] not_tmp_5_i2_fu_1251_p2;
wire   [2:0] tmp_171_fu_1261_p4;
wire   [0:0] icmp8_fu_1271_p2;
wire   [1:0] tmp_30_fu_1277_p3;
wire   [1:0] p_cast_i12_cast_fu_1257_p1;
wire   [1:0] agg_result_V_buf_1_1_i2_fu_1285_p3;
wire   [0:0] tmp_5_2_i2_fu_1297_p2;
wire   [2:0] tmp_31_fu_1303_p3;
wire   [2:0] agg_result_V_buf_1_1_i15_cast_s_fu_1293_p1;
wire   [2:0] agg_result_V_buf_1_2_i2_fu_1311_p3;
wire   [1:0] tmp_172_fu_1323_p4;
wire   [3:0] tmp_173_fu_1339_p3;
wire   [0:0] icmp9_fu_1333_p2;
wire   [7:0] p_Result_3_i5_fu_1347_p1;
wire   [7:0] agg_result_V_buf_1_2_i2_cast_fu_1319_p1;
wire   [7:0] agg_result_V_buf_1_3_i2_fu_1351_p3;
wire   [0:0] tmp_5_4_i2_fu_1359_p2;
reg   [7:0] tmp_174_fu_1365_p4;
wire   [7:0] agg_result_V_buf_1_4_i2_fu_1375_p3;
wire   [0:0] tmp_5_5_i2_fu_1383_p2;
reg   [7:0] tmp_175_fu_1389_p4;
wire   [7:0] agg_result_V_buf_1_5_i2_fu_1399_p3;
wire   [0:0] tmp_5_6_i2_fu_1407_p2;
reg   [7:0] tmp_176_fu_1413_p4;
wire   [7:0] agg_result_V_buf_1_6_i2_fu_1423_p3;
wire   [0:0] tmp_177_fu_1431_p3;
reg   [7:0] tmp_178_fu_1439_p4;
wire   [6:0] Lo_assign_fu_1464_p3;
wire   [6:0] tmp_68_fu_1472_p2;
wire   [63:0] tmp_69_fu_1478_p1;
wire   [63:0] tmp_70_fu_1482_p2;
wire   [6:0] tmp_72_fu_1494_p2;
wire   [63:0] tmp_73_fu_1500_p1;
wire   [63:0] p_Result_s_fu_1488_p2;
wire   [63:0] tmp_74_fu_1504_p2;
wire   [6:0] tmp_14_fu_1516_p3;
wire   [6:0] tmp_76_fu_1524_p2;
wire   [63:0] tmp_77_fu_1530_p1;
wire   [63:0] tmp_78_fu_1534_p2;
wire   [25:0] tmp_81_fu_1546_p1;
wire   [0:0] icmp_fu_1550_p2;
wire   [6:0] tmp_82_fu_1556_p2;
wire   [6:0] Lo_assign_op_fu_1578_p2;
wire   [6:0] tmp_84_fu_1570_p3;
wire   [6:0] tmp_83_fu_1562_p3;
wire   [6:0] tmp_85_fu_1584_p3;
wire   [63:0] p_Result_7_fu_1540_p2;
wire   [63:0] tmp_86_fu_1592_p1;
wire   [63:0] tmp_89_fu_1604_p2;
reg   [63:0] tmp_90_fu_1610_p4;
wire   [63:0] tmp_87_fu_1596_p1;
wire   [63:0] tmp_88_fu_1600_p1;
wire   [63:0] tmp_92_fu_1628_p2;
wire   [63:0] tmp_93_fu_1634_p2;
wire   [63:0] p_demorgan1_fu_1640_p2;
wire   [63:0] p_Result_6_fu_1510_p2;
wire   [63:0] tmp_94_fu_1646_p2;
wire   [63:0] tmp_91_fu_1620_p3;
wire   [63:0] tmp_95_fu_1652_p2;
wire   [63:0] tmp_96_fu_1658_p2;
wire   [0:0] tmp_98_fu_1671_p1;
wire   [1:0] tmp_2_1_i2_fu_1679_p3;
wire   [1:0] agg_result_V_buf_0_tmp_2_i38_c_fu_1675_p1;
wire   [1:0] agg_result_V_buf_0_tmp_2_1_i2_fu_1687_p3;
wire   [1:0] tmp_2_2_i2_fu_1695_p2;
wire   [1:0] agg_result_V_buf_0_tmp_2_2_i2_fu_1701_p3;
wire   [2:0] agg_result_V_buf_0_tmp_2_2_i5_fu_1709_p1;
wire   [2:0] tmp_2_3_i2_fu_1713_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_3_i2_fu_1719_p3;
wire   [2:0] tmp_2_4_i2_fu_1727_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_4_i2_fu_1733_p3;
wire   [2:0] tmp_2_5_i2_fu_1741_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_5_i2_fu_1747_p3;
wire   [2:0] tmp_2_6_i2_fu_1755_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_6_i2_fu_1761_p3;
wire   [3:0] agg_result_V_buf_0_tmp_2_6_i5_fu_1769_p1;
wire   [3:0] tmp_2_7_i2_fu_1773_p2;
wire   [3:0] tempCounter_V_fu_1779_p3;
wire  signed [4:0] tmp_23_cast_fu_1791_p1;
wire   [4:0] lhs_V_fu_1787_p1;
wire   [4:0] rhs_V_fu_1807_p1;
wire   [4:0] r_V_fu_1811_p2;
wire   [3:0] this_assign_7_fu_1823_p2;
wire   [0:0] not_tmp_5_i_fu_1829_p2;
wire   [2:0] tmp_163_fu_1839_p4;
wire   [0:0] icmp6_fu_1849_p2;
wire   [1:0] tmp_28_fu_1855_p3;
wire   [1:0] p_cast_i_cast_fu_1835_p1;
wire   [1:0] agg_result_V_buf_1_1_i_fu_1863_p3;
wire   [0:0] tmp_5_2_i_fu_1875_p2;
wire   [2:0] tmp_29_fu_1881_p3;
wire   [2:0] agg_result_V_buf_1_1_i_cast_ca_fu_1871_p1;
wire   [2:0] agg_result_V_buf_1_2_i_fu_1889_p3;
wire   [1:0] tmp_164_fu_1901_p4;
wire   [3:0] tmp_165_fu_1917_p3;
wire   [0:0] icmp7_fu_1911_p2;
wire   [7:0] p_Result_3_i6_fu_1925_p1;
wire   [7:0] agg_result_V_buf_1_2_i_cast_fu_1897_p1;
wire   [7:0] agg_result_V_buf_1_3_i_fu_1929_p3;
wire   [0:0] tmp_5_4_i_fu_1937_p2;
reg   [7:0] tmp_166_fu_1943_p4;
wire   [7:0] agg_result_V_buf_1_4_i_fu_1953_p3;
wire   [0:0] tmp_5_5_i_fu_1961_p2;
reg   [7:0] tmp_167_fu_1967_p4;
wire   [7:0] agg_result_V_buf_1_5_i_fu_1977_p3;
wire   [0:0] tmp_5_6_i_fu_1985_p2;
reg   [7:0] tmp_168_fu_1991_p4;
wire   [7:0] agg_result_V_buf_1_6_i_fu_2001_p3;
wire   [0:0] tmp_169_fu_2009_p3;
reg   [7:0] tmp_170_fu_2017_p4;
wire   [0:0] tmp_60_fu_2042_p1;
wire   [1:0] tmp_2_1_i1_fu_2050_p3;
wire   [1:0] agg_result_V_buf_0_tmp_2_i15_c_fu_2046_p1;
wire   [1:0] agg_result_V_buf_0_tmp_2_1_i1_fu_2058_p3;
wire   [1:0] tmp_2_2_i1_fu_2066_p2;
wire   [1:0] agg_result_V_buf_0_tmp_2_2_i1_fu_2072_p3;
wire   [2:0] agg_result_V_buf_0_tmp_2_2_i4_fu_2080_p1;
wire   [2:0] tmp_2_3_i1_fu_2084_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_3_i1_fu_2090_p3;
wire   [2:0] tmp_2_4_i1_fu_2098_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_4_i1_fu_2104_p3;
wire   [2:0] tmp_2_5_i1_fu_2112_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_5_i1_fu_2118_p3;
wire   [2:0] tmp_2_6_i1_fu_2126_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_6_i1_fu_2132_p3;
wire   [3:0] agg_result_V_buf_0_tmp_2_6_i4_fu_2140_p1;
wire   [3:0] tmp_2_7_i1_fu_2144_p2;
wire   [0:0] tmp_155_fu_2182_p1;
wire   [1:0] tmp_2_1_i_fu_2190_p3;
wire   [1:0] agg_result_V_buf_0_tmp_2_i_cas_fu_2186_p1;
wire   [1:0] agg_result_V_buf_0_tmp_2_1_i_fu_2198_p3;
wire   [1:0] tmp_2_2_i_fu_2206_p2;
wire   [1:0] agg_result_V_buf_0_tmp_2_2_i_fu_2212_p3;
wire   [2:0] agg_result_V_buf_0_tmp_2_2_i_c_fu_2220_p1;
wire   [2:0] tmp_2_3_i_fu_2224_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_3_i_fu_2230_p3;
wire   [2:0] tmp_2_4_i_fu_2238_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_4_i_fu_2244_p3;
wire   [2:0] tmp_2_5_i_fu_2252_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_5_i_fu_2258_p3;
wire   [2:0] tmp_2_6_i_fu_2266_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_6_i_fu_2272_p3;
wire   [3:0] agg_result_V_buf_0_tmp_2_6_i_c_fu_2280_p1;
wire   [3:0] tmp_2_7_i_fu_2284_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_bdd_128;
reg    ap_sig_bdd_1539;
reg    ap_sig_bdd_1542;
reg    ap_sig_bdd_1544;
reg    ap_sig_bdd_324;
reg    ap_sig_bdd_1548;
reg    ap_sig_bdd_1553;
reg    ap_sig_bdd_196;
reg    ap_sig_bdd_322;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_165)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_1539) begin
        if (ap_sig_bdd_128) begin
            rxAppMemRdOffset_V <= agg_result_V_0_tmp_2_7_i_fu_2290_p3;
        end else if ((rxAppState == ap_const_lv3_1)) begin
            rxAppMemRdOffset_V <= agg_result_V_0_tmp_2_7_i1_fu_2150_p3;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_1539) begin
        if ((rxAppState == ap_const_lv3_2)) begin
            rxAppOffsetBuffer_V <= tmp_16_fu_1795_p2;
        end else if ((rxAppState == ap_const_lv3_3)) begin
            rxAppOffsetBuffer_V <= tmp_19_fu_1217_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3) & ~(ap_const_lv1_0 == rxAppDoubleAccess_V_V_dout) & ~ap_sig_bdd_165)) begin
        rxAppState <= storemerge3_phi_fu_352_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3) & ~ap_sig_bdd_165)) begin
        rxAppState <= ap_const_lv3_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_1) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & ~(ap_const_lv1_0 == rxAppDoubleAccessFlag_V) & ~ap_sig_bdd_165)) begin
        rxAppState <= storemerge2_phi_fu_341_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_2) & ~ap_sig_bdd_165)) begin
        rxAppState <= storemerge1_phi_fu_327_p6;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & (rxAppState == ap_const_lv3_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & ~ap_sig_bdd_165)) begin
        rxAppState <= storemerge_phi_fu_263_p4;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (rxAppState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_1) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv1_0 == rxAppDoubleAccessFlag_V) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_4) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & ~ap_sig_bdd_165))) begin
        rxAppState <= ap_const_lv3_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3) & ~ap_sig_bdd_165)) begin
        rxAppDoubleAccessFlag_V <= rxAppDoubleAccess_V_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & (rxAppState == ap_const_lv3_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_2) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_1) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3) & ~ap_sig_bdd_165))) begin
        rxAppMemRdRxWord_data_V <= rxBufferReadData_V_data_V_dout;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_165)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_165))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_165)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_165)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// rxAppDoubleAccess_V_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxAppState or grp_nbwritereq_fu_176_p5 or grp_nbreadreq_fu_202_p5 or tmp_nbreadreq_fu_225_p3 or ap_sig_bdd_165)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3) & ~ap_sig_bdd_165)) begin
        rxAppDoubleAccess_V_V_read = ap_const_logic_1;
    end else begin
        rxAppDoubleAccess_V_V_read = ap_const_logic_0;
    end
end

/// rxBufferReadData_V_data_V0_update assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxAppState or grp_nbwritereq_fu_176_p5 or grp_nbreadreq_fu_202_p5 or tmp_nbreadreq_fu_225_p3 or ap_sig_bdd_165)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & (rxAppState == ap_const_lv3_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_2) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_4) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_1) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3) & ~ap_sig_bdd_165))) begin
        rxBufferReadData_V_data_V0_update = ap_const_logic_1;
    end else begin
        rxBufferReadData_V_data_V0_update = ap_const_logic_0;
    end
end

/// rxDataRsp_V_data_V1_update assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxBufferReadData_V_last_V_dout or rxAppState or rxAppDoubleAccessFlag_V or rxAppDoubleAccess_V_V_dout or grp_nbwritereq_fu_176_p5 or grp_nbreadreq_fu_202_p5 or tmp_22_fu_2164_p2 or tmp_nbreadreq_fu_225_p3 or tmp_25_fu_2310_p2 or ap_sig_bdd_165)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_1) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & ~(ap_const_lv1_0 == rxAppDoubleAccessFlag_V) & ~(ap_const_lv1_0 == tmp_22_fu_2164_p2) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3) & ~(ap_const_lv1_0 == rxAppDoubleAccess_V_V_dout) & ~(ap_const_lv1_0 == tmp_25_fu_2310_p2) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (rxAppState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & (rxAppState == ap_const_lv3_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_2) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_4) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_1) & (ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_1) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv1_0 == rxAppDoubleAccessFlag_V) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3) & (ap_const_lv1_0 == rxAppDoubleAccess_V_V_dout) & ~ap_sig_bdd_165))) begin
        rxDataRsp_V_data_V1_update = ap_const_logic_1;
    end else begin
        rxDataRsp_V_data_V1_update = ap_const_logic_0;
    end
end

/// rxDataRsp_V_data_V_din assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxBufferReadData_V_data_V_dout or rxBufferReadData_V_last_V_dout or rxAppState or rxAppDoubleAccessFlag_V or rxAppDoubleAccess_V_V_dout or grp_nbwritereq_fu_176_p5 or grp_nbreadreq_fu_202_p5 or tmp_22_fu_2164_p2 or tmp_nbreadreq_fu_225_p3 or tmp_25_fu_2310_p2 or ap_sig_bdd_165 or p_Result_14_fu_828_p2 or p_Result_12_fu_1086_p2 or p_Result_8_fu_1664_p2)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_1) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & ~(ap_const_lv1_0 == rxAppDoubleAccessFlag_V) & ~(ap_const_lv1_0 == tmp_22_fu_2164_p2) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3) & ~(ap_const_lv1_0 == rxAppDoubleAccess_V_V_dout) & ~(ap_const_lv1_0 == tmp_25_fu_2310_p2) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_4) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_1) & (ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_1) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv1_0 == rxAppDoubleAccessFlag_V) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3) & (ap_const_lv1_0 == rxAppDoubleAccess_V_V_dout) & ~ap_sig_bdd_165))) begin
        rxDataRsp_V_data_V_din = rxBufferReadData_V_data_V_dout;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_2) & ~ap_sig_bdd_165)) begin
        rxDataRsp_V_data_V_din = p_Result_8_fu_1664_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & (rxAppState == ap_const_lv3_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & ~ap_sig_bdd_165)) begin
        rxDataRsp_V_data_V_din = p_Result_12_fu_1086_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (rxAppState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~ap_sig_bdd_165)) begin
        rxDataRsp_V_data_V_din = p_Result_14_fu_828_p2;
    end else begin
        rxDataRsp_V_data_V_din = 'bx;
    end
end

/// rxDataRsp_V_keep_V_din assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxBufferReadData_V_keep_V_dout or rxBufferReadData_V_last_V_dout or rxAppState or rxAppDoubleAccessFlag_V or rxAppDoubleAccess_V_V_dout or grp_nbwritereq_fu_176_p5 or grp_nbreadreq_fu_202_p5 or tmp_22_fu_2164_p2 or tmp_nbreadreq_fu_225_p3 or tmp_25_fu_2310_p2 or ap_sig_bdd_165 or tmp_keep_V_9_phi_fu_286_p4 or tmp_keep_V_8_phi_fu_313_p6 or tmp_keep_V_fu_714_p3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_1) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & ~(ap_const_lv1_0 == rxAppDoubleAccessFlag_V) & ~(ap_const_lv1_0 == tmp_22_fu_2164_p2) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3) & ~(ap_const_lv1_0 == rxAppDoubleAccess_V_V_dout) & ~(ap_const_lv1_0 == tmp_25_fu_2310_p2) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_4) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_1) & (ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_1) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv1_0 == rxAppDoubleAccessFlag_V) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3) & (ap_const_lv1_0 == rxAppDoubleAccess_V_V_dout) & ~ap_sig_bdd_165))) begin
        rxDataRsp_V_keep_V_din = rxBufferReadData_V_keep_V_dout;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_2) & ~ap_sig_bdd_165)) begin
        rxDataRsp_V_keep_V_din = tmp_keep_V_8_phi_fu_313_p6;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & (rxAppState == ap_const_lv3_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & ~ap_sig_bdd_165)) begin
        rxDataRsp_V_keep_V_din = tmp_keep_V_9_phi_fu_286_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (rxAppState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~ap_sig_bdd_165)) begin
        rxDataRsp_V_keep_V_din = tmp_keep_V_fu_714_p3;
    end else begin
        rxDataRsp_V_keep_V_din = 'bx;
    end
end

/// rxDataRsp_V_last_V_din assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxBufferReadData_V_last_V_dout or rxAppState or rxAppDoubleAccessFlag_V or rxAppDoubleAccess_V_V_dout or grp_nbwritereq_fu_176_p5 or grp_nbreadreq_fu_202_p5 or tmp_22_fu_2164_p2 or tmp_nbreadreq_fu_225_p3 or tmp_25_fu_2310_p2 or ap_sig_bdd_165 or tmp_last_V_6_phi_fu_274_p4 or tmp_last_V_5_phi_fu_298_p6)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_1) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & ~(ap_const_lv1_0 == rxAppDoubleAccessFlag_V) & ~(ap_const_lv1_0 == tmp_22_fu_2164_p2) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3) & ~(ap_const_lv1_0 == rxAppDoubleAccess_V_V_dout) & ~(ap_const_lv1_0 == tmp_25_fu_2310_p2) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_1) & (ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3) & ~ap_sig_bdd_165))) begin
        rxDataRsp_V_last_V_din = ap_const_lv1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_4) & ~ap_sig_bdd_165)) begin
        rxDataRsp_V_last_V_din = rxBufferReadData_V_last_V_dout;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_2) & ~ap_sig_bdd_165)) begin
        rxDataRsp_V_last_V_din = tmp_last_V_5_phi_fu_298_p6;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & (rxAppState == ap_const_lv3_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & ~ap_sig_bdd_165)) begin
        rxDataRsp_V_last_V_din = tmp_last_V_6_phi_fu_274_p4;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (rxAppState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_1) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv1_0 == rxAppDoubleAccessFlag_V) & ~ap_sig_bdd_165) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3) & (ap_const_lv1_0 == rxAppDoubleAccess_V_V_dout) & ~ap_sig_bdd_165))) begin
        rxDataRsp_V_last_V_din = ap_const_lv1_1;
    end else begin
        rxDataRsp_V_last_V_din = 'bx;
    end
end

/// storemerge1_phi_fu_327_p6 assign process. ///
always @ (rxBufferReadData_V_last_V_dout or ap_sig_bdd_1542 or ap_sig_bdd_1544 or ap_sig_bdd_324)
begin
    if (ap_sig_bdd_324) begin
        if (ap_sig_bdd_1544) begin
            storemerge1_phi_fu_327_p6 = ap_const_lv3_5;
        end else if ((ap_const_lv1_0 == rxBufferReadData_V_last_V_dout)) begin
            storemerge1_phi_fu_327_p6 = ap_const_lv3_3;
        end else if (ap_sig_bdd_1542) begin
            storemerge1_phi_fu_327_p6 = ap_const_lv3_0;
        end else begin
            storemerge1_phi_fu_327_p6 = 'bx;
        end
    end else begin
        storemerge1_phi_fu_327_p6 = 'bx;
    end
end

/// storemerge2_phi_fu_341_p4 assign process. ///
always @ (tmp_22_fu_2164_p2 or ap_sig_bdd_1548)
begin
    if (ap_sig_bdd_1548) begin
        if ((ap_const_lv1_0 == tmp_22_fu_2164_p2)) begin
            storemerge2_phi_fu_341_p4 = ap_const_lv3_2;
        end else if (~(ap_const_lv1_0 == tmp_22_fu_2164_p2)) begin
            storemerge2_phi_fu_341_p4 = ap_const_lv3_4;
        end else begin
            storemerge2_phi_fu_341_p4 = 'bx;
        end
    end else begin
        storemerge2_phi_fu_341_p4 = 'bx;
    end
end

/// storemerge3_phi_fu_352_p4 assign process. ///
always @ (tmp_25_fu_2310_p2 or ap_sig_bdd_1553)
begin
    if (ap_sig_bdd_1553) begin
        if ((ap_const_lv1_0 == tmp_25_fu_2310_p2)) begin
            storemerge3_phi_fu_352_p4 = ap_const_lv3_2;
        end else if (~(ap_const_lv1_0 == tmp_25_fu_2310_p2)) begin
            storemerge3_phi_fu_352_p4 = ap_const_lv3_4;
        end else begin
            storemerge3_phi_fu_352_p4 = 'bx;
        end
    end else begin
        storemerge3_phi_fu_352_p4 = 'bx;
    end
end

/// storemerge_phi_fu_263_p4 assign process. ///
always @ (tmp_21_fu_1239_p2 or ap_sig_bdd_196)
begin
    if (ap_sig_bdd_196) begin
        if ((ap_const_lv1_0 == tmp_21_fu_1239_p2)) begin
            storemerge_phi_fu_263_p4 = ap_const_lv3_5;
        end else if (~(ap_const_lv1_0 == tmp_21_fu_1239_p2)) begin
            storemerge_phi_fu_263_p4 = ap_const_lv3_0;
        end else begin
            storemerge_phi_fu_263_p4 = 'bx;
        end
    end else begin
        storemerge_phi_fu_263_p4 = 'bx;
    end
end

/// tmp_23_phi_fu_242_p4 assign process. ///
always @ (tmp_21_fu_1239_p2 or ap_sig_bdd_196)
begin
    if (ap_sig_bdd_196) begin
        if ((ap_const_lv1_0 == tmp_21_fu_1239_p2)) begin
            tmp_23_phi_fu_242_p4 = ap_const_lv1_0;
        end else if (~(ap_const_lv1_0 == tmp_21_fu_1239_p2)) begin
            tmp_23_phi_fu_242_p4 = ap_const_lv1_1;
        end else begin
            tmp_23_phi_fu_242_p4 = 'bx;
        end
    end else begin
        tmp_23_phi_fu_242_p4 = 'bx;
    end
end

/// tmp_24_phi_fu_253_p4 assign process. ///
always @ (tmp_21_fu_1239_p2 or agg_result_V_1_7_i2_fu_1449_p3 or ap_sig_bdd_196)
begin
    if (ap_sig_bdd_196) begin
        if ((ap_const_lv1_0 == tmp_21_fu_1239_p2)) begin
            tmp_24_phi_fu_253_p4 = ap_const_lv8_FF;
        end else if (~(ap_const_lv1_0 == tmp_21_fu_1239_p2)) begin
            tmp_24_phi_fu_253_p4 = agg_result_V_1_7_i2_fu_1449_p3;
        end else begin
            tmp_24_phi_fu_253_p4 = 'bx;
        end
    end else begin
        tmp_24_phi_fu_253_p4 = 'bx;
    end
end

/// tmp_keep_V_8_phi_fu_313_p6 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxBufferReadData_V_last_V_dout or rxAppState or grp_nbwritereq_fu_176_p5 or grp_nbreadreq_fu_202_p5 or tmp_20_fu_1817_p2 or agg_result_V_1_7_i_fu_2027_p3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_2) & (ap_const_lv1_0 == rxBufferReadData_V_last_V_dout)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_2) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv1_0 == tmp_20_fu_1817_p2)))) begin
        tmp_keep_V_8_phi_fu_313_p6 = ap_const_lv8_FF;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_2) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & ~(ap_const_lv1_0 == tmp_20_fu_1817_p2))) begin
        tmp_keep_V_8_phi_fu_313_p6 = agg_result_V_1_7_i_fu_2027_p3;
    end else begin
        tmp_keep_V_8_phi_fu_313_p6 = 'bx;
    end
end

/// tmp_keep_V_9_phi_fu_286_p4 assign process. ///
always @ (rxBufferReadData_V_last_V_dout or tmp_24_phi_fu_253_p4 or ap_sig_bdd_322)
begin
    if (ap_sig_bdd_322) begin
        if (~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout)) begin
            tmp_keep_V_9_phi_fu_286_p4 = tmp_24_phi_fu_253_p4;
        end else if ((ap_const_lv1_0 == rxBufferReadData_V_last_V_dout)) begin
            tmp_keep_V_9_phi_fu_286_p4 = ap_const_lv8_FF;
        end else begin
            tmp_keep_V_9_phi_fu_286_p4 = 'bx;
        end
    end else begin
        tmp_keep_V_9_phi_fu_286_p4 = 'bx;
    end
end

/// tmp_last_V_5_phi_fu_298_p6 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxBufferReadData_V_last_V_dout or rxAppState or grp_nbwritereq_fu_176_p5 or grp_nbreadreq_fu_202_p5 or tmp_20_fu_1817_p2)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_2) & (ap_const_lv1_0 == rxBufferReadData_V_last_V_dout)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_2) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv1_0 == tmp_20_fu_1817_p2)))) begin
        tmp_last_V_5_phi_fu_298_p6 = ap_const_lv1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_2) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & ~(ap_const_lv1_0 == tmp_20_fu_1817_p2))) begin
        tmp_last_V_5_phi_fu_298_p6 = ap_const_lv1_1;
    end else begin
        tmp_last_V_5_phi_fu_298_p6 = 'bx;
    end
end

/// tmp_last_V_6_phi_fu_274_p4 assign process. ///
always @ (rxBufferReadData_V_last_V_dout or tmp_23_phi_fu_242_p4 or ap_sig_bdd_322)
begin
    if (ap_sig_bdd_322) begin
        if (~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout)) begin
            tmp_last_V_6_phi_fu_274_p4 = tmp_23_phi_fu_242_p4;
        end else if ((ap_const_lv1_0 == rxBufferReadData_V_last_V_dout)) begin
            tmp_last_V_6_phi_fu_274_p4 = ap_const_lv1_0;
        end else begin
            tmp_last_V_6_phi_fu_274_p4 = 'bx;
        end
    end else begin
        tmp_last_V_6_phi_fu_274_p4 = 'bx;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_bdd_165)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Lo_assign_2_fu_843_p3 = {{grp_fu_361_p2}, {ap_const_lv3_0}};
assign Lo_assign_3_fu_835_p3 = {{rxAppMemRdOffset_V}, {ap_const_lv3_0}};
assign Lo_assign_3_op_fu_1000_p2 = (ap_const_lv7_3F - Lo_assign_3_fu_835_p3);
assign Lo_assign_4_fu_731_p3 = {{grp_fu_361_p2}, {ap_const_lv3_0}};
assign Lo_assign_fu_1464_p3 = {{rxAppMemRdOffset_V}, {ap_const_lv3_0}};
assign Lo_assign_op_fu_1578_p2 = (ap_const_lv7_3F - Lo_assign_fu_1464_p3);
assign agg_result_V_0_tmp_2_7_i1_fu_2150_p3 = ((grp_fu_475_p3[0:0]===1'b1)? tmp_2_7_i1_fu_2144_p2: agg_result_V_buf_0_tmp_2_6_i4_fu_2140_p1);
assign agg_result_V_0_tmp_2_7_i_fu_2290_p3 = ((grp_fu_475_p3[0:0]===1'b1)? tmp_2_7_i_fu_2284_p2: agg_result_V_buf_0_tmp_2_6_i_c_fu_2280_p1);
assign agg_result_V_1_7_i2_fu_1449_p3 = ((tmp_177_fu_1431_p3[0:0]===1'b1)? tmp_178_fu_1439_p4: agg_result_V_buf_1_6_i2_fu_1423_p3);
assign agg_result_V_1_7_i_fu_2027_p3 = ((tmp_169_fu_2009_p3[0:0]===1'b1)? tmp_170_fu_2017_p4: agg_result_V_buf_1_6_i_fu_2001_p3);
assign agg_result_V_buf_0_tmp_2_1_i1_fu_2058_p3 = ((grp_fu_427_p3[0:0]===1'b1)? tmp_2_1_i1_fu_2050_p3: agg_result_V_buf_0_tmp_2_i15_c_fu_2046_p1);
assign agg_result_V_buf_0_tmp_2_1_i2_fu_1687_p3 = ((grp_fu_427_p3[0:0]===1'b1)? tmp_2_1_i2_fu_1679_p3: agg_result_V_buf_0_tmp_2_i38_c_fu_1675_p1);
assign agg_result_V_buf_0_tmp_2_1_i3_fu_1109_p3 = ((grp_fu_427_p3[0:0]===1'b1)? tmp_2_1_i3_fu_1101_p3: agg_result_V_buf_0_tmp_2_i61_c_fu_1097_p1);
assign agg_result_V_buf_0_tmp_2_1_i_fu_2198_p3 = ((grp_fu_427_p3[0:0]===1'b1)? tmp_2_1_i_fu_2190_p3: agg_result_V_buf_0_tmp_2_i_cas_fu_2186_p1);
assign agg_result_V_buf_0_tmp_2_2_i1_fu_2072_p3 = ((grp_fu_435_p3[0:0]===1'b1)? tmp_2_2_i1_fu_2066_p2: agg_result_V_buf_0_tmp_2_1_i1_fu_2058_p3);
assign agg_result_V_buf_0_tmp_2_2_i2_fu_1701_p3 = ((grp_fu_435_p3[0:0]===1'b1)? tmp_2_2_i2_fu_1695_p2: agg_result_V_buf_0_tmp_2_1_i2_fu_1687_p3);
assign agg_result_V_buf_0_tmp_2_2_i3_fu_1123_p3 = ((grp_fu_435_p3[0:0]===1'b1)? tmp_2_2_i3_fu_1117_p2: agg_result_V_buf_0_tmp_2_1_i3_fu_1109_p3);
assign agg_result_V_buf_0_tmp_2_2_i4_fu_2080_p1 = agg_result_V_buf_0_tmp_2_2_i1_fu_2072_p3;
assign agg_result_V_buf_0_tmp_2_2_i5_fu_1709_p1 = agg_result_V_buf_0_tmp_2_2_i2_fu_1701_p3;
assign agg_result_V_buf_0_tmp_2_2_i6_fu_1131_p1 = agg_result_V_buf_0_tmp_2_2_i3_fu_1123_p3;
assign agg_result_V_buf_0_tmp_2_2_i_c_fu_2220_p1 = agg_result_V_buf_0_tmp_2_2_i_fu_2212_p3;
assign agg_result_V_buf_0_tmp_2_2_i_fu_2212_p3 = ((grp_fu_435_p3[0:0]===1'b1)? tmp_2_2_i_fu_2206_p2: agg_result_V_buf_0_tmp_2_1_i_fu_2198_p3);
assign agg_result_V_buf_0_tmp_2_3_i1_fu_2090_p3 = ((grp_fu_443_p3[0:0]===1'b1)? tmp_2_3_i1_fu_2084_p2: agg_result_V_buf_0_tmp_2_2_i4_fu_2080_p1);
assign agg_result_V_buf_0_tmp_2_3_i2_fu_1719_p3 = ((grp_fu_443_p3[0:0]===1'b1)? tmp_2_3_i2_fu_1713_p2: agg_result_V_buf_0_tmp_2_2_i5_fu_1709_p1);
assign agg_result_V_buf_0_tmp_2_3_i3_fu_1141_p3 = ((grp_fu_443_p3[0:0]===1'b1)? tmp_2_3_i3_fu_1135_p2: agg_result_V_buf_0_tmp_2_2_i6_fu_1131_p1);
assign agg_result_V_buf_0_tmp_2_3_i_fu_2230_p3 = ((grp_fu_443_p3[0:0]===1'b1)? tmp_2_3_i_fu_2224_p2: agg_result_V_buf_0_tmp_2_2_i_c_fu_2220_p1);
assign agg_result_V_buf_0_tmp_2_4_i1_fu_2104_p3 = ((grp_fu_451_p3[0:0]===1'b1)? tmp_2_4_i1_fu_2098_p2: agg_result_V_buf_0_tmp_2_3_i1_fu_2090_p3);
assign agg_result_V_buf_0_tmp_2_4_i2_fu_1733_p3 = ((grp_fu_451_p3[0:0]===1'b1)? tmp_2_4_i2_fu_1727_p2: agg_result_V_buf_0_tmp_2_3_i2_fu_1719_p3);
assign agg_result_V_buf_0_tmp_2_4_i3_fu_1155_p3 = ((grp_fu_451_p3[0:0]===1'b1)? tmp_2_4_i3_fu_1149_p2: agg_result_V_buf_0_tmp_2_3_i3_fu_1141_p3);
assign agg_result_V_buf_0_tmp_2_4_i_fu_2244_p3 = ((grp_fu_451_p3[0:0]===1'b1)? tmp_2_4_i_fu_2238_p2: agg_result_V_buf_0_tmp_2_3_i_fu_2230_p3);
assign agg_result_V_buf_0_tmp_2_5_i1_fu_2118_p3 = ((grp_fu_459_p3[0:0]===1'b1)? tmp_2_5_i1_fu_2112_p2: agg_result_V_buf_0_tmp_2_4_i1_fu_2104_p3);
assign agg_result_V_buf_0_tmp_2_5_i2_fu_1747_p3 = ((grp_fu_459_p3[0:0]===1'b1)? tmp_2_5_i2_fu_1741_p2: agg_result_V_buf_0_tmp_2_4_i2_fu_1733_p3);
assign agg_result_V_buf_0_tmp_2_5_i3_fu_1169_p3 = ((grp_fu_459_p3[0:0]===1'b1)? tmp_2_5_i3_fu_1163_p2: agg_result_V_buf_0_tmp_2_4_i3_fu_1155_p3);
assign agg_result_V_buf_0_tmp_2_5_i_fu_2258_p3 = ((grp_fu_459_p3[0:0]===1'b1)? tmp_2_5_i_fu_2252_p2: agg_result_V_buf_0_tmp_2_4_i_fu_2244_p3);
assign agg_result_V_buf_0_tmp_2_6_i1_fu_2132_p3 = ((grp_fu_467_p3[0:0]===1'b1)? tmp_2_6_i1_fu_2126_p2: agg_result_V_buf_0_tmp_2_5_i1_fu_2118_p3);
assign agg_result_V_buf_0_tmp_2_6_i2_fu_1761_p3 = ((grp_fu_467_p3[0:0]===1'b1)? tmp_2_6_i2_fu_1755_p2: agg_result_V_buf_0_tmp_2_5_i2_fu_1747_p3);
assign agg_result_V_buf_0_tmp_2_6_i3_fu_1183_p3 = ((grp_fu_467_p3[0:0]===1'b1)? tmp_2_6_i3_fu_1177_p2: agg_result_V_buf_0_tmp_2_5_i3_fu_1169_p3);
assign agg_result_V_buf_0_tmp_2_6_i4_fu_2140_p1 = agg_result_V_buf_0_tmp_2_6_i1_fu_2132_p3;
assign agg_result_V_buf_0_tmp_2_6_i5_fu_1769_p1 = agg_result_V_buf_0_tmp_2_6_i2_fu_1761_p3;
assign agg_result_V_buf_0_tmp_2_6_i6_fu_1191_p1 = agg_result_V_buf_0_tmp_2_6_i3_fu_1183_p3;
assign agg_result_V_buf_0_tmp_2_6_i_c_fu_2280_p1 = agg_result_V_buf_0_tmp_2_6_i_fu_2272_p3;
assign agg_result_V_buf_0_tmp_2_6_i_fu_2272_p3 = ((grp_fu_467_p3[0:0]===1'b1)? tmp_2_6_i_fu_2266_p2: agg_result_V_buf_0_tmp_2_5_i_fu_2258_p3);
assign agg_result_V_buf_0_tmp_2_i15_c_fu_2046_p1 = tmp_60_fu_2042_p1;
assign agg_result_V_buf_0_tmp_2_i38_c_fu_1675_p1 = tmp_98_fu_1671_p1;
assign agg_result_V_buf_0_tmp_2_i61_c_fu_1097_p1 = tmp_147_fu_1093_p1;
assign agg_result_V_buf_0_tmp_2_i_cas_fu_2186_p1 = tmp_155_fu_2182_p1;
assign agg_result_V_buf_1_1_i15_cast_s_fu_1293_p1 = agg_result_V_buf_1_1_i2_fu_1285_p3;
assign agg_result_V_buf_1_1_i1_fu_550_p3 = ((icmp1_fu_536_p2[0:0]===1'b1)? tmp_26_fu_542_p3: p_cast_i35_cast_fu_522_p1);
assign agg_result_V_buf_1_1_i2_fu_1285_p3 = ((icmp8_fu_1271_p2[0:0]===1'b1)? tmp_30_fu_1277_p3: p_cast_i12_cast_fu_1257_p1);
assign agg_result_V_buf_1_1_i38_cast_s_fu_558_p1 = agg_result_V_buf_1_1_i1_fu_550_p3;
assign agg_result_V_buf_1_1_i_cast_ca_fu_1871_p1 = agg_result_V_buf_1_1_i_fu_1863_p3;
assign agg_result_V_buf_1_1_i_fu_1863_p3 = ((icmp6_fu_1849_p2[0:0]===1'b1)? tmp_28_fu_1855_p3: p_cast_i_cast_fu_1835_p1);
assign agg_result_V_buf_1_2_i1_cast_fu_584_p1 = agg_result_V_buf_1_2_i1_fu_576_p3;
assign agg_result_V_buf_1_2_i1_fu_576_p3 = ((tmp_5_2_i1_fu_562_p2[0:0]===1'b1)? tmp_27_fu_568_p3: agg_result_V_buf_1_1_i38_cast_s_fu_558_p1);
assign agg_result_V_buf_1_2_i2_cast_fu_1319_p1 = agg_result_V_buf_1_2_i2_fu_1311_p3;
assign agg_result_V_buf_1_2_i2_fu_1311_p3 = ((tmp_5_2_i2_fu_1297_p2[0:0]===1'b1)? tmp_31_fu_1303_p3: agg_result_V_buf_1_1_i15_cast_s_fu_1293_p1);
assign agg_result_V_buf_1_2_i_cast_fu_1897_p1 = agg_result_V_buf_1_2_i_fu_1889_p3;
assign agg_result_V_buf_1_2_i_fu_1889_p3 = ((tmp_5_2_i_fu_1875_p2[0:0]===1'b1)? tmp_29_fu_1881_p3: agg_result_V_buf_1_1_i_cast_ca_fu_1871_p1);
assign agg_result_V_buf_1_3_i1_fu_616_p3 = ((icmp2_fu_598_p2[0:0]===1'b1)? p_Result_3_i4_fu_612_p1: agg_result_V_buf_1_2_i1_cast_fu_584_p1);
assign agg_result_V_buf_1_3_i2_fu_1351_p3 = ((icmp9_fu_1333_p2[0:0]===1'b1)? p_Result_3_i5_fu_1347_p1: agg_result_V_buf_1_2_i2_cast_fu_1319_p1);
assign agg_result_V_buf_1_3_i_fu_1929_p3 = ((icmp7_fu_1911_p2[0:0]===1'b1)? p_Result_3_i6_fu_1925_p1: agg_result_V_buf_1_2_i_cast_fu_1897_p1);
assign agg_result_V_buf_1_4_i1_fu_640_p3 = ((tmp_5_4_i1_fu_624_p2[0:0]===1'b1)? tmp_36_fu_630_p4: agg_result_V_buf_1_3_i1_fu_616_p3);
assign agg_result_V_buf_1_4_i2_fu_1375_p3 = ((tmp_5_4_i2_fu_1359_p2[0:0]===1'b1)? tmp_174_fu_1365_p4: agg_result_V_buf_1_3_i2_fu_1351_p3);
assign agg_result_V_buf_1_4_i_fu_1953_p3 = ((tmp_5_4_i_fu_1937_p2[0:0]===1'b1)? tmp_166_fu_1943_p4: agg_result_V_buf_1_3_i_fu_1929_p3);
assign agg_result_V_buf_1_5_i1_fu_664_p3 = ((tmp_5_5_i1_fu_648_p2[0:0]===1'b1)? tmp_37_fu_654_p4: agg_result_V_buf_1_4_i1_fu_640_p3);
assign agg_result_V_buf_1_5_i2_fu_1399_p3 = ((tmp_5_5_i2_fu_1383_p2[0:0]===1'b1)? tmp_175_fu_1389_p4: agg_result_V_buf_1_4_i2_fu_1375_p3);
assign agg_result_V_buf_1_5_i_fu_1977_p3 = ((tmp_5_5_i_fu_1961_p2[0:0]===1'b1)? tmp_167_fu_1967_p4: agg_result_V_buf_1_4_i_fu_1953_p3);
assign agg_result_V_buf_1_6_i1_fu_688_p3 = ((tmp_5_6_i1_fu_672_p2[0:0]===1'b1)? tmp_38_fu_678_p4: agg_result_V_buf_1_5_i1_fu_664_p3);
assign agg_result_V_buf_1_6_i2_fu_1423_p3 = ((tmp_5_6_i2_fu_1407_p2[0:0]===1'b1)? tmp_176_fu_1413_p4: agg_result_V_buf_1_5_i2_fu_1399_p3);
assign agg_result_V_buf_1_6_i_fu_2001_p3 = ((tmp_5_6_i_fu_1985_p2[0:0]===1'b1)? tmp_168_fu_1991_p4: agg_result_V_buf_1_5_i_fu_1977_p3);

/// ap_sig_bdd_128 assign process. ///
always @ (rxAppState or tmp_nbreadreq_fu_225_p3)
begin
    ap_sig_bdd_128 = ((ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3));
end

/// ap_sig_bdd_1539 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or grp_nbwritereq_fu_176_p5 or grp_nbreadreq_fu_202_p5 or ap_sig_bdd_165)
begin
    ap_sig_bdd_1539 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & ~ap_sig_bdd_165);
end

/// ap_sig_bdd_1542 assign process. ///
always @ (rxBufferReadData_V_last_V_dout or tmp_20_fu_1817_p2)
begin
    ap_sig_bdd_1542 = (~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & ~(ap_const_lv1_0 == tmp_20_fu_1817_p2));
end

/// ap_sig_bdd_1544 assign process. ///
always @ (rxBufferReadData_V_last_V_dout or tmp_20_fu_1817_p2)
begin
    ap_sig_bdd_1544 = (~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv1_0 == tmp_20_fu_1817_p2));
end

/// ap_sig_bdd_1548 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxBufferReadData_V_last_V_dout or rxAppState or rxAppDoubleAccessFlag_V or grp_nbwritereq_fu_176_p5 or grp_nbreadreq_fu_202_p5)
begin
    ap_sig_bdd_1548 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_1) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & ~(ap_const_lv1_0 == rxAppDoubleAccessFlag_V));
end

/// ap_sig_bdd_1553 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxBufferReadData_V_last_V_dout or rxAppState or rxAppDoubleAccess_V_V_dout or grp_nbwritereq_fu_176_p5 or grp_nbreadreq_fu_202_p5 or tmp_nbreadreq_fu_225_p3)
begin
    ap_sig_bdd_1553 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3) & ~(ap_const_lv1_0 == rxAppDoubleAccess_V_V_dout));
end

/// ap_sig_bdd_165 assign process. ///
always @ (ap_start or ap_done_reg or rxBufferReadData_V_last_V_dout or rxAppState or rxAppDoubleAccessFlag_V or rxAppDoubleAccess_V_V_dout or rxAppDoubleAccess_V_V_empty_n or rxDataRsp_V_data_V1_status or grp_nbwritereq_fu_176_p5 or rxBufferReadData_V_data_V0_status or grp_nbreadreq_fu_202_p5 or tmp_22_fu_2164_p2 or tmp_nbreadreq_fu_225_p3 or tmp_25_fu_2310_p2)
begin
    ap_sig_bdd_165 = (((rxDataRsp_V_data_V1_status == ap_const_logic_0) & (rxAppState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & (rxBufferReadData_V_data_V0_status == ap_const_logic_0) & (rxAppState == ap_const_lv3_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5)) | ((rxDataRsp_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & (rxAppState == ap_const_lv3_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & (rxBufferReadData_V_data_V0_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_2)) | ((rxDataRsp_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_2)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & (rxBufferReadData_V_data_V0_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_4)) | ((rxDataRsp_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_4)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & (rxBufferReadData_V_data_V0_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_1)) | ((rxDataRsp_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_1) & (ap_const_lv1_0 == rxBufferReadData_V_last_V_dout)) | ((rxDataRsp_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_1) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv1_0 == rxAppDoubleAccessFlag_V)) | ((rxDataRsp_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_1) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & ~(ap_const_lv1_0 == rxAppDoubleAccessFlag_V) & ~(ap_const_lv1_0 == tmp_22_fu_2164_p2)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppDoubleAccess_V_V_empty_n == ap_const_logic_0) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & (rxBufferReadData_V_data_V0_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3)) | ((rxDataRsp_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3)) | ((rxDataRsp_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3) & (ap_const_lv1_0 == rxAppDoubleAccess_V_V_dout)) | ((rxDataRsp_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout) & (ap_const_lv3_0 == rxAppState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_225_p3) & ~(ap_const_lv1_0 == rxAppDoubleAccess_V_V_dout) & ~(ap_const_lv1_0 == tmp_25_fu_2310_p2)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_196 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxBufferReadData_V_last_V_dout or rxAppState or grp_nbwritereq_fu_176_p5 or grp_nbreadreq_fu_202_p5)
begin
    ap_sig_bdd_196 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & (rxAppState == ap_const_lv3_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & ~(ap_const_lv1_0 == rxBufferReadData_V_last_V_dout));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_322 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxAppState or grp_nbwritereq_fu_176_p5 or grp_nbreadreq_fu_202_p5)
begin
    ap_sig_bdd_322 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & (rxAppState == ap_const_lv3_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5));
end

/// ap_sig_bdd_324 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxAppState or grp_nbwritereq_fu_176_p5 or grp_nbreadreq_fu_202_p5)
begin
    ap_sig_bdd_324 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_176_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_202_p5) & (rxAppState == ap_const_lv3_2));
end
assign grp_fu_361_p2 = ($signed(ap_const_lv4_8) - $signed(rxAppMemRdOffset_V));
assign grp_fu_366_p3 = grp_fu_361_p2[ap_const_lv32_3];

integer ap_tvar_int_0;

always @ (rxAppMemRdRxWord_data_V) begin
    for (ap_tvar_int_0 = 64 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > ap_const_lv32_3F - ap_const_lv32_0) begin
            grp_fu_374_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            grp_fu_374_p4[ap_tvar_int_0] = rxAppMemRdRxWord_data_V[ap_const_lv32_3F - ap_tvar_int_0];
        end
    end
end


assign grp_fu_383_p2 = (ap_const_lv7_3F - Lo_assign_4_fu_731_p3);
assign grp_fu_394_p2 = (ap_const_lv7_3F - Lo_assign_2_fu_843_p3);
assign grp_fu_420_p3 = rxAppMemRdOffset_V[ap_const_lv32_3];
assign grp_fu_427_p3 = rxBufferReadData_V_keep_V_dout[ap_const_lv32_1];
assign grp_fu_435_p3 = rxBufferReadData_V_keep_V_dout[ap_const_lv32_2];
assign grp_fu_443_p3 = rxBufferReadData_V_keep_V_dout[ap_const_lv32_3];
assign grp_fu_451_p3 = rxBufferReadData_V_keep_V_dout[ap_const_lv32_4];
assign grp_fu_459_p3 = rxBufferReadData_V_keep_V_dout[ap_const_lv32_5];
assign grp_fu_467_p3 = rxBufferReadData_V_keep_V_dout[ap_const_lv32_6];
assign grp_fu_475_p3 = rxBufferReadData_V_keep_V_dout[ap_const_lv32_7];
assign grp_fu_483_p2 = (rxAppMemRdOffset_V ^ ap_const_lv4_8);
assign grp_nbreadreq_fu_202_p5 = (rxBufferReadData_V_data_V_empty_n & rxBufferReadData_V_keep_V_empty_n & rxBufferReadData_V_last_V_empty_n);
assign grp_nbwritereq_fu_176_p5 = (rxDataRsp_V_data_V_full_n & rxDataRsp_V_keep_V_full_n & rxDataRsp_V_last_V_full_n);
assign icmp1_fu_536_p2 = (tmp_33_fu_526_p4 != ap_const_lv3_0? 1'b1: 1'b0);
assign icmp2_fu_598_p2 = (tmp_34_fu_588_p4 != ap_const_lv2_0? 1'b1: 1'b0);
assign icmp3_fu_744_p2 = (tmp_42_fu_740_p1 != ap_const_lv26_0? 1'b1: 1'b0);
assign icmp4_fu_856_p2 = (tmp_107_fu_852_p1 != ap_const_lv26_0? 1'b1: 1'b0);
assign icmp5_fu_972_p2 = (tmp_130_fu_968_p1 != ap_const_lv26_0? 1'b1: 1'b0);
assign icmp6_fu_1849_p2 = (tmp_163_fu_1839_p4 != ap_const_lv3_0? 1'b1: 1'b0);
assign icmp7_fu_1911_p2 = (tmp_164_fu_1901_p4 != ap_const_lv2_0? 1'b1: 1'b0);
assign icmp8_fu_1271_p2 = (tmp_171_fu_1261_p4 != ap_const_lv3_0? 1'b1: 1'b0);
assign icmp9_fu_1333_p2 = (tmp_172_fu_1323_p4 != ap_const_lv2_0? 1'b1: 1'b0);
assign icmp_fu_1550_p2 = (tmp_81_fu_1546_p1 != ap_const_lv26_0? 1'b1: 1'b0);
assign lhs_V_1_fu_1209_p1 = tempCounter_V_1_fu_1201_p3;
assign lhs_V_fu_1787_p1 = tempCounter_V_fu_1779_p3;
assign not_tmp_5_i1_fu_516_p2 = (tmp_32_fu_512_p1 != ap_const_lv4_0? 1'b1: 1'b0);
assign not_tmp_5_i2_fu_1251_p2 = (this_assign_8_fu_1245_p2 != ap_const_lv4_0? 1'b1: 1'b0);
assign not_tmp_5_i_fu_1829_p2 = (this_assign_7_fu_1823_p2 != ap_const_lv4_0? 1'b1: 1'b0);
assign p_Result_10_fu_940_p2 = (p_Result_9_fu_918_p2 & tmp_123_fu_934_p2);
assign p_Result_11_fu_962_p2 = (rxBufferReadData_V_data_V_dout & tmp_127_fu_956_p2);
assign p_Result_12_fu_1086_p2 = (tmp_144_fu_1074_p2 | tmp_145_fu_1080_p2);
assign p_Result_13_fu_806_p2 = (tmp_53_fu_794_p2 & tmp_54_fu_800_p2);
assign p_Result_14_fu_828_p2 = (p_Result_13_fu_806_p2 & tmp_58_fu_822_p2);
assign p_Result_3_i4_fu_612_p1 = tmp_35_fu_604_p3;
assign p_Result_3_i5_fu_1347_p1 = tmp_173_fu_1339_p3;
assign p_Result_3_i6_fu_1925_p1 = tmp_165_fu_1917_p3;
assign p_Result_6_fu_1510_p2 = (p_Result_s_fu_1488_p2 & tmp_74_fu_1504_p2);
assign p_Result_7_fu_1540_p2 = (rxBufferReadData_V_data_V_dout & tmp_78_fu_1534_p2);
assign p_Result_8_fu_1664_p2 = (tmp_95_fu_1652_p2 | tmp_96_fu_1658_p2);
assign p_Result_9_fu_918_p2 = (tmp_118_fu_906_p2 & tmp_119_fu_912_p2);
assign p_Result_s_fu_1488_p2 = (rxAppMemRdRxWord_data_V & tmp_70_fu_1482_p2);
assign p_cast_i12_cast_fu_1257_p1 = not_tmp_5_i2_fu_1251_p2;
assign p_cast_i35_cast_fu_522_p1 = not_tmp_5_i1_fu_516_p2;
assign p_cast_i_cast_fu_1835_p1 = not_tmp_5_i_fu_1829_p2;
assign p_demorgan1_fu_1640_p2 = (tmp_92_fu_1628_p2 & tmp_93_fu_1634_p2);
assign p_demorgan_fu_1062_p2 = (tmp_141_fu_1050_p2 & tmp_142_fu_1056_p2);
assign r_V_1_fu_1233_p2 = (lhs_V_1_fu_1209_p1 + rhs_V_1_fu_1229_p1);
assign r_V_fu_1811_p2 = (lhs_V_fu_1787_p1 + rhs_V_fu_1807_p1);
assign rhs_V_1_fu_1229_p1 = rxAppMemRdOffset_V;
assign rhs_V_fu_1807_p1 = rxAppMemRdOffset_V;
assign rxBufferReadData_V_data_V0_status = (rxBufferReadData_V_data_V_empty_n & rxBufferReadData_V_keep_V_empty_n & rxBufferReadData_V_last_V_empty_n);
assign rxBufferReadData_V_data_V_read = rxBufferReadData_V_data_V0_update;
assign rxBufferReadData_V_keep_V_read = rxBufferReadData_V_data_V0_update;
assign rxBufferReadData_V_last_V_read = rxBufferReadData_V_data_V0_update;
assign rxDataRsp_V_data_V1_status = (rxDataRsp_V_data_V_full_n & rxDataRsp_V_keep_V_full_n & rxDataRsp_V_last_V_full_n);
assign rxDataRsp_V_data_V_write = rxDataRsp_V_data_V1_update;
assign rxDataRsp_V_keep_V_write = rxDataRsp_V_data_V1_update;
assign rxDataRsp_V_last_V_write = rxDataRsp_V_data_V1_update;
assign tempCounter_V_1_fu_1201_p3 = ((grp_fu_475_p3[0:0]===1'b1)? tmp_2_7_i3_fu_1195_p2: agg_result_V_buf_0_tmp_2_6_i6_fu_1191_p1);
assign tempCounter_V_fu_1779_p3 = ((grp_fu_475_p3[0:0]===1'b1)? tmp_2_7_i2_fu_1773_p2: agg_result_V_buf_0_tmp_2_6_i5_fu_1769_p1);
assign this_assign_7_fu_1823_p2 = (rxAppMemRdOffset_V + tempCounter_V_fu_1779_p3);
assign this_assign_8_fu_1245_p2 = (rxAppMemRdOffset_V + tempCounter_V_1_fu_1201_p3);
assign tmp_107_fu_852_p1 = grp_fu_366_p3;
assign tmp_109_fu_862_p2 = ($signed(Lo_assign_2_fu_843_p3) + $signed(ap_const_lv7_41));
assign tmp_112_fu_868_p3 = ((icmp4_fu_856_p2[0:0]===1'b1)? tmp_109_fu_862_p2: grp_fu_394_p2);
assign tmp_113_fu_876_p3 = ((icmp4_fu_856_p2[0:0]===1'b1)? grp_fu_374_p4: rxAppMemRdRxWord_data_V);
assign tmp_114_fu_884_p3 = ((icmp4_fu_856_p2[0:0]===1'b1)? grp_fu_394_p2: Lo_assign_2_fu_843_p3);
assign tmp_115_fu_892_p2 = (ap_const_lv7_3F - tmp_112_fu_868_p3);
assign tmp_116_fu_898_p1 = tmp_114_fu_884_p3;
assign tmp_117_fu_902_p1 = tmp_115_fu_892_p2;
assign tmp_118_fu_906_p2 = tmp_113_fu_876_p3 >> tmp_116_fu_898_p1;
assign tmp_119_fu_912_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_117_fu_902_p1;
assign tmp_121_fu_924_p2 = ($signed(ap_const_lv7_40) - $signed(Lo_assign_3_fu_835_p3));
assign tmp_122_fu_930_p1 = tmp_121_fu_924_p2;
assign tmp_123_fu_934_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_122_fu_930_p1;
assign tmp_125_fu_946_p2 = ($signed(ap_const_lv7_40) - $signed(Lo_assign_2_fu_843_p3));
assign tmp_126_fu_952_p1 = tmp_125_fu_946_p2;
assign tmp_127_fu_956_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_126_fu_952_p1;
assign tmp_130_fu_968_p1 = grp_fu_420_p3;
assign tmp_131_fu_978_p2 = (ap_const_lv7_3F - Lo_assign_3_fu_835_p3);
assign tmp_132_fu_984_p3 = ((icmp5_fu_972_p2[0:0]===1'b1)? ap_const_lv7_3F: Lo_assign_3_fu_835_p3);
assign tmp_133_fu_992_p3 = ((icmp5_fu_972_p2[0:0]===1'b1)? tmp_131_fu_978_p2: Lo_assign_3_fu_835_p3);
assign tmp_134_fu_1006_p3 = ((icmp5_fu_972_p2[0:0]===1'b1)? Lo_assign_3_op_fu_1000_p2: ap_const_lv7_0);
assign tmp_135_fu_1014_p1 = tmp_133_fu_992_p3;
assign tmp_136_fu_1018_p1 = tmp_132_fu_984_p3;
assign tmp_137_fu_1022_p1 = tmp_134_fu_1006_p3;
assign tmp_138_fu_1026_p2 = p_Result_11_fu_962_p2 << tmp_135_fu_1014_p1;

integer ap_tvar_int_1;

always @ (tmp_138_fu_1026_p2) begin
    for (ap_tvar_int_1 = 64 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > ap_const_lv32_3F - ap_const_lv32_0) begin
            tmp_139_fu_1032_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_139_fu_1032_p4[ap_tvar_int_1] = tmp_138_fu_1026_p2[ap_const_lv32_3F - ap_tvar_int_1];
        end
    end
end


assign tmp_140_fu_1042_p3 = ((icmp5_fu_972_p2[0:0]===1'b1)? tmp_139_fu_1032_p4: tmp_138_fu_1026_p2);
assign tmp_141_fu_1050_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF << tmp_136_fu_1018_p1;
assign tmp_142_fu_1056_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_137_fu_1022_p1;
assign tmp_143_fu_1068_p2 = (p_demorgan_fu_1062_p2 ^ ap_const_lv64_FFFFFFFFFFFFFFFF);
assign tmp_144_fu_1074_p2 = (p_Result_10_fu_940_p2 & tmp_143_fu_1068_p2);
assign tmp_145_fu_1080_p2 = (tmp_140_fu_1042_p3 & p_demorgan_fu_1062_p2);
assign tmp_147_fu_1093_p1 = rxBufferReadData_V_keep_V_dout[0:0];
assign tmp_14_fu_1516_p3 = {{grp_fu_361_p2}, {ap_const_lv3_0}};
assign tmp_155_fu_2182_p1 = rxBufferReadData_V_keep_V_dout[0:0];
assign tmp_163_fu_1839_p4 = {{this_assign_7_fu_1823_p2[ap_const_lv32_3 : ap_const_lv32_1]}};
assign tmp_164_fu_1901_p4 = {{this_assign_7_fu_1823_p2[ap_const_lv32_3 : ap_const_lv32_2]}};
assign tmp_165_fu_1917_p3 = {{ap_const_lv1_1}, {agg_result_V_buf_1_2_i_fu_1889_p3}};

always @ (agg_result_V_buf_1_3_i_fu_1929_p3) begin
    tmp_166_fu_1943_p4 = agg_result_V_buf_1_3_i_fu_1929_p3;
    tmp_166_fu_1943_p4[ap_const_lv32_4] = ap_const_lv1_1[0];
end



always @ (agg_result_V_buf_1_4_i_fu_1953_p3) begin
    tmp_167_fu_1967_p4 = agg_result_V_buf_1_4_i_fu_1953_p3;
    tmp_167_fu_1967_p4[ap_const_lv32_5] = ap_const_lv1_1[0];
end



always @ (agg_result_V_buf_1_5_i_fu_1977_p3) begin
    tmp_168_fu_1991_p4 = agg_result_V_buf_1_5_i_fu_1977_p3;
    tmp_168_fu_1991_p4[ap_const_lv32_6] = ap_const_lv1_1[0];
end


assign tmp_169_fu_2009_p3 = this_assign_7_fu_1823_p2[ap_const_lv32_3];
assign tmp_16_fu_1795_p2 = ($signed(tmp_23_cast_fu_1791_p1) + $signed(lhs_V_fu_1787_p1));

always @ (agg_result_V_buf_1_6_i_fu_2001_p3) begin
    tmp_170_fu_2017_p4 = agg_result_V_buf_1_6_i_fu_2001_p3;
    tmp_170_fu_2017_p4[ap_const_lv32_7] = ap_const_lv1_1[0];
end


assign tmp_171_fu_1261_p4 = {{this_assign_8_fu_1245_p2[ap_const_lv32_3 : ap_const_lv32_1]}};
assign tmp_172_fu_1323_p4 = {{this_assign_8_fu_1245_p2[ap_const_lv32_3 : ap_const_lv32_2]}};
assign tmp_173_fu_1339_p3 = {{ap_const_lv1_1}, {agg_result_V_buf_1_2_i2_fu_1311_p3}};

always @ (agg_result_V_buf_1_3_i2_fu_1351_p3) begin
    tmp_174_fu_1365_p4 = agg_result_V_buf_1_3_i2_fu_1351_p3;
    tmp_174_fu_1365_p4[ap_const_lv32_4] = ap_const_lv1_1[0];
end



always @ (agg_result_V_buf_1_4_i2_fu_1375_p3) begin
    tmp_175_fu_1389_p4 = agg_result_V_buf_1_4_i2_fu_1375_p3;
    tmp_175_fu_1389_p4[ap_const_lv32_5] = ap_const_lv1_1[0];
end



always @ (agg_result_V_buf_1_5_i2_fu_1399_p3) begin
    tmp_176_fu_1413_p4 = agg_result_V_buf_1_5_i2_fu_1399_p3;
    tmp_176_fu_1413_p4[ap_const_lv32_6] = ap_const_lv1_1[0];
end


assign tmp_177_fu_1431_p3 = this_assign_8_fu_1245_p2[ap_const_lv32_3];

always @ (agg_result_V_buf_1_6_i2_fu_1423_p3) begin
    tmp_178_fu_1439_p4 = agg_result_V_buf_1_6_i2_fu_1423_p3;
    tmp_178_fu_1439_p4[ap_const_lv32_7] = ap_const_lv1_1[0];
end


assign tmp_19_fu_1217_p2 = ($signed(tmp_32_cast_fu_1213_p1) + $signed(lhs_V_1_fu_1209_p1));
assign tmp_1_fu_723_p3 = {{rxAppMemRdOffset_V}, {ap_const_lv3_0}};
assign tmp_20_fu_1817_p2 = (r_V_fu_1811_p2 < ap_const_lv5_9? 1'b1: 1'b0);
assign tmp_21_fu_1239_p2 = (r_V_1_fu_1233_p2 < ap_const_lv5_9? 1'b1: 1'b0);
assign tmp_22_fu_2164_p2 = (agg_result_V_0_tmp_2_7_i1_fu_2150_p3 == ap_const_lv4_8? 1'b1: 1'b0);
assign tmp_23_cast_fu_1791_p1 = $signed(grp_fu_483_p2);
assign tmp_25_fu_2310_p2 = (agg_result_V_0_tmp_2_7_i_fu_2290_p3 == ap_const_lv4_8? 1'b1: 1'b0);
assign tmp_26_fu_542_p3 = {{ap_const_lv1_1}, {not_tmp_5_i1_fu_516_p2}};
assign tmp_27_fu_568_p3 = {{ap_const_lv1_1}, {agg_result_V_buf_1_1_i1_fu_550_p3}};
assign tmp_28_fu_1855_p3 = {{ap_const_lv1_1}, {not_tmp_5_i_fu_1829_p2}};
assign tmp_29_fu_1881_p3 = {{ap_const_lv1_1}, {agg_result_V_buf_1_1_i_fu_1863_p3}};
assign tmp_2_1_i1_fu_2050_p3 = ((tmp_60_fu_2042_p1[0:0]===1'b1)? ap_const_lv2_2: ap_const_lv2_1);
assign tmp_2_1_i2_fu_1679_p3 = ((tmp_98_fu_1671_p1[0:0]===1'b1)? ap_const_lv2_2: ap_const_lv2_1);
assign tmp_2_1_i3_fu_1101_p3 = ((tmp_147_fu_1093_p1[0:0]===1'b1)? ap_const_lv2_2: ap_const_lv2_1);
assign tmp_2_1_i_fu_2190_p3 = ((tmp_155_fu_2182_p1[0:0]===1'b1)? ap_const_lv2_2: ap_const_lv2_1);
assign tmp_2_2_i1_fu_2066_p2 = (ap_const_lv2_1 + agg_result_V_buf_0_tmp_2_1_i1_fu_2058_p3);
assign tmp_2_2_i2_fu_1695_p2 = (agg_result_V_buf_0_tmp_2_1_i2_fu_1687_p3 + ap_const_lv2_1);
assign tmp_2_2_i3_fu_1117_p2 = (agg_result_V_buf_0_tmp_2_1_i3_fu_1109_p3 + ap_const_lv2_1);
assign tmp_2_2_i_fu_2206_p2 = (ap_const_lv2_1 + agg_result_V_buf_0_tmp_2_1_i_fu_2198_p3);
assign tmp_2_3_i1_fu_2084_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_2_i4_fu_2080_p1);
assign tmp_2_3_i2_fu_1713_p2 = (agg_result_V_buf_0_tmp_2_2_i5_fu_1709_p1 + ap_const_lv3_1);
assign tmp_2_3_i3_fu_1135_p2 = (agg_result_V_buf_0_tmp_2_2_i6_fu_1131_p1 + ap_const_lv3_1);
assign tmp_2_3_i_fu_2224_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_2_i_c_fu_2220_p1);
assign tmp_2_4_i1_fu_2098_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_3_i1_fu_2090_p3);
assign tmp_2_4_i2_fu_1727_p2 = (agg_result_V_buf_0_tmp_2_3_i2_fu_1719_p3 + ap_const_lv3_1);
assign tmp_2_4_i3_fu_1149_p2 = (agg_result_V_buf_0_tmp_2_3_i3_fu_1141_p3 + ap_const_lv3_1);
assign tmp_2_4_i_fu_2238_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_3_i_fu_2230_p3);
assign tmp_2_5_i1_fu_2112_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_4_i1_fu_2104_p3);
assign tmp_2_5_i2_fu_1741_p2 = (agg_result_V_buf_0_tmp_2_4_i2_fu_1733_p3 + ap_const_lv3_1);
assign tmp_2_5_i3_fu_1163_p2 = (agg_result_V_buf_0_tmp_2_4_i3_fu_1155_p3 + ap_const_lv3_1);
assign tmp_2_5_i_fu_2252_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_4_i_fu_2244_p3);
assign tmp_2_6_i1_fu_2126_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_5_i1_fu_2118_p3);
assign tmp_2_6_i2_fu_1755_p2 = (agg_result_V_buf_0_tmp_2_5_i2_fu_1747_p3 + ap_const_lv3_1);
assign tmp_2_6_i3_fu_1177_p2 = (agg_result_V_buf_0_tmp_2_5_i3_fu_1169_p3 + ap_const_lv3_1);
assign tmp_2_6_i_fu_2266_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_5_i_fu_2258_p3);
assign tmp_2_7_i1_fu_2144_p2 = (ap_const_lv4_1 + agg_result_V_buf_0_tmp_2_6_i4_fu_2140_p1);
assign tmp_2_7_i2_fu_1773_p2 = (agg_result_V_buf_0_tmp_2_6_i5_fu_1769_p1 + ap_const_lv4_1);
assign tmp_2_7_i3_fu_1195_p2 = (agg_result_V_buf_0_tmp_2_6_i6_fu_1191_p1 + ap_const_lv4_1);
assign tmp_2_7_i_fu_2284_p2 = (ap_const_lv4_1 + agg_result_V_buf_0_tmp_2_6_i_c_fu_2280_p1);
assign tmp_30_fu_1277_p3 = {{ap_const_lv1_1}, {not_tmp_5_i2_fu_1251_p2}};
assign tmp_31_fu_1303_p3 = {{ap_const_lv1_1}, {agg_result_V_buf_1_1_i2_fu_1285_p3}};
assign tmp_32_cast_fu_1213_p1 = $signed(grp_fu_483_p2);
assign tmp_32_fu_512_p1 = rxAppOffsetBuffer_V[3:0];
assign tmp_33_fu_526_p4 = {{rxAppOffsetBuffer_V[ap_const_lv32_3 : ap_const_lv32_1]}};
assign tmp_34_fu_588_p4 = {{rxAppOffsetBuffer_V[ap_const_lv32_3 : ap_const_lv32_2]}};
assign tmp_35_fu_604_p3 = {{ap_const_lv1_1}, {agg_result_V_buf_1_2_i1_fu_576_p3}};

always @ (agg_result_V_buf_1_3_i1_fu_616_p3) begin
    tmp_36_fu_630_p4 = agg_result_V_buf_1_3_i1_fu_616_p3;
    tmp_36_fu_630_p4[ap_const_lv32_4] = ap_const_lv1_1[0];
end



always @ (agg_result_V_buf_1_4_i1_fu_640_p3) begin
    tmp_37_fu_654_p4 = agg_result_V_buf_1_4_i1_fu_640_p3;
    tmp_37_fu_654_p4[ap_const_lv32_5] = ap_const_lv1_1[0];
end



always @ (agg_result_V_buf_1_5_i1_fu_664_p3) begin
    tmp_38_fu_678_p4 = agg_result_V_buf_1_5_i1_fu_664_p3;
    tmp_38_fu_678_p4[ap_const_lv32_6] = ap_const_lv1_1[0];
end


assign tmp_39_fu_696_p3 = rxAppOffsetBuffer_V[ap_const_lv32_3];

always @ (agg_result_V_buf_1_6_i1_fu_688_p3) begin
    tmp_40_fu_704_p4 = agg_result_V_buf_1_6_i1_fu_688_p3;
    tmp_40_fu_704_p4[ap_const_lv32_7] = ap_const_lv1_1[0];
end


assign tmp_42_fu_740_p1 = grp_fu_366_p3;
assign tmp_44_fu_750_p2 = ($signed(Lo_assign_4_fu_731_p3) + $signed(ap_const_lv7_41));
assign tmp_47_fu_756_p3 = ((icmp3_fu_744_p2[0:0]===1'b1)? tmp_44_fu_750_p2: grp_fu_383_p2);
assign tmp_48_fu_764_p3 = ((icmp3_fu_744_p2[0:0]===1'b1)? grp_fu_374_p4: rxAppMemRdRxWord_data_V);
assign tmp_49_fu_772_p3 = ((icmp3_fu_744_p2[0:0]===1'b1)? grp_fu_383_p2: Lo_assign_4_fu_731_p3);
assign tmp_50_fu_780_p2 = (ap_const_lv7_3F - tmp_47_fu_756_p3);
assign tmp_51_fu_786_p1 = tmp_49_fu_772_p3;
assign tmp_52_fu_790_p1 = tmp_50_fu_780_p2;
assign tmp_53_fu_794_p2 = tmp_48_fu_764_p3 >> tmp_51_fu_786_p1;
assign tmp_54_fu_800_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_52_fu_790_p1;
assign tmp_56_fu_812_p2 = ($signed(ap_const_lv7_40) - $signed(tmp_1_fu_723_p3));
assign tmp_57_fu_818_p1 = tmp_56_fu_812_p2;
assign tmp_58_fu_822_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_57_fu_818_p1;
assign tmp_5_2_i1_fu_562_p2 = (tmp_32_fu_512_p1 > ap_const_lv4_2? 1'b1: 1'b0);
assign tmp_5_2_i2_fu_1297_p2 = (this_assign_8_fu_1245_p2 > ap_const_lv4_2? 1'b1: 1'b0);
assign tmp_5_2_i_fu_1875_p2 = (this_assign_7_fu_1823_p2 > ap_const_lv4_2? 1'b1: 1'b0);
assign tmp_5_4_i1_fu_624_p2 = (tmp_32_fu_512_p1 > ap_const_lv4_4? 1'b1: 1'b0);
assign tmp_5_4_i2_fu_1359_p2 = (this_assign_8_fu_1245_p2 > ap_const_lv4_4? 1'b1: 1'b0);
assign tmp_5_4_i_fu_1937_p2 = (this_assign_7_fu_1823_p2 > ap_const_lv4_4? 1'b1: 1'b0);
assign tmp_5_5_i1_fu_648_p2 = (tmp_32_fu_512_p1 > ap_const_lv4_5? 1'b1: 1'b0);
assign tmp_5_5_i2_fu_1383_p2 = (this_assign_8_fu_1245_p2 > ap_const_lv4_5? 1'b1: 1'b0);
assign tmp_5_5_i_fu_1961_p2 = (this_assign_7_fu_1823_p2 > ap_const_lv4_5? 1'b1: 1'b0);
assign tmp_5_6_i1_fu_672_p2 = (tmp_32_fu_512_p1 > ap_const_lv4_6? 1'b1: 1'b0);
assign tmp_5_6_i2_fu_1407_p2 = (this_assign_8_fu_1245_p2 > ap_const_lv4_6? 1'b1: 1'b0);
assign tmp_5_6_i_fu_1985_p2 = (this_assign_7_fu_1823_p2 > ap_const_lv4_6? 1'b1: 1'b0);
assign tmp_60_fu_2042_p1 = rxBufferReadData_V_keep_V_dout[0:0];
assign tmp_68_fu_1472_p2 = ($signed(ap_const_lv7_40) - $signed(Lo_assign_fu_1464_p3));
assign tmp_69_fu_1478_p1 = tmp_68_fu_1472_p2;
assign tmp_70_fu_1482_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_69_fu_1478_p1;
assign tmp_72_fu_1494_p2 = ($signed(ap_const_lv7_40) - $signed(Lo_assign_fu_1464_p3));
assign tmp_73_fu_1500_p1 = tmp_72_fu_1494_p2;
assign tmp_74_fu_1504_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_73_fu_1500_p1;
assign tmp_76_fu_1524_p2 = ($signed(ap_const_lv7_40) - $signed(tmp_14_fu_1516_p3));
assign tmp_77_fu_1530_p1 = tmp_76_fu_1524_p2;
assign tmp_78_fu_1534_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_77_fu_1530_p1;
assign tmp_81_fu_1546_p1 = grp_fu_420_p3;
assign tmp_82_fu_1556_p2 = (ap_const_lv7_3F - Lo_assign_fu_1464_p3);
assign tmp_83_fu_1562_p3 = ((icmp_fu_1550_p2[0:0]===1'b1)? ap_const_lv7_3F: Lo_assign_fu_1464_p3);
assign tmp_84_fu_1570_p3 = ((icmp_fu_1550_p2[0:0]===1'b1)? tmp_82_fu_1556_p2: Lo_assign_fu_1464_p3);
assign tmp_85_fu_1584_p3 = ((icmp_fu_1550_p2[0:0]===1'b1)? Lo_assign_op_fu_1578_p2: ap_const_lv7_0);
assign tmp_86_fu_1592_p1 = tmp_84_fu_1570_p3;
assign tmp_87_fu_1596_p1 = tmp_83_fu_1562_p3;
assign tmp_88_fu_1600_p1 = tmp_85_fu_1584_p3;
assign tmp_89_fu_1604_p2 = p_Result_7_fu_1540_p2 << tmp_86_fu_1592_p1;

integer ap_tvar_int_2;

always @ (tmp_89_fu_1604_p2) begin
    for (ap_tvar_int_2 = 64 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > ap_const_lv32_3F - ap_const_lv32_0) begin
            tmp_90_fu_1610_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_90_fu_1610_p4[ap_tvar_int_2] = tmp_89_fu_1604_p2[ap_const_lv32_3F - ap_tvar_int_2];
        end
    end
end


assign tmp_91_fu_1620_p3 = ((icmp_fu_1550_p2[0:0]===1'b1)? tmp_90_fu_1610_p4: tmp_89_fu_1604_p2);
assign tmp_92_fu_1628_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF << tmp_87_fu_1596_p1;
assign tmp_93_fu_1634_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_88_fu_1600_p1;
assign tmp_94_fu_1646_p2 = (p_demorgan1_fu_1640_p2 ^ ap_const_lv64_FFFFFFFFFFFFFFFF);
assign tmp_95_fu_1652_p2 = (p_Result_6_fu_1510_p2 & tmp_94_fu_1646_p2);
assign tmp_96_fu_1658_p2 = (tmp_91_fu_1620_p3 & p_demorgan1_fu_1640_p2);
assign tmp_98_fu_1671_p1 = rxBufferReadData_V_keep_V_dout[0:0];
assign tmp_keep_V_fu_714_p3 = ((tmp_39_fu_696_p3[0:0]===1'b1)? tmp_40_fu_704_p4: agg_result_V_buf_1_6_i1_fu_688_p3);
assign tmp_nbreadreq_fu_225_p3 = rxAppDoubleAccess_V_V_empty_n;


endmodule //toe_rxAppMemDataRead

