// Seed: 2958414131
module module_0 (
    output tri1  id_0,
    output wand  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  wire  id_4,
    input  wand  id_5,
    input  tri0  id_6,
    input  tri0  id_7,
    input  tri   id_8,
    output wire  id_9,
    input  tri   id_10,
    input  tri0  id_11,
    input  uwire id_12
);
  tri0 id_14 = 1;
  wire id_15;
  assign id_9 = id_5 - id_6;
  wire id_16, id_17 = id_12;
  assign id_17 = id_3;
  wire id_18;
  assign id_1 = id_16;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1
    , id_9,
    input logic id_2,
    input supply1 id_3,
    input wor id_4,
    output tri1 id_5,
    input uwire id_6,
    input tri id_7
);
  final @(posedge 1 ^ !$display(~1, 1'b0, id_9) or id_2.id_9) id_9 <= 1'b0;
  assign id_0 = id_6 * id_6 && 1;
  wire id_10;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1,
      id_6,
      id_6,
      id_1,
      id_7,
      id_7,
      id_3,
      id_5,
      id_1,
      id_7,
      id_3
  );
  assign modCall_1.type_26 = 0;
endmodule
