{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583091198240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583091198247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 01 13:33:18 2020 " "Processing started: Sun Mar 01 13:33:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583091198247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583091198247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp1_quartus_test_proj_0 -c mp1_quartus_test_proj_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp1_quartus_test_proj_0 -c mp1_quartus_test_proj_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583091198248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583091198750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583091198750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/xor4_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/xor4_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR4_tb-verify " "Found design unit 1: XOR4_tb-verify" {  } { { "../XOR4_tb.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/XOR4_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209570 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR4_tb " "Found entity 1: XOR4_tb" {  } { { "../XOR4_tb.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/XOR4_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583091209570 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "XOR4 ../XOR4.vhd " "Entity \"XOR4\" obtained from \"../XOR4.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../XOR4.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/XOR4.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1583091209573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/xor4.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/xor4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR4-equation " "Found design unit 1: XOR4-equation" {  } { { "../XOR4.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/XOR4.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209573 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 XOR4-behavior " "Found design unit 2: XOR4-behavior" {  } { { "../XOR4.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/XOR4.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209573 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 XOR4-cmpnt " "Found design unit 3: XOR4-cmpnt" {  } { { "../XOR4.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/XOR4.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209573 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR4 " "Found entity 1: XOR4" {  } { { "../XOR4.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/XOR4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583091209573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/xor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/xor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR2-cmpnt " "Found design unit 1: XOR2-cmpnt" {  } { { "../XOR2.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/XOR2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209576 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR2 " "Found entity 1: XOR2" {  } { { "../XOR2.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/XOR2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583091209576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/or4_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/or4_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR4_tb-verify " "Found design unit 1: OR4_tb-verify" {  } { { "../OR4_tb.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/OR4_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209579 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR4_tb " "Found entity 1: OR4_tb" {  } { { "../OR4_tb.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/OR4_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583091209579 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "OR4 " "Entity \"OR4\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../OR4.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/OR4.vhd" 6 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1583091209582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/or4.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/or4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR4-equation " "Found design unit 1: OR4-equation" {  } { { "../OR4.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/OR4.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209582 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 OR4-behavior " "Found design unit 2: OR4-behavior" {  } { { "../OR4.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/OR4.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209582 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 OR4-cmpnt " "Found design unit 3: OR4-cmpnt" {  } { { "../OR4.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/OR4.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583091209582 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "OR2 " "Entity \"OR2\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../OR2.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/OR2.vhd" 6 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1583091209585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/or2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/or2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR2-equation " "Found design unit 1: OR2-equation" {  } { { "../OR2.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/OR2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583091209585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/not1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/not1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT1-equation " "Found design unit 1: NOT1-equation" {  } { { "../NOT1.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/NOT1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209587 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT1 " "Found entity 1: NOT1" {  } { { "../NOT1.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/NOT1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583091209587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/nand4_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/nand4_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND4_tb-verify " "Found design unit 1: NAND4_tb-verify" {  } { { "../NAND4_tb.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/NAND4_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209590 ""} { "Info" "ISGN_ENTITY_NAME" "1 NAND4_tb " "Found entity 1: NAND4_tb" {  } { { "../NAND4_tb.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/NAND4_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583091209590 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NAND4 " "Entity \"NAND4\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../NAND4.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/NAND4.vhd" 6 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1583091209593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/nand4.vhd 5 1 " "Found 5 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/nand4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND4-equation " "Found design unit 1: NAND4-equation" {  } { { "../NAND4.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/NAND4.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209593 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NAND4-behavior " "Found design unit 2: NAND4-behavior" {  } { { "../NAND4.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/NAND4.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209593 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 NAND4-cmpnt_prim " "Found design unit 3: NAND4-cmpnt_prim" {  } { { "../NAND4.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/NAND4.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209593 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND4-cmpnt_self " "Found design unit 4: NAND4-cmpnt_self" {  } { { "../NAND4.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/NAND4.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583091209593 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NAND2 " "Entity \"NAND2\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../NAND2.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/NAND2.vhd" 6 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1583091209596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/nand2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/nand2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND2-equation " "Found design unit 1: NAND2-equation" {  } { { "../NAND2.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/NAND2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583091209596 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "AND2 " "Entity \"AND2\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../AND2.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/AND2.vhd" 6 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1583091209599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/and2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/and2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND2-equation " "Found design unit 1: AND2-equation" {  } { { "../AND2.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/AND2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583091209599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583091209599 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NAND2 " "Entity \"NAND2\" will be ignored because it conflicts with Quartus Prime primitive name" {  } {  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1583091209637 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "NAND2 " "Top-level design entity \"NAND2\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1583091209637 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583091209781 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 01 13:33:29 2020 " "Processing ended: Sun Mar 01 13:33:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583091209781 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583091209781 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583091209781 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583091209781 ""}
