<stg><name>conv2d.1</name>


<trans_list>

<trans id="344" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="21" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="30" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="40" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph18:0 %br_ln71 = br void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten82 = phi i14 0, void %.lr.ph18, i14 %add_ln71, void %._crit_edge19

]]></Node>
<StgValue><ssdm name="indvar_flatten82"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1 %i = phi i5 1, void %.lr.ph18, i5 %select_ln71_2, void %._crit_edge19

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten56 = phi i11 0, void %.lr.ph18, i11 %select_ln74, void %._crit_edge19

]]></Node>
<StgValue><ssdm name="indvar_flatten56"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3 %ii = phi i5 1, void %.lr.ph18, i5 %ii_cast8_mid2, void %._crit_edge19

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:4 %iii = phi i6 0, void %.lr.ph18, i6 %add_ln77, void %._crit_edge19

]]></Node>
<StgValue><ssdm name="iii"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5 %add_ln71 = add i14 %indvar_flatten82, i14 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="5">
<![CDATA[
:6 %zext_ln74 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7 %mul_ln74 = mul i9 %zext_ln74, i9 22

]]></Node>
<StgValue><ssdm name="mul_ln74"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="5">
<![CDATA[
:8 %ii_cast = zext i5 %ii

]]></Node>
<StgValue><ssdm name="ii_cast"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9 %tmp = add i6 %ii_cast, i6 41

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="6">
<![CDATA[
:10 %tmp_cast = sext i6 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:11 %empty = add i9 %tmp_cast, i9 %mul_ln74

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:12 %icmp_ln71 = icmp_eq  i14 %indvar_flatten82, i14 15488

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln71 = br i1 %icmp_ln71, void %._crit_edge14.loopexit, void %._crit_edge19.loopexit

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge14.loopexit:2 %icmp_ln74 = icmp_eq  i11 %indvar_flatten56, i11 704

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge14.loopexit:3 %select_ln71 = select i1 %icmp_ln74, i5 1, i5 %ii

]]></Node>
<StgValue><ssdm name="select_ln71"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge14.loopexit:4 %add_ln71_1 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="5">
<![CDATA[
._crit_edge14.loopexit:5 %zext_ln74_1 = zext i5 %add_ln71_1

]]></Node>
<StgValue><ssdm name="zext_ln74_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge14.loopexit:6 %mul_ln74_1 = mul i9 %zext_ln74_1, i9 22

]]></Node>
<StgValue><ssdm name="mul_ln74_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge14.loopexit:7 %select_ln71_1 = select i1 %icmp_ln74, i9 %mul_ln74_1, i9 %mul_ln74

]]></Node>
<StgValue><ssdm name="select_ln71_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge14.loopexit:8 %p_mid174 = add i9 %mul_ln74_1, i9 490

]]></Node>
<StgValue><ssdm name="p_mid174"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge14.loopexit:9 %xor_ln71 = xor i1 %icmp_ln74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln71"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge14.loopexit:10 %icmp_ln77 = icmp_eq  i6 %iii, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge14.loopexit:11 %and_ln71 = and i1 %icmp_ln77, i1 %xor_ln71

]]></Node>
<StgValue><ssdm name="and_ln71"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge14.loopexit:12 %select_ln71_2 = select i1 %icmp_ln74, i5 %add_ln71_1, i5 %i

]]></Node>
<StgValue><ssdm name="select_ln71_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge14.loopexit:13 %add_ln74 = add i5 %select_ln71, i5 1

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge14.loopexit:15 %empty_34 = or i1 %and_ln71, i1 %icmp_ln74

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge14.loopexit:16 %iii_mid2 = select i1 %empty_34, i6 0, i6 %iii

]]></Node>
<StgValue><ssdm name="iii_mid2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge14.loopexit:17 %ii_cast8_mid2 = select i1 %and_ln71, i5 %add_ln74, i5 %select_ln71

]]></Node>
<StgValue><ssdm name="ii_cast8_mid2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="5">
<![CDATA[
._crit_edge14.loopexit:19 %ii_cast_mid1 = zext i5 %add_ln74

]]></Node>
<StgValue><ssdm name="ii_cast_mid1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge14.loopexit:20 %tmp_mid1 = add i6 %ii_cast_mid1, i6 41

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="6">
<![CDATA[
._crit_edge14.loopexit:21 %tmp_cast_mid1 = sext i6 %tmp_mid1

]]></Node>
<StgValue><ssdm name="tmp_cast_mid1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge14.loopexit:22 %p_mid152 = add i9 %tmp_cast_mid1, i9 %select_ln71_1

]]></Node>
<StgValue><ssdm name="p_mid152"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge14.loopexit:23 %select_ln71_3 = select i1 %icmp_ln74, i9 %p_mid174, i9 %empty

]]></Node>
<StgValue><ssdm name="select_ln71_3"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge14.loopexit:24 %empty_35 = select i1 %and_ln71, i9 %p_mid152, i9 %select_ln71_3

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
._crit_edge14.loopexit:25 %p_mid = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %empty_35, i5 0

]]></Node>
<StgValue><ssdm name="p_mid"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="6">
<![CDATA[
._crit_edge14.loopexit:28 %zext_ln77_2 = zext i6 %iii_mid2

]]></Node>
<StgValue><ssdm name="zext_ln77_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge14.loopexit:30 %sum19 = add i14 %zext_ln77_2, i14 %p_mid

]]></Node>
<StgValue><ssdm name="sum19"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="29" op_0_bw="14">
<![CDATA[
._crit_edge14.loopexit:31 %sum19_cast = zext i14 %sum19

]]></Node>
<StgValue><ssdm name="sum19_cast"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge14.loopexit:32 %mul85 = mul i29 %sum19_cast, i29 21662

]]></Node>
<StgValue><ssdm name="mul85"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="18" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge14.loopexit:34 %newIndex = urem i14 %sum19, i14 1549

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0">
<![CDATA[
._crit_edge19.loopexit:0 %ret_ln111 = ret

]]></Node>
<StgValue><ssdm name="ret_ln111"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="84" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge14.loopexit:32 %mul85 = mul i29 %sum19_cast, i29 21662

]]></Node>
<StgValue><ssdm name="mul85"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="17" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge14.loopexit:34 %newIndex = urem i14 %sum19, i14 1549

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="86" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge14.loopexit:32 %mul85 = mul i29 %sum19_cast, i29 21662

]]></Node>
<StgValue><ssdm name="mul85"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="16" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge14.loopexit:34 %newIndex = urem i14 %sum19, i14 1549

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge14.loopexit:32 %mul85 = mul i29 %sum19_cast, i29 21662

]]></Node>
<StgValue><ssdm name="mul85"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.loopexit:33 %arrayNo_cast = partselect i4 @_ssdm_op_PartSelect.i4.i29.i32.i32, i29 %mul85, i32 25, i32 28

]]></Node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="15" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge14.loopexit:34 %newIndex = urem i14 %sum19, i14 1549

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="14" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge14.loopexit:34 %newIndex = urem i14 %sum19, i14 1549

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="13" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge14.loopexit:34 %newIndex = urem i14 %sum19, i14 1549

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="12" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge14.loopexit:34 %newIndex = urem i14 %sum19, i14 1549

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="94" st_id="9" stage="11" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge14.loopexit:34 %newIndex = urem i14 %sum19, i14 1549

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="95" st_id="10" stage="10" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge14.loopexit:34 %newIndex = urem i14 %sum19, i14 1549

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="96" st_id="11" stage="9" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge14.loopexit:34 %newIndex = urem i14 %sum19, i14 1549

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="97" st_id="12" stage="8" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge14.loopexit:34 %newIndex = urem i14 %sum19, i14 1549

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="98" st_id="13" stage="7" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge14.loopexit:34 %newIndex = urem i14 %sum19, i14 1549

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="99" st_id="14" stage="6" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge14.loopexit:34 %newIndex = urem i14 %sum19, i14 1549

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="100" st_id="15" stage="5" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge14.loopexit:34 %newIndex = urem i14 %sum19, i14 1549

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="101" st_id="16" stage="4" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge14.loopexit:34 %newIndex = urem i14 %sum19, i14 1549

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="102" st_id="17" stage="3" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge14.loopexit:34 %newIndex = urem i14 %sum19, i14 1549

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="103" st_id="18" stage="2" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge14.loopexit:34 %newIndex = urem i14 %sum19, i14 1549

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="104" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge14.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="105" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge14.loopexit:1 %empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15488, i64 15488, i64 15488

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="106" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge14.loopexit:14 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_74_2_VITIS_LOOP_77_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="107" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="5">
<![CDATA[
._crit_edge14.loopexit:18 %ii_cast8_mid2_cast = zext i5 %ii_cast8_mid2

]]></Node>
<StgValue><ssdm name="ii_cast8_mid2_cast"/></StgValue>
</operation>

<operation id="108" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge14.loopexit:26 %zext_ln77 = zext i6 %iii_mid2

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="109" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="6">
<![CDATA[
._crit_edge14.loopexit:27 %zext_ln77_1 = zext i6 %iii_mid2

]]></Node>
<StgValue><ssdm name="zext_ln77_1"/></StgValue>
</operation>

<operation id="110" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge14.loopexit:29 %specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="111" st_id="19" stage="1" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge14.loopexit:34 %newIndex = urem i14 %sum19, i14 1549

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="112" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge14.loopexit:35 %newIndex_cast = zext i14 %newIndex

]]></Node>
<StgValue><ssdm name="newIndex_cast"/></StgValue>
</operation>

<operation id="113" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14.loopexit:36 %output_0_addr = getelementptr i32 %output_0, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="output_0_addr"/></StgValue>
</operation>

<operation id="114" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14.loopexit:37 %output_1_addr = getelementptr i32 %output_1, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="output_1_addr"/></StgValue>
</operation>

<operation id="115" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14.loopexit:38 %output_2_addr = getelementptr i32 %output_2, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="output_2_addr"/></StgValue>
</operation>

<operation id="116" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14.loopexit:39 %output_3_addr = getelementptr i32 %output_3, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="output_3_addr"/></StgValue>
</operation>

<operation id="117" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14.loopexit:40 %output_4_addr = getelementptr i32 %output_4, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="output_4_addr"/></StgValue>
</operation>

<operation id="118" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14.loopexit:41 %output_5_addr = getelementptr i32 %output_5, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="output_5_addr"/></StgValue>
</operation>

<operation id="119" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14.loopexit:42 %output_6_addr = getelementptr i32 %output_6, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="output_6_addr"/></StgValue>
</operation>

<operation id="120" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14.loopexit:43 %output_7_addr = getelementptr i32 %output_7, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="output_7_addr"/></StgValue>
</operation>

<operation id="121" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14.loopexit:44 %output_8_addr = getelementptr i32 %output_8, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="output_8_addr"/></StgValue>
</operation>

<operation id="122" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14.loopexit:45 %output_9_addr = getelementptr i32 %output_9, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="output_9_addr"/></StgValue>
</operation>

<operation id="123" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
._crit_edge14.loopexit:46 %switch_ln98 = switch i4 %arrayNo_cast, void %branch39, i4 0, void %branch30, i4 1, void %branch31, i4 2, void %branch32, i4 3, void %branch33, i4 4, void %branch34, i4 5, void %branch35, i4 6, void %branch36, i4 7, void %branch37, i4 8, void %branch38

]]></Node>
<StgValue><ssdm name="switch_ln98"/></StgValue>
</operation>

<operation id="124" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="11">
<![CDATA[
branch38:0 %output_8_load = load i11 %output_8_addr

]]></Node>
<StgValue><ssdm name="output_8_load"/></StgValue>
</operation>

<operation id="125" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="11">
<![CDATA[
branch37:0 %output_7_load = load i11 %output_7_addr

]]></Node>
<StgValue><ssdm name="output_7_load"/></StgValue>
</operation>

<operation id="126" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="11">
<![CDATA[
branch36:0 %output_6_load = load i11 %output_6_addr

]]></Node>
<StgValue><ssdm name="output_6_load"/></StgValue>
</operation>

<operation id="127" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="11">
<![CDATA[
branch35:0 %output_5_load = load i11 %output_5_addr

]]></Node>
<StgValue><ssdm name="output_5_load"/></StgValue>
</operation>

<operation id="128" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="11">
<![CDATA[
branch34:0 %output_4_load = load i11 %output_4_addr

]]></Node>
<StgValue><ssdm name="output_4_load"/></StgValue>
</operation>

<operation id="129" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="11">
<![CDATA[
branch33:0 %output_3_load = load i11 %output_3_addr

]]></Node>
<StgValue><ssdm name="output_3_load"/></StgValue>
</operation>

<operation id="130" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="11">
<![CDATA[
branch32:0 %output_2_load = load i11 %output_2_addr

]]></Node>
<StgValue><ssdm name="output_2_load"/></StgValue>
</operation>

<operation id="131" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="11">
<![CDATA[
branch31:0 %output_1_load = load i11 %output_1_addr

]]></Node>
<StgValue><ssdm name="output_1_load"/></StgValue>
</operation>

<operation id="132" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="11">
<![CDATA[
branch30:0 %output_0_load = load i11 %output_0_addr

]]></Node>
<StgValue><ssdm name="output_0_load"/></StgValue>
</operation>

<operation id="133" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="-1"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-2"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-3"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-4"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-5"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-6"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="11">
<![CDATA[
branch39:0 %output_9_load = load i11 %output_9_addr

]]></Node>
<StgValue><ssdm name="output_9_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="134" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="11">
<![CDATA[
branch38:0 %output_8_load = load i11 %output_8_addr

]]></Node>
<StgValue><ssdm name="output_8_load"/></StgValue>
</operation>

<operation id="135" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
branch38:1 %br_ln98 = br void %.lr.ph32.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="136" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="11">
<![CDATA[
branch37:0 %output_7_load = load i11 %output_7_addr

]]></Node>
<StgValue><ssdm name="output_7_load"/></StgValue>
</operation>

<operation id="137" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
branch37:1 %br_ln98 = br void %.lr.ph32.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="138" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="11">
<![CDATA[
branch36:0 %output_6_load = load i11 %output_6_addr

]]></Node>
<StgValue><ssdm name="output_6_load"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
branch36:1 %br_ln98 = br void %.lr.ph32.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="140" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="11">
<![CDATA[
branch35:0 %output_5_load = load i11 %output_5_addr

]]></Node>
<StgValue><ssdm name="output_5_load"/></StgValue>
</operation>

<operation id="141" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
branch35:1 %br_ln98 = br void %.lr.ph32.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="142" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="11">
<![CDATA[
branch34:0 %output_4_load = load i11 %output_4_addr

]]></Node>
<StgValue><ssdm name="output_4_load"/></StgValue>
</operation>

<operation id="143" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
branch34:1 %br_ln98 = br void %.lr.ph32.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="144" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="11">
<![CDATA[
branch33:0 %output_3_load = load i11 %output_3_addr

]]></Node>
<StgValue><ssdm name="output_3_load"/></StgValue>
</operation>

<operation id="145" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
branch33:1 %br_ln98 = br void %.lr.ph32.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="146" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="11">
<![CDATA[
branch32:0 %output_2_load = load i11 %output_2_addr

]]></Node>
<StgValue><ssdm name="output_2_load"/></StgValue>
</operation>

<operation id="147" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
branch32:1 %br_ln98 = br void %.lr.ph32.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="148" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="11">
<![CDATA[
branch31:0 %output_1_load = load i11 %output_1_addr

]]></Node>
<StgValue><ssdm name="output_1_load"/></StgValue>
</operation>

<operation id="149" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
branch31:1 %br_ln98 = br void %.lr.ph32.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="150" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="11">
<![CDATA[
branch30:0 %output_0_load = load i11 %output_0_addr

]]></Node>
<StgValue><ssdm name="output_0_load"/></StgValue>
</operation>

<operation id="151" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
branch30:1 %br_ln98 = br void %.lr.ph32.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="152" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="-1"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-2"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-3"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-4"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-5"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-6"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="11">
<![CDATA[
branch39:0 %output_9_load = load i11 %output_9_addr

]]></Node>
<StgValue><ssdm name="output_9_load"/></StgValue>
</operation>

<operation id="153" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="-1"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-2"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-3"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-4"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-5"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-6"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
branch39:1 %br_ln98 = br void %.lr.ph32.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="154" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
.lr.ph32.preheader.preheader:0 %add4320_ph = phi i32 %output_0_load, void %branch30, i32 %output_1_load, void %branch31, i32 %output_2_load, void %branch32, i32 %output_3_load, void %branch33, i32 %output_4_load, void %branch34, i32 %output_5_load, void %branch35, i32 %output_6_load, void %branch36, i32 %output_7_load, void %branch37, i32 %output_8_load, void %branch38, i32 %output_9_load, void %branch39

]]></Node>
<StgValue><ssdm name="add4320_ph"/></StgValue>
</operation>

<operation id="155" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.lr.ph32.preheader.preheader:1 %p_mid116 = add i5 %select_ln71_2, i5 31

]]></Node>
<StgValue><ssdm name="p_mid116"/></StgValue>
</operation>

<operation id="156" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.lr.ph32.preheader.preheader:2 %p_shl1_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_mid116, i5 0

]]></Node>
<StgValue><ssdm name="p_shl1_mid"/></StgValue>
</operation>

<operation id="157" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.lr.ph32.preheader.preheader:3 %p_shl2_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %p_mid116, i3 0

]]></Node>
<StgValue><ssdm name="p_shl2_mid"/></StgValue>
</operation>

<operation id="158" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="8">
<![CDATA[
.lr.ph32.preheader.preheader:4 %p_shl2_cast_mid126 = zext i8 %p_shl2_mid

]]></Node>
<StgValue><ssdm name="p_shl2_cast_mid126"/></StgValue>
</operation>

<operation id="159" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.lr.ph32.preheader.preheader:5 %p_mid128 = sub i10 %p_shl1_mid, i10 %p_shl2_cast_mid126

]]></Node>
<StgValue><ssdm name="p_mid128"/></StgValue>
</operation>

<operation id="160" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph32.preheader.preheader:6 %br_ln83 = br void %.lr.ph32.preheader

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="161" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.lr.ph32.preheader:0 %indvar_flatten42 = phi i4 %add_ln83, void %.lr.ph32, i4 0, void %.lr.ph32.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten42"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph32.preheader:1 %iv = phi i64 %select_ln83_1, void %.lr.ph32, i64 0, void %.lr.ph32.preheader.preheader

]]></Node>
<StgValue><ssdm name="iv"/></StgValue>
</operation>

<operation id="163" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.lr.ph32.preheader:2 %indvar_flatten = phi i4 %select_ln86_4, void %.lr.ph32, i4 0, void %.lr.ph32.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.lr.ph32.preheader:3 %v = phi i3 %select_ln86_3, void %.lr.ph32, i3 7, void %.lr.ph32.preheader.preheader

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="165" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.lr.ph32.preheader:4 %vi = phi i3 %add_ln95, void %.lr.ph32, i3 7, void %.lr.ph32.preheader.preheader

]]></Node>
<StgValue><ssdm name="vi"/></StgValue>
</operation>

<operation id="166" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph32.preheader:5 %add4320 = phi i32 %add1, void %.lr.ph32, i32 %add4320_ph, void %.lr.ph32.preheader.preheader

]]></Node>
<StgValue><ssdm name="add4320"/></StgValue>
</operation>

<operation id="167" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph32.preheader:6 %add_ln83 = add i4 %indvar_flatten42, i4 1

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="168" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="3">
<![CDATA[
.lr.ph32.preheader:7 %sext_ln86 = sext i3 %v

]]></Node>
<StgValue><ssdm name="sext_ln86"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.lr.ph32.preheader:8 %empty_28 = add i5 %sext_ln86, i5 %select_ln71_2

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.lr.ph32.preheader:9 %p_shl1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_28, i5 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.lr.ph32.preheader:10 %p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_28, i3 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="172" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="8">
<![CDATA[
.lr.ph32.preheader:11 %p_shl2_cast = zext i8 %p_shl2

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.lr.ph32.preheader:12 %empty_29 = sub i10 %p_shl1, i10 %p_shl2_cast

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph32.preheader:13 %indvars_iv_next34 = add i3 %v, i3 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next34"/></StgValue>
</operation>

<operation id="175" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="3">
<![CDATA[
.lr.ph32.preheader:14 %indvars_iv_next34_cast = zext i3 %indvars_iv_next34

]]></Node>
<StgValue><ssdm name="indvars_iv_next34_cast"/></StgValue>
</operation>

<operation id="176" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="3">
<![CDATA[
.lr.ph32.preheader:15 %empty_30 = trunc i3 %indvars_iv_next34

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="177" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.lr.ph32.preheader:16 %p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_30, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="178" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph32.preheader:17 %sub_ln94 = sub i4 %p_shl, i4 %indvars_iv_next34_cast

]]></Node>
<StgValue><ssdm name="sub_ln94"/></StgValue>
</operation>

<operation id="179" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph32.preheader:18 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="180" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph32.preheader:19 %icmp_ln83 = icmp_eq  i4 %indvar_flatten42, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="181" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph32.preheader:20 %br_ln83 = br i1 %icmp_ln83, void %.lr.ph32, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="182" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph32:2 %icmp_ln86 = icmp_eq  i4 %indvar_flatten, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="183" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph32:3 %select_ln83 = select i1 %icmp_ln86, i3 7, i3 %v

]]></Node>
<StgValue><ssdm name="select_ln83"/></StgValue>
</operation>

<operation id="184" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph32:4 %add_ln83_2 = add i64 %iv, i64 1

]]></Node>
<StgValue><ssdm name="add_ln83_2"/></StgValue>
</operation>

<operation id="185" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph32:5 %select_ln83_1 = select i1 %icmp_ln86, i64 %add_ln83_2, i64 %iv

]]></Node>
<StgValue><ssdm name="select_ln83_1"/></StgValue>
</operation>

<operation id="186" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="64">
<![CDATA[
.lr.ph32:6 %trunc_ln83 = trunc i64 %select_ln83_1

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="187" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="64">
<![CDATA[
.lr.ph32:7 %trunc_ln83_1 = trunc i64 %select_ln83_1

]]></Node>
<StgValue><ssdm name="trunc_ln83_1"/></StgValue>
</operation>

<operation id="188" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph32:8 %add_ln83_1 = add i4 %trunc_ln83_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="189" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.lr.ph32:9 %select_ln83_2 = select i1 %icmp_ln86, i4 0, i4 %sub_ln94

]]></Node>
<StgValue><ssdm name="select_ln83_2"/></StgValue>
</operation>

<operation id="190" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.lr.ph32:10 %select_ln83_3 = select i1 %icmp_ln86, i10 %p_mid128, i10 %empty_29

]]></Node>
<StgValue><ssdm name="select_ln83_3"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.lr.ph32:12 %xor_ln83 = xor i1 %icmp_ln86, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83"/></StgValue>
</operation>

<operation id="192" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph32:13 %icmp_ln89 = icmp_eq  i3 %vi, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.lr.ph32:14 %and_ln83 = and i1 %icmp_ln89, i1 %xor_ln83

]]></Node>
<StgValue><ssdm name="and_ln83"/></StgValue>
</operation>

<operation id="194" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph32:15 %indvars_iv_next34_dup = add i3 %select_ln83, i3 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next34_dup"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.lr.ph32:17 %or_ln86 = or i1 %and_ln83, i1 %icmp_ln86

]]></Node>
<StgValue><ssdm name="or_ln86"/></StgValue>
</operation>

<operation id="196" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph32:18 %select_ln86 = select i1 %or_ln86, i3 7, i3 %vi

]]></Node>
<StgValue><ssdm name="select_ln86"/></StgValue>
</operation>

<operation id="197" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="3">
<![CDATA[
.lr.ph32:19 %sext_ln86_1 = sext i3 %indvars_iv_next34_dup

]]></Node>
<StgValue><ssdm name="sext_ln86_1"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.lr.ph32:20 %p_mid1 = add i5 %sext_ln86_1, i5 %select_ln71_2

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.lr.ph32:21 %p_shl1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_mid1, i5 0

]]></Node>
<StgValue><ssdm name="p_shl1_mid1"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.lr.ph32:22 %p_shl2_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %p_mid1, i3 0

]]></Node>
<StgValue><ssdm name="p_shl2_mid1"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="8">
<![CDATA[
.lr.ph32:23 %p_shl2_cast_mid1 = zext i8 %p_shl2_mid1

]]></Node>
<StgValue><ssdm name="p_shl2_cast_mid1"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.lr.ph32:24 %p_mid13 = sub i10 %p_shl1_mid1, i10 %p_shl2_cast_mid1

]]></Node>
<StgValue><ssdm name="p_mid13"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph32:25 %indvars_iv_next34_mid1 = add i3 %select_ln83, i3 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next34_mid1"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="3">
<![CDATA[
.lr.ph32:26 %indvars_iv_next34_cast_mid1 = zext i3 %indvars_iv_next34_mid1

]]></Node>
<StgValue><ssdm name="indvars_iv_next34_cast_mid1"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="3">
<![CDATA[
.lr.ph32:27 %empty_32 = trunc i3 %indvars_iv_next34_mid1

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.lr.ph32:28 %p_shl_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_32, i2 0

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph32:29 %sub_ln94_1 = sub i4 %p_shl_mid1, i4 %indvars_iv_next34_cast_mid1

]]></Node>
<StgValue><ssdm name="sub_ln94_1"/></StgValue>
</operation>

<operation id="208" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.lr.ph32:30 %select_ln86_1 = select i1 %and_ln83, i4 %sub_ln94_1, i4 %select_ln83_2

]]></Node>
<StgValue><ssdm name="select_ln86_1"/></StgValue>
</operation>

<operation id="209" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.lr.ph32:31 %select_ln86_2 = select i1 %and_ln83, i10 %p_mid13, i10 %select_ln83_3

]]></Node>
<StgValue><ssdm name="select_ln86_2"/></StgValue>
</operation>

<operation id="210" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.lr.ph32:32 %add_ln86 = add i10 %select_ln86_2, i10 %ii_cast8_mid2_cast

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="211" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph32:34 %select_ln86_3 = select i1 %and_ln83, i3 %indvars_iv_next34_dup, i3 %select_ln83

]]></Node>
<StgValue><ssdm name="select_ln86_3"/></StgValue>
</operation>

<operation id="212" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="3">
<![CDATA[
.lr.ph32:35 %vi_cast = sext i3 %select_ln86

]]></Node>
<StgValue><ssdm name="vi_cast"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="3">
<![CDATA[
.lr.ph32:37 %trunc_ln95 = trunc i3 %select_ln86

]]></Node>
<StgValue><ssdm name="trunc_ln95"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="2">
<![CDATA[
.lr.ph32:38 %sext_ln95 = sext i2 %trunc_ln95

]]></Node>
<StgValue><ssdm name="sext_ln95"/></StgValue>
</operation>

<operation id="215" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph32:40 %add_ln95_1 = add i4 %sext_ln95, i4 %select_ln86_1

]]></Node>
<StgValue><ssdm name="add_ln95_1"/></StgValue>
</operation>

<operation id="216" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph32:41 %add_ln95_2 = add i4 %add_ln83_1, i4 %add_ln95_1

]]></Node>
<StgValue><ssdm name="add_ln95_2"/></StgValue>
</operation>

<operation id="217" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
.lr.ph32:42 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %add_ln95_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="218" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.lr.ph32:43 %add_ln98_2 = add i10 %vi_cast, i10 %trunc_ln83

]]></Node>
<StgValue><ssdm name="add_ln98_2"/></StgValue>
</operation>

<operation id="219" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.lr.ph32:44 %add_ln98 = add i10 %add_ln98_2, i10 %add_ln86

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="220" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="10">
<![CDATA[
.lr.ph32:45 %zext_ln98 = zext i10 %add_ln98

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph32:46 %input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="222" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="10">
<![CDATA[
.lr.ph32:47 %input_load = load i10 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="223" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.lr.ph32:48 %add_ln98_1 = add i9 %shl_ln, i9 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln98_1"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="9">
<![CDATA[
.lr.ph32:49 %zext_ln98_1 = zext i9 %add_ln98_1

]]></Node>
<StgValue><ssdm name="zext_ln98_1"/></StgValue>
</operation>

<operation id="225" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph32:50 %layer_2_weights_addr = getelementptr i32 %layer_2_weights, i64 0, i64 %zext_ln98_1

]]></Node>
<StgValue><ssdm name="layer_2_weights_addr"/></StgValue>
</operation>

<operation id="226" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="9">
<![CDATA[
.lr.ph32:51 %layer_2_weights_load = load i9 %layer_2_weights_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_load"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph32:54 %add_ln86_1 = add i4 %indvar_flatten, i4 1

]]></Node>
<StgValue><ssdm name="add_ln86_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="228" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="10">
<![CDATA[
.lr.ph32:47 %input_load = load i10 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="229" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="9">
<![CDATA[
.lr.ph32:51 %layer_2_weights_load = load i9 %layer_2_weights_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_load"/></StgValue>
</operation>

<operation id="230" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph32:52 %mul = fmul i32 %input_load, i32 %layer_2_weights_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="231" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph32:52 %mul = fmul i32 %input_load, i32 %layer_2_weights_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="232" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph32:39 %add_ln95 = add i3 %select_ln86, i3 1

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="233" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph32:52 %mul = fmul i32 %input_load, i32 %layer_2_weights_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="234" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.lr.ph32:55 %select_ln86_4 = select i1 %icmp_ln86, i4 1, i4 %add_ln86_1

]]></Node>
<StgValue><ssdm name="select_ln86_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="235" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph32:52 %mul = fmul i32 %input_load, i32 %layer_2_weights_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="236" st_id="26" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph32:53 %add1 = fadd i32 %add4320, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="237" st_id="27" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph32:53 %add1 = fadd i32 %add4320, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="238" st_id="28" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph32:53 %add1 = fadd i32 %add4320, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="239" st_id="29" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph32:53 %add1 = fadd i32 %add4320, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="240" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph32:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="241" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph32:1 %empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="242" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph32:11 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="243" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph32:16 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_86_5_VITIS_LOOP_89_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="244" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph32:33 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="245" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph32:36 %specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln89"/></StgValue>
</operation>

<operation id="246" st_id="30" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph32:53 %add1 = fadd i32 %add4320, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="247" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph32:56 %br_ln0 = br void %.lr.ph32.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="248" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %switch_ln98 = switch i4 %arrayNo_cast, void %branch29, i4 0, void %branch20, i4 1, void %branch21, i4 2, void %branch22, i4 3, void %branch23, i4 4, void %branch24, i4 5, void %branch25, i4 6, void %branch26, i4 7, void %branch27, i4 8, void %branch28

]]></Node>
<StgValue><ssdm name="switch_ln98"/></StgValue>
</operation>

<operation id="249" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch28:0 %store_ln98 = store i32 %add4320, i11 %output_8_addr

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="250" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch28:1 %br_ln98 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="251" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch27:0 %store_ln98 = store i32 %add4320, i11 %output_7_addr

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="252" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch27:1 %br_ln98 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="253" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch26:0 %store_ln98 = store i32 %add4320, i11 %output_6_addr

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="254" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
branch26:1 %br_ln98 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="255" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch25:0 %store_ln98 = store i32 %add4320, i11 %output_5_addr

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="256" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch25:1 %br_ln98 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="257" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch24:0 %store_ln98 = store i32 %add4320, i11 %output_4_addr

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="258" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
branch24:1 %br_ln98 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="259" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch23:0 %store_ln98 = store i32 %add4320, i11 %output_3_addr

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="260" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch23:1 %br_ln98 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="261" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch22:0 %store_ln98 = store i32 %add4320, i11 %output_2_addr

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="262" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch22:1 %br_ln98 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="263" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch21:0 %store_ln98 = store i32 %add4320, i11 %output_1_addr

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="264" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
branch21:1 %br_ln98 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="265" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch20:0 %store_ln98 = store i32 %add4320, i11 %output_0_addr

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="266" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln98 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="267" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="-1"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-2"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-3"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-4"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-5"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-6"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch29:0 %store_ln98 = store i32 %add4320, i11 %output_9_addr

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="268" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="-1"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-2"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-3"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-4"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-5"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-6"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
branch29:1 %br_ln98 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="269" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:0 %layer_2_bias_addr = getelementptr i32 %layer_2_bias, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="layer_2_bias_addr"/></StgValue>
</operation>

<operation id="270" st_id="31" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:1 %layer_2_bias_load = load i5 %layer_2_bias_addr

]]></Node>
<StgValue><ssdm name="layer_2_bias_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="271" st_id="32" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:1 %layer_2_bias_load = load i5 %layer_2_bias_addr

]]></Node>
<StgValue><ssdm name="layer_2_bias_load"/></StgValue>
</operation>

<operation id="272" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
._crit_edge:2 %switch_ln105 = switch i4 %arrayNo_cast, void %branch19, i4 0, void %branch10, i4 1, void %branch11, i4 2, void %branch12, i4 3, void %branch13, i4 4, void %branch14, i4 5, void %branch15, i4 6, void %branch16, i4 7, void %branch17, i4 8, void %branch18

]]></Node>
<StgValue><ssdm name="switch_ln105"/></StgValue>
</operation>

<operation id="273" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
branch18:0 %output_8_load_1 = load i11 %output_8_addr

]]></Node>
<StgValue><ssdm name="output_8_load_1"/></StgValue>
</operation>

<operation id="274" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
branch17:0 %output_7_load_1 = load i11 %output_7_addr

]]></Node>
<StgValue><ssdm name="output_7_load_1"/></StgValue>
</operation>

<operation id="275" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
branch16:0 %output_6_load_1 = load i11 %output_6_addr

]]></Node>
<StgValue><ssdm name="output_6_load_1"/></StgValue>
</operation>

<operation id="276" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
branch15:0 %output_5_load_1 = load i11 %output_5_addr

]]></Node>
<StgValue><ssdm name="output_5_load_1"/></StgValue>
</operation>

<operation id="277" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
branch14:0 %output_4_load_1 = load i11 %output_4_addr

]]></Node>
<StgValue><ssdm name="output_4_load_1"/></StgValue>
</operation>

<operation id="278" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
branch13:0 %output_3_load_1 = load i11 %output_3_addr

]]></Node>
<StgValue><ssdm name="output_3_load_1"/></StgValue>
</operation>

<operation id="279" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
branch12:0 %output_2_load_1 = load i11 %output_2_addr

]]></Node>
<StgValue><ssdm name="output_2_load_1"/></StgValue>
</operation>

<operation id="280" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
branch11:0 %output_1_load_1 = load i11 %output_1_addr

]]></Node>
<StgValue><ssdm name="output_1_load_1"/></StgValue>
</operation>

<operation id="281" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
branch10:0 %output_0_load_1 = load i11 %output_0_addr

]]></Node>
<StgValue><ssdm name="output_0_load_1"/></StgValue>
</operation>

<operation id="282" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="-1"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-2"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-3"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-4"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-5"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-6"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
branch19:0 %output_9_load_1 = load i11 %output_9_addr

]]></Node>
<StgValue><ssdm name="output_9_load_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="283" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
branch18:0 %output_8_load_1 = load i11 %output_8_addr

]]></Node>
<StgValue><ssdm name="output_8_load_1"/></StgValue>
</operation>

<operation id="284" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln105 = br void %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="285" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
branch17:0 %output_7_load_1 = load i11 %output_7_addr

]]></Node>
<StgValue><ssdm name="output_7_load_1"/></StgValue>
</operation>

<operation id="286" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln105 = br void %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="287" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
branch16:0 %output_6_load_1 = load i11 %output_6_addr

]]></Node>
<StgValue><ssdm name="output_6_load_1"/></StgValue>
</operation>

<operation id="288" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln105 = br void %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="289" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
branch15:0 %output_5_load_1 = load i11 %output_5_addr

]]></Node>
<StgValue><ssdm name="output_5_load_1"/></StgValue>
</operation>

<operation id="290" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln105 = br void %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="291" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
branch14:0 %output_4_load_1 = load i11 %output_4_addr

]]></Node>
<StgValue><ssdm name="output_4_load_1"/></StgValue>
</operation>

<operation id="292" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln105 = br void %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="293" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
branch13:0 %output_3_load_1 = load i11 %output_3_addr

]]></Node>
<StgValue><ssdm name="output_3_load_1"/></StgValue>
</operation>

<operation id="294" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln105 = br void %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="295" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
branch12:0 %output_2_load_1 = load i11 %output_2_addr

]]></Node>
<StgValue><ssdm name="output_2_load_1"/></StgValue>
</operation>

<operation id="296" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln105 = br void %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="297" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
branch11:0 %output_1_load_1 = load i11 %output_1_addr

]]></Node>
<StgValue><ssdm name="output_1_load_1"/></StgValue>
</operation>

<operation id="298" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln105 = br void %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="299" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
branch10:0 %output_0_load_1 = load i11 %output_0_addr

]]></Node>
<StgValue><ssdm name="output_0_load_1"/></StgValue>
</operation>

<operation id="300" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln105 = br void %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="301" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="-1"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-2"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-3"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-4"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-5"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-6"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
branch19:0 %output_9_load_1 = load i11 %output_9_addr

]]></Node>
<StgValue><ssdm name="output_9_load_1"/></StgValue>
</operation>

<operation id="302" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="-1"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-2"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-3"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-4"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-5"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-6"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln105 = br void %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="303" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
._crit_edge20:0 %phi_ln105 = phi i32 %output_0_load_1, void %branch10, i32 %output_1_load_1, void %branch11, i32 %output_2_load_1, void %branch12, i32 %output_3_load_1, void %branch13, i32 %output_4_load_1, void %branch14, i32 %output_5_load_1, void %branch15, i32 %output_6_load_1, void %branch16, i32 %output_7_load_1, void %branch17, i32 %output_8_load_1, void %branch18, i32 %output_9_load_1, void %branch19

]]></Node>
<StgValue><ssdm name="phi_ln105"/></StgValue>
</operation>

<operation id="304" st_id="34" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge20:1 %add = fadd i32 %phi_ln105, i32 %layer_2_bias_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="305" st_id="35" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge20:1 %add = fadd i32 %phi_ln105, i32 %layer_2_bias_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="306" st_id="36" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge20:1 %add = fadd i32 %phi_ln105, i32 %layer_2_bias_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="307" st_id="37" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge20:1 %add = fadd i32 %phi_ln105, i32 %layer_2_bias_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="308" st_id="38" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge20:1 %add = fadd i32 %phi_ln105, i32 %layer_2_bias_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="309" st_id="39" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge20:8 %tmp_13 = fcmp_ogt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="310" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge20:2 %bitcast_ln49 = bitcast i32 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln49"/></StgValue>
</operation>

<operation id="311" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20:3 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="312" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge20:4 %trunc_ln49 = trunc i32 %bitcast_ln49

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="313" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge20:5 %icmp_ln49 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="314" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge20:6 %icmp_ln49_1 = icmp_eq  i23 %trunc_ln49, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_1"/></StgValue>
</operation>

<operation id="315" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge20:7 %or_ln49 = or i1 %icmp_ln49_1, i1 %icmp_ln49

]]></Node>
<StgValue><ssdm name="or_ln49"/></StgValue>
</operation>

<operation id="316" st_id="40" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge20:8 %tmp_13 = fcmp_ogt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="317" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge20:9 %and_ln49 = and i1 %or_ln49, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln49"/></StgValue>
</operation>

<operation id="318" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge20:10 %select_ln49 = select i1 %and_ln49, i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="select_ln49"/></StgValue>
</operation>

<operation id="319" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
._crit_edge20:11 %switch_ln49 = switch i4 %arrayNo_cast, void %branch9, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8

]]></Node>
<StgValue><ssdm name="switch_ln49"/></StgValue>
</operation>

<operation id="320" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch8:0 %store_ln49 = store i32 %select_ln49, i11 %output_8_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="321" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln49 = br void %._crit_edge19

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="322" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch7:0 %store_ln49 = store i32 %select_ln49, i11 %output_7_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="323" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln49 = br void %._crit_edge19

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="324" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch6:0 %store_ln49 = store i32 %select_ln49, i11 %output_6_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="325" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln49 = br void %._crit_edge19

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="326" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch5:0 %store_ln49 = store i32 %select_ln49, i11 %output_5_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="327" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln49 = br void %._crit_edge19

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="328" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch4:0 %store_ln49 = store i32 %select_ln49, i11 %output_4_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="329" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln49 = br void %._crit_edge19

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="330" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3:0 %store_ln49 = store i32 %select_ln49, i11 %output_3_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="331" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln49 = br void %._crit_edge19

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="332" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2:0 %store_ln49 = store i32 %select_ln49, i11 %output_2_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="333" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln49 = br void %._crit_edge19

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="334" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1:0 %store_ln49 = store i32 %select_ln49, i11 %output_1_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="335" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln49 = br void %._crit_edge19

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="336" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0:0 %store_ln49 = store i32 %select_ln49, i11 %output_0_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="337" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln49 = br void %._crit_edge19

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="338" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="-1"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-2"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-3"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-4"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-5"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-6"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch9:0 %store_ln49 = store i32 %select_ln49, i11 %output_9_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="339" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arrayNo_cast" val="-1"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-2"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-3"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-4"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-5"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-6"/>
</and_exp><and_exp><literal name="arrayNo_cast" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln49 = br void %._crit_edge19

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="340" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge19:0 %add_ln77 = add i6 %iii_mid2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="341" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge19:1 %add_ln74_1 = add i11 %indvar_flatten56, i11 1

]]></Node>
<StgValue><ssdm name="add_ln74_1"/></StgValue>
</operation>

<operation id="342" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge19:2 %select_ln74 = select i1 %icmp_ln74, i11 1, i11 %add_ln74_1

]]></Node>
<StgValue><ssdm name="select_ln74"/></StgValue>
</operation>

<operation id="343" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge19:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
