<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>ChibiOS/RT: STM8 HAL Support</title>
<link href="custom.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table style="text-align: center; width: 100%;" border="0"
 cellpadding="2" cellspacing="2">
  <tbody>
    <tr>
      <td style="width: 80px;"><img alt="ChibiOS/RT Logo" src="logo_small.png"></td>
      <td><big><big>ChibiOS/RT</big></big><br><br>Architecture - Reference Manual - Guides</td>
      <td style="width: 80px;"></td>
    </tr>
  </tbody>
</table>
<hr size="1">
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<h1>STM8 HAL Support<br/>
<small>
[<a class="el" href="group___s_t_m8___d_r_i_v_e_r_s.html">STM8 Drivers</a>]</small>
</h1>  </div>
</div>
<div class="contents">

<p>HAL support.  
<a href="#_details">More...</a></p>

<p><div class="dynheader">
Collaboration diagram for STM8 HAL Support:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___s_t_m8___h_a_l.png" border="0" alt="" usemap="#group______s__t__m8______h__a__l"/>
<map name="group______s__t__m8______h__a__l" id="group______s__t__m8______h__a__l">
<area shape="rect" id="node2" href="group___s_t_m8___d_r_i_v_e_r_s.html" title="Device drivers included in the STM8 support." alt="" coords="7,5,92,32"/></map>
</td></tr></table></center>
</div>
</p>
<hr/><a name="_details"></a><h2>Description</h2>
<p>HAL support. </p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#gaa4688daf0f1e6dda714351a6e5a394c2">PLATFORM_NAME</a>&nbsp;&nbsp;&nbsp;&quot;STM8x&quot;</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Platform name.  <a href="#gaa4688daf0f1e6dda714351a6e5a394c2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#gad2d8ba708588bc407c03778cdfacefd9">LSICLK</a>&nbsp;&nbsp;&nbsp;128000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#ga0f5296d4b1d973384038ae155382d6f3">HSICLK</a>&nbsp;&nbsp;&nbsp;16000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#ga5097188986607e30f4ac45808b849669">CLK_SOURCE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#gacce0ef371bc8bd8508594bb7501f2cab">CLK_SOURCE_HSI</a>&nbsp;&nbsp;&nbsp;0xE1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#ga7bd3993f2cf320b53c970d6208c7f407">CLK_SOURCE_LSI</a>&nbsp;&nbsp;&nbsp;0xD2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#ga659de43603cd089664ee8265984cfb21">CLK_SOURCE_HSE</a>&nbsp;&nbsp;&nbsp;0xB4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#ga5ff95c27f4b464c27a25bcb635a8e93c">CLK_HSI_DIV1</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#ga753ed7227e86476f0f5b9dc2444b9d6e">CLK_HSI_DIV2</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#ga94fc1e8386f2fae80d48474a222f18de">CLK_HSI_DIV4</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#gab1b0b8a65d4b111b02b5cb5a4ee70fa1">CLK_HSI_DIV8</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#ga4c5f1d24fa2933fecf84841d09206f82">CLK_CPU_DIV1</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#ga8901683b7ff0c43b83f315b090c4aaf6">CLK_CPU_DIV2</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#ga5d7ccf28be2741317b77552af8c0ef21">CLK_CPU_DIV4</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#ga563aae3e93f88c6a6fda3986804d66b4">CLK_CPU_DIV8</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#gaa129c3235bf53c450a9dc5599ce5ed50">CLK_CPU_DIV16</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#ga1159131f3a197a5035e925113392d8b1">CLK_CPU_DIV32</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#ga1b5f3a1a4666ca0dc25057fdd11645ef">CLK_CPU_DIV64</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#gab5752ec0a7c607f117ff8b186ef914cd">CLK_CPU_DIV128</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#ga2f73d806ada2826d25ff6d145cba4b10">STM8_CLOCK_SOURCE</a>&nbsp;&nbsp;&nbsp;CLK_SOURCE_DEFAULT</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock source setting.  <a href="#ga2f73d806ada2826d25ff6d145cba4b10"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#gabdb810a7cf6ae1f376cee40a84d7d25f">STM8_HSI_DIVIDER</a>&nbsp;&nbsp;&nbsp;CLK_HSI_DIV8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HSI clock divider.  <a href="#gabdb810a7cf6ae1f376cee40a84d7d25f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#ga58334f22e321ddb2106738a544de9491">STM8_CPU_DIVIDER</a>&nbsp;&nbsp;&nbsp;CLK_CPU_DIV1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CPU clock divider.  <a href="#ga58334f22e321ddb2106738a544de9491"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low level HAL driver initialization.  <a href="#ga07d5821e5a06754e2ce920c97890d06f"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="var-members"></a>
Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ROMCONST <a class="el" href="struct_p_a_l_config.html">PALConfig</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8___h_a_l.html#gae1c1d6a489f3c1f3ef63ba89d3a8cd15">pal_default_config</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PAL setup.  <a href="#gae1c1d6a489f3c1f3ef63ba89d3a8cd15"></a><br/></td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gaa4688daf0f1e6dda714351a6e5a394c2"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::PLATFORM_NAME" ref="gaa4688daf0f1e6dda714351a6e5a394c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLATFORM_NAME&nbsp;&nbsp;&nbsp;&quot;STM8x&quot;</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Platform name. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00047">47</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad2d8ba708588bc407c03778cdfacefd9"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::LSICLK" ref="gad2d8ba708588bc407c03778cdfacefd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSICLK&nbsp;&nbsp;&nbsp;128000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Low speed internal clock. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00049">49</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f5296d4b1d973384038ae155382d6f3"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::HSICLK" ref="ga0f5296d4b1d973384038ae155382d6f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HSICLK&nbsp;&nbsp;&nbsp;16000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>High speed internal clock. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00050">50</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5097188986607e30f4ac45808b849669"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::CLK_SOURCE_DEFAULT" ref="ga5097188986607e30f4ac45808b849669" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SOURCE_DEFAULT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>No clock initialization. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00052">52</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacce0ef371bc8bd8508594bb7501f2cab"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::CLK_SOURCE_HSI" ref="gacce0ef371bc8bd8508594bb7501f2cab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SOURCE_HSI&nbsp;&nbsp;&nbsp;0xE1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSI clock selector. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00053">53</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7bd3993f2cf320b53c970d6208c7f407"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::CLK_SOURCE_LSI" ref="ga7bd3993f2cf320b53c970d6208c7f407" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SOURCE_LSI&nbsp;&nbsp;&nbsp;0xD2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSI clock selector. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00054">54</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga659de43603cd089664ee8265984cfb21"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::CLK_SOURCE_HSE" ref="ga659de43603cd089664ee8265984cfb21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SOURCE_HSE&nbsp;&nbsp;&nbsp;0xB4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE clock selector. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00055">55</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ff95c27f4b464c27a25bcb635a8e93c"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::CLK_HSI_DIV1" ref="ga5ff95c27f4b464c27a25bcb635a8e93c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_HSI_DIV1&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSI clock divided by 1. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00057">57</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga753ed7227e86476f0f5b9dc2444b9d6e"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::CLK_HSI_DIV2" ref="ga753ed7227e86476f0f5b9dc2444b9d6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_HSI_DIV2&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSI clock divided by 2. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00058">58</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94fc1e8386f2fae80d48474a222f18de"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::CLK_HSI_DIV4" ref="ga94fc1e8386f2fae80d48474a222f18de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_HSI_DIV4&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSI clock divided by 4. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00059">59</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1b0b8a65d4b111b02b5cb5a4ee70fa1"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::CLK_HSI_DIV8" ref="gab1b0b8a65d4b111b02b5cb5a4ee70fa1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_HSI_DIV8&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSI clock divided by 8. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00060">60</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c5f1d24fa2933fecf84841d09206f82"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::CLK_CPU_DIV1" ref="ga4c5f1d24fa2933fecf84841d09206f82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CPU_DIV1&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CPU clock divided by 1. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00062">62</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8901683b7ff0c43b83f315b090c4aaf6"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::CLK_CPU_DIV2" ref="ga8901683b7ff0c43b83f315b090c4aaf6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CPU_DIV2&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CPU clock divided by 2. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00063">63</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d7ccf28be2741317b77552af8c0ef21"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::CLK_CPU_DIV4" ref="ga5d7ccf28be2741317b77552af8c0ef21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CPU_DIV4&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CPU clock divided by 4. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00064">64</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga563aae3e93f88c6a6fda3986804d66b4"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::CLK_CPU_DIV8" ref="ga563aae3e93f88c6a6fda3986804d66b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CPU_DIV8&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CPU clock divided by 8. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00065">65</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa129c3235bf53c450a9dc5599ce5ed50"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::CLK_CPU_DIV16" ref="gaa129c3235bf53c450a9dc5599ce5ed50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CPU_DIV16&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CPU clock divided by 16. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00066">66</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1159131f3a197a5035e925113392d8b1"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::CLK_CPU_DIV32" ref="ga1159131f3a197a5035e925113392d8b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CPU_DIV32&nbsp;&nbsp;&nbsp;5</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CPU clock divided by 32. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00067">67</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b5f3a1a4666ca0dc25057fdd11645ef"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::CLK_CPU_DIV64" ref="ga1b5f3a1a4666ca0dc25057fdd11645ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CPU_DIV64&nbsp;&nbsp;&nbsp;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CPU clock divided by 64. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00068">68</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab5752ec0a7c607f117ff8b186ef914cd"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::CLK_CPU_DIV128" ref="gab5752ec0a7c607f117ff8b186ef914cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CPU_DIV128&nbsp;&nbsp;&nbsp;7</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CPU clock divided by 128. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00069">69</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f73d806ada2826d25ff6d145cba4b10"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::STM8_CLOCK_SOURCE" ref="ga2f73d806ada2826d25ff6d145cba4b10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_CLOCK_SOURCE&nbsp;&nbsp;&nbsp;CLK_SOURCE_DEFAULT</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clock source setting. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00079">79</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabdb810a7cf6ae1f376cee40a84d7d25f"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::STM8_HSI_DIVIDER" ref="gabdb810a7cf6ae1f376cee40a84d7d25f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_HSI_DIVIDER&nbsp;&nbsp;&nbsp;CLK_HSI_DIV8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>HSI clock divider. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00086">86</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga58334f22e321ddb2106738a544de9491"></a><!-- doxytag: member="platforms/STM8/hal_lld.h::STM8_CPU_DIVIDER" ref="ga58334f22e321ddb2106738a544de9491" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_CPU_DIVIDER&nbsp;&nbsp;&nbsp;CLK_CPU_DIV1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CPU clock divider. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html#l00093">93</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8h_source.html">platforms/STM8/hal_lld.h</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="ga07d5821e5a06754e2ce920c97890d06f"></a><!-- doxytag: member="platforms/STM8/hal_lld.c::hal_lld_init" ref="ga07d5821e5a06754e2ce920c97890d06f" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hal_lld_init </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Low level HAL driver initialization. </p>

</div>
</div>
<hr/><h2>Variable Documentation</h2>
<a class="anchor" id="gae1c1d6a489f3c1f3ef63ba89d3a8cd15"></a><!-- doxytag: member="platforms/STM8/hal_lld.c::pal_default_config" ref="gae1c1d6a489f3c1f3ef63ba89d3a8cd15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ROMCONST <a class="el" href="struct_p_a_l_config.html">PALConfig</a> <a class="el" href="group___s_t_m8___p_a_l.html#gae1c1d6a489f3c1f3ef63ba89d3a8cd15">pal_default_config</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment">
{
  {
    {VAL_GPIOAODR, 0, VAL_GPIOADDR, VAL_GPIOACR1, VAL_GPIOACR2},
    {VAL_GPIOBODR, 0, VAL_GPIOBDDR, VAL_GPIOBCR1, VAL_GPIOBCR2},
    {VAL_GPIOCODR, 0, VAL_GPIOCDDR, VAL_GPIOCCR1, VAL_GPIOCCR2},
    {VAL_GPIODODR, 0, VAL_GPIODDDR, VAL_GPIODCR1, VAL_GPIODCR2},
    {VAL_GPIOEODR, 0, VAL_GPIOEDDR, VAL_GPIOECR1, VAL_GPIOECR2},
    {VAL_GPIOFODR, 0, VAL_GPIOFDDR, VAL_GPIOFCR1, VAL_GPIOFCR2},
    {VAL_GPIOGODR, 0, VAL_GPIOGDDR, VAL_GPIOGCR1, VAL_GPIOGCR2},
    {VAL_GPIOHODR, 0, VAL_GPIOHDDR, VAL_GPIOHCR1, VAL_GPIOHCR2},
    {VAL_GPIOIODR, 0, VAL_GPIOIDDR, VAL_GPIOICR1, VAL_GPIOICR2}
  }
}
</pre></div>
<p>PAL setup. </p>
<p>Digital I/O ports static configuration as defined in <code>board.h</code>. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m8_2hal__lld_8c_source.html#l00050">50</a> of file <a class="el" href="platforms_2_s_t_m8_2hal__lld_8c_source.html">platforms/STM8/hal_lld.c</a>.</p>

</div>
</div>
</div>
<hr size="1"><address style="text-align: right;"><small>
Generated on Sun Nov 28 2010 14:09:59 for ChibiOS/RT by&nbsp;<a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.7.1</small></address>
</body>
</html>
