#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000176bbcfdbf0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 51;
 .timescale 0 0;
v00000176bbd8e500_0 .net "PC", 31 0, L_00000176bbe19d00;  1 drivers
v00000176bbd8f900_0 .net "cycles_consumed", 31 0, v00000176bbd90940_0;  1 drivers
v00000176bbd8f9a0_0 .var "input_clk", 0 0;
v00000176bbd8fae0_0 .var "rst", 0 0;
S_00000176bbb2a010 .scope module, "cpu" "PL_CPU" 2 57, 3 2 0, S_00000176bbcfdbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000176bbcd1980 .functor NOR 1, v00000176bbd8f9a0_0, v00000176bbd80e10_0, C4<0>, C4<0>;
L_00000176bbcd20f0 .functor AND 1, v00000176bbd66990_0, v00000176bbd668f0_0, C4<1>, C4<1>;
L_00000176bbcd2a90 .functor AND 1, L_00000176bbcd20f0, L_00000176bbd8e5a0, C4<1>, C4<1>;
L_00000176bbcd1e50 .functor AND 1, v00000176bbd53df0_0, v00000176bbd54890_0, C4<1>, C4<1>;
L_00000176bbcd1bb0 .functor AND 1, L_00000176bbcd1e50, L_00000176bbd8f180, C4<1>, C4<1>;
L_00000176bbcd2b00 .functor AND 1, v00000176bbd802d0_0, v00000176bbd80230_0, C4<1>, C4<1>;
L_00000176bbcd2b70 .functor AND 1, L_00000176bbcd2b00, L_00000176bbd8fb80, C4<1>, C4<1>;
L_00000176bbcd2160 .functor AND 1, v00000176bbd66990_0, v00000176bbd668f0_0, C4<1>, C4<1>;
L_00000176bbcd3120 .functor AND 1, L_00000176bbcd2160, L_00000176bbd8fe00, C4<1>, C4<1>;
L_00000176bbcd1c20 .functor AND 1, v00000176bbd53df0_0, v00000176bbd54890_0, C4<1>, C4<1>;
L_00000176bbcd3270 .functor AND 1, L_00000176bbcd1c20, L_00000176bbd8fea0, C4<1>, C4<1>;
L_00000176bbcd21d0 .functor AND 1, v00000176bbd802d0_0, v00000176bbd80230_0, C4<1>, C4<1>;
L_00000176bbcd2da0 .functor AND 1, L_00000176bbcd21d0, L_00000176bbd8ff40, C4<1>, C4<1>;
L_00000176bbd97ae0 .functor NOT 1, L_00000176bbcd1980, C4<0>, C4<0>, C4<0>;
L_00000176bbd96b20 .functor NOT 1, L_00000176bbcd1980, C4<0>, C4<0>, C4<0>;
L_00000176bbdada20 .functor NOT 1, L_00000176bbcd1980, C4<0>, C4<0>, C4<0>;
L_00000176bbdae6d0 .functor NOT 1, L_00000176bbcd1980, C4<0>, C4<0>, C4<0>;
L_00000176bbdae430 .functor NOT 1, L_00000176bbcd1980, C4<0>, C4<0>, C4<0>;
L_00000176bbe19d00 .functor BUFZ 32, v00000176bbd7d530_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000176bbd82fd0_0 .net "EX1_ALU_OPER1", 31 0, L_00000176bbd98100;  1 drivers
v00000176bbd81d10_0 .net "EX1_ALU_OPER2", 31 0, L_00000176bbdac910;  1 drivers
v00000176bbd831b0_0 .net "EX1_PC", 31 0, v00000176bbd65450_0;  1 drivers
v00000176bbd83250_0 .net "EX1_PFC", 31 0, v00000176bbd653b0_0;  1 drivers
v00000176bbd82c10_0 .net "EX1_PFC_to_IF", 31 0, L_00000176bbd95760;  1 drivers
v00000176bbd81950_0 .net "EX1_forward_to_B", 31 0, v00000176bbd63470_0;  1 drivers
v00000176bbd82cb0_0 .net "EX1_is_beq", 0 0, v00000176bbd636f0_0;  1 drivers
v00000176bbd82ad0_0 .net "EX1_is_bne", 0 0, v00000176bbd63510_0;  1 drivers
v00000176bbd83070_0 .net "EX1_is_jal", 0 0, v00000176bbd654f0_0;  1 drivers
v00000176bbd82350_0 .net "EX1_is_jr", 0 0, v00000176bbd64af0_0;  1 drivers
v00000176bbd82df0_0 .net "EX1_is_oper2_immed", 0 0, v00000176bbd64b90_0;  1 drivers
v00000176bbd82d50_0 .net "EX1_memread", 0 0, v00000176bbd65310_0;  1 drivers
v00000176bbd83610_0 .net "EX1_memwrite", 0 0, v00000176bbd64a50_0;  1 drivers
v00000176bbd825d0_0 .net "EX1_opcode", 11 0, v00000176bbd64410_0;  1 drivers
v00000176bbd82990_0 .net "EX1_predicted", 0 0, v00000176bbd63c90_0;  1 drivers
v00000176bbd827b0_0 .net "EX1_rd_ind", 4 0, v00000176bbd62d90_0;  1 drivers
v00000176bbd819f0_0 .net "EX1_rd_indzero", 0 0, v00000176bbd63bf0_0;  1 drivers
v00000176bbd823f0_0 .net "EX1_regwrite", 0 0, v00000176bbd64050_0;  1 drivers
v00000176bbd82490_0 .net "EX1_rs1", 31 0, v00000176bbd638d0_0;  1 drivers
v00000176bbd81310_0 .net "EX1_rs1_ind", 4 0, v00000176bbd644b0_0;  1 drivers
v00000176bbd81db0_0 .net "EX1_rs2", 31 0, v00000176bbd649b0_0;  1 drivers
v00000176bbd83110_0 .net "EX1_rs2_ind", 4 0, v00000176bbd630b0_0;  1 drivers
v00000176bbd82b70_0 .net "EX1_rs2_out", 31 0, L_00000176bbdae0b0;  1 drivers
v00000176bbd82f30_0 .net "EX2_ALU_OPER1", 31 0, v00000176bbd65e50_0;  1 drivers
v00000176bbd82e90_0 .net "EX2_ALU_OPER2", 31 0, v00000176bbd66490_0;  1 drivers
v00000176bbd81e50_0 .net "EX2_ALU_OUT", 31 0, L_00000176bbd959e0;  1 drivers
v00000176bbd82530_0 .net "EX2_PC", 31 0, v00000176bbd66530_0;  1 drivers
v00000176bbd811d0_0 .net "EX2_PFC_to_IF", 31 0, v00000176bbd65950_0;  1 drivers
v00000176bbd81090_0 .net "EX2_forward_to_B", 31 0, v00000176bbd65db0_0;  1 drivers
v00000176bbd820d0_0 .net "EX2_is_beq", 0 0, v00000176bbd659f0_0;  1 drivers
v00000176bbd82170_0 .net "EX2_is_bne", 0 0, v00000176bbd665d0_0;  1 drivers
v00000176bbd82670_0 .net "EX2_is_jal", 0 0, v00000176bbd65c70_0;  1 drivers
v00000176bbd81ef0_0 .net "EX2_is_jr", 0 0, v00000176bbd66670_0;  1 drivers
v00000176bbd81f90_0 .net "EX2_is_oper2_immed", 0 0, v00000176bbd65a90_0;  1 drivers
v00000176bbd832f0_0 .net "EX2_memread", 0 0, v00000176bbd66710_0;  1 drivers
v00000176bbd82850_0 .net "EX2_memwrite", 0 0, v00000176bbd65b30_0;  1 drivers
v00000176bbd828f0_0 .net "EX2_opcode", 11 0, v00000176bbd65d10_0;  1 drivers
v00000176bbd81630_0 .net "EX2_predicted", 0 0, v00000176bbd66c10_0;  1 drivers
v00000176bbd82a30_0 .net "EX2_rd_ind", 4 0, v00000176bbd65bd0_0;  1 drivers
v00000176bbd83390_0 .net "EX2_rd_indzero", 0 0, v00000176bbd668f0_0;  1 drivers
v00000176bbd83430_0 .net "EX2_regwrite", 0 0, v00000176bbd66990_0;  1 drivers
v00000176bbd81a90_0 .net "EX2_rs1", 31 0, v00000176bbd66a30_0;  1 drivers
v00000176bbd81b30_0 .net "EX2_rs1_ind", 4 0, v00000176bbd66ad0_0;  1 drivers
v00000176bbd816d0_0 .net "EX2_rs2_ind", 4 0, v00000176bbd66b70_0;  1 drivers
v00000176bbd83570_0 .net "EX2_rs2_out", 31 0, v00000176bbd65630_0;  1 drivers
v00000176bbd81450_0 .net "ID_INST", 31 0, v00000176bbd6bb10_0;  1 drivers
v00000176bbd836b0_0 .net "ID_PC", 31 0, v00000176bbd6bc50_0;  1 drivers
v00000176bbd81bd0_0 .net "ID_PFC_to_EX", 31 0, L_00000176bbd91520;  1 drivers
v00000176bbd80f50_0 .net "ID_PFC_to_IF", 31 0, L_00000176bbd91660;  1 drivers
v00000176bbd82210_0 .net "ID_forward_to_B", 31 0, L_00000176bbd91480;  1 drivers
v00000176bbd81130_0 .net "ID_is_beq", 0 0, L_00000176bbd92380;  1 drivers
v00000176bbd80ff0_0 .net "ID_is_bne", 0 0, L_00000176bbd93140;  1 drivers
v00000176bbd81c70_0 .net "ID_is_j", 0 0, L_00000176bbd94540;  1 drivers
v00000176bbd822b0_0 .net "ID_is_jal", 0 0, L_00000176bbd93dc0;  1 drivers
v00000176bbd81270_0 .net "ID_is_jr", 0 0, L_00000176bbd931e0;  1 drivers
v00000176bbd813b0_0 .net "ID_is_oper2_immed", 0 0, L_00000176bbd96ff0;  1 drivers
v00000176bbd814f0_0 .net "ID_memread", 0 0, L_00000176bbd94720;  1 drivers
v00000176bbd81590_0 .net "ID_memwrite", 0 0, L_00000176bbd95260;  1 drivers
v00000176bbd81810_0 .net "ID_opcode", 11 0, v00000176bbd7e250_0;  1 drivers
v00000176bbd818b0_0 .net "ID_predicted", 0 0, v00000176bbd6e6d0_0;  1 drivers
v00000176bbd83750_0 .net "ID_rd_ind", 4 0, v00000176bbd7dfd0_0;  1 drivers
v00000176bbd837f0_0 .net "ID_regwrite", 0 0, L_00000176bbd94ea0;  1 drivers
v00000176bbd83a70_0 .net "ID_rs1", 31 0, v00000176bbd71150_0;  1 drivers
v00000176bbd83890_0 .net "ID_rs1_ind", 4 0, v00000176bbd7dad0_0;  1 drivers
v00000176bbd83e30_0 .net "ID_rs2", 31 0, v00000176bbd715b0_0;  1 drivers
v00000176bbd83c50_0 .net "ID_rs2_ind", 4 0, v00000176bbd7cef0_0;  1 drivers
v00000176bbd83930_0 .net "IF_INST", 31 0, L_00000176bbd97990;  1 drivers
v00000176bbd839d0_0 .net "IF_pc", 31 0, v00000176bbd7d530_0;  1 drivers
v00000176bbd83b10_0 .net "MEM_ALU_OUT", 31 0, v00000176bbd547f0_0;  1 drivers
v00000176bbd83bb0_0 .net "MEM_Data_mem_out", 31 0, v00000176bbd805f0_0;  1 drivers
v00000176bbd83cf0_0 .net "MEM_memread", 0 0, v00000176bbd544d0_0;  1 drivers
v00000176bbd83d90_0 .net "MEM_memwrite", 0 0, v00000176bbd54610_0;  1 drivers
v00000176bbd8f220_0 .net "MEM_opcode", 11 0, v00000176bbd54930_0;  1 drivers
v00000176bbd8f360_0 .net "MEM_rd_ind", 4 0, v00000176bbd55650_0;  1 drivers
v00000176bbd8ffe0_0 .net "MEM_rd_indzero", 0 0, v00000176bbd54890_0;  1 drivers
v00000176bbd8fcc0_0 .net "MEM_regwrite", 0 0, v00000176bbd53df0_0;  1 drivers
v00000176bbd904e0_0 .net "MEM_rs2", 31 0, v00000176bbd538f0_0;  1 drivers
v00000176bbd8fd60_0 .net "PC", 31 0, L_00000176bbe19d00;  alias, 1 drivers
v00000176bbd90580_0 .net "STALL_ID1_FLUSH", 0 0, v00000176bbd6ca10_0;  1 drivers
v00000176bbd8f860_0 .net "STALL_ID2_FLUSH", 0 0, v00000176bbd6cbf0_0;  1 drivers
v00000176bbd8edc0_0 .net "STALL_IF_FLUSH", 0 0, v00000176bbd6f990_0;  1 drivers
v00000176bbd8f2c0_0 .net "WB_ALU_OUT", 31 0, v00000176bbd80cd0_0;  1 drivers
v00000176bbd8e960_0 .net "WB_Data_mem_out", 31 0, v00000176bbd7ebb0_0;  1 drivers
v00000176bbd90b20_0 .net "WB_memread", 0 0, v00000176bbd7f1f0_0;  1 drivers
v00000176bbd8ef00_0 .net "WB_rd_ind", 4 0, v00000176bbd800f0_0;  1 drivers
v00000176bbd90800_0 .net "WB_rd_indzero", 0 0, v00000176bbd80230_0;  1 drivers
v00000176bbd8ea00_0 .net "WB_regwrite", 0 0, v00000176bbd802d0_0;  1 drivers
v00000176bbd901c0_0 .net "Wrong_prediction", 0 0, L_00000176bbdae660;  1 drivers
v00000176bbd90620_0 .net *"_ivl_1", 0 0, L_00000176bbcd20f0;  1 drivers
v00000176bbd8eb40_0 .net *"_ivl_13", 0 0, L_00000176bbcd2b00;  1 drivers
v00000176bbd90300_0 .net *"_ivl_14", 0 0, L_00000176bbd8fb80;  1 drivers
v00000176bbd90260_0 .net *"_ivl_19", 0 0, L_00000176bbcd2160;  1 drivers
v00000176bbd90080_0 .net *"_ivl_2", 0 0, L_00000176bbd8e5a0;  1 drivers
v00000176bbd906c0_0 .net *"_ivl_20", 0 0, L_00000176bbd8fe00;  1 drivers
v00000176bbd8eaa0_0 .net *"_ivl_25", 0 0, L_00000176bbcd1c20;  1 drivers
v00000176bbd903a0_0 .net *"_ivl_26", 0 0, L_00000176bbd8fea0;  1 drivers
v00000176bbd8ebe0_0 .net *"_ivl_31", 0 0, L_00000176bbcd21d0;  1 drivers
v00000176bbd8f400_0 .net *"_ivl_32", 0 0, L_00000176bbd8ff40;  1 drivers
v00000176bbd90120_0 .net *"_ivl_40", 31 0, L_00000176bbd94680;  1 drivers
L_00000176bbdb0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd8e640_0 .net *"_ivl_43", 26 0, L_00000176bbdb0c58;  1 drivers
L_00000176bbdb0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd90440_0 .net/2u *"_ivl_44", 31 0, L_00000176bbdb0ca0;  1 drivers
v00000176bbd8ec80_0 .net *"_ivl_52", 31 0, L_00000176bbe00530;  1 drivers
L_00000176bbdb0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd8fa40_0 .net *"_ivl_55", 26 0, L_00000176bbdb0d30;  1 drivers
L_00000176bbdb0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd8e8c0_0 .net/2u *"_ivl_56", 31 0, L_00000176bbdb0d78;  1 drivers
v00000176bbd8f4a0_0 .net *"_ivl_7", 0 0, L_00000176bbcd1e50;  1 drivers
v00000176bbd90760_0 .net *"_ivl_8", 0 0, L_00000176bbd8f180;  1 drivers
v00000176bbd8ee60_0 .net "alu_selA", 1 0, L_00000176bbd8fc20;  1 drivers
v00000176bbd908a0_0 .net "alu_selB", 1 0, L_00000176bbd91ac0;  1 drivers
v00000176bbd8f720_0 .net "clk", 0 0, L_00000176bbcd1980;  1 drivers
v00000176bbd90940_0 .var "cycles_consumed", 31 0;
v00000176bbd8f680_0 .net "exhaz", 0 0, L_00000176bbcd1bb0;  1 drivers
v00000176bbd8e780_0 .net "exhaz2", 0 0, L_00000176bbcd3270;  1 drivers
v00000176bbd8efa0_0 .net "hlt", 0 0, v00000176bbd80e10_0;  1 drivers
v00000176bbd8ed20_0 .net "idhaz", 0 0, L_00000176bbcd2a90;  1 drivers
v00000176bbd8f7c0_0 .net "idhaz2", 0 0, L_00000176bbcd3120;  1 drivers
v00000176bbd8e820_0 .net "if_id_write", 0 0, v00000176bbd6f350_0;  1 drivers
v00000176bbd90bc0_0 .net "input_clk", 0 0, v00000176bbd8f9a0_0;  1 drivers
v00000176bbd909e0_0 .net "is_branch_and_taken", 0 0, L_00000176bbd96ab0;  1 drivers
v00000176bbd90c60_0 .net "memhaz", 0 0, L_00000176bbcd2b70;  1 drivers
v00000176bbd8f5e0_0 .net "memhaz2", 0 0, L_00000176bbcd2da0;  1 drivers
v00000176bbd8f040_0 .net "pc_src", 2 0, L_00000176bbd918e0;  1 drivers
v00000176bbd8f540_0 .net "pc_write", 0 0, v00000176bbd6eb30_0;  1 drivers
v00000176bbd8e6e0_0 .net "rst", 0 0, v00000176bbd8fae0_0;  1 drivers
v00000176bbd8f0e0_0 .net "store_rs2_forward", 1 0, L_00000176bbd92920;  1 drivers
v00000176bbd90a80_0 .net "wdata_to_reg_file", 31 0, L_00000176bbe19ec0;  1 drivers
E_00000176bbcdb670/0 .event negedge, v00000176bbd6d5f0_0;
E_00000176bbcdb670/1 .event posedge, v00000176bbd55470_0;
E_00000176bbcdb670 .event/or E_00000176bbcdb670/0, E_00000176bbcdb670/1;
L_00000176bbd8e5a0 .cmp/eq 5, v00000176bbd65bd0_0, v00000176bbd644b0_0;
L_00000176bbd8f180 .cmp/eq 5, v00000176bbd55650_0, v00000176bbd644b0_0;
L_00000176bbd8fb80 .cmp/eq 5, v00000176bbd800f0_0, v00000176bbd644b0_0;
L_00000176bbd8fe00 .cmp/eq 5, v00000176bbd65bd0_0, v00000176bbd630b0_0;
L_00000176bbd8fea0 .cmp/eq 5, v00000176bbd55650_0, v00000176bbd630b0_0;
L_00000176bbd8ff40 .cmp/eq 5, v00000176bbd800f0_0, v00000176bbd630b0_0;
L_00000176bbd94680 .concat [ 5 27 0 0], v00000176bbd7dfd0_0, L_00000176bbdb0c58;
L_00000176bbd95bc0 .cmp/ne 32, L_00000176bbd94680, L_00000176bbdb0ca0;
L_00000176bbe00530 .concat [ 5 27 0 0], v00000176bbd65bd0_0, L_00000176bbdb0d30;
L_00000176bbdfff90 .cmp/ne 32, L_00000176bbe00530, L_00000176bbdb0d78;
S_00000176bbaad800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000176bbb2a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000176bbcd19f0 .functor NOT 1, L_00000176bbcd1bb0, C4<0>, C4<0>, C4<0>;
L_00000176bbcd1ad0 .functor AND 1, L_00000176bbcd2b70, L_00000176bbcd19f0, C4<1>, C4<1>;
L_00000176bbcd2c50 .functor OR 1, L_00000176bbcd2a90, L_00000176bbcd1ad0, C4<0>, C4<0>;
L_00000176bbcd2cc0 .functor OR 1, L_00000176bbcd2a90, L_00000176bbcd1bb0, C4<0>, C4<0>;
v00000176bbcf8720_0 .net *"_ivl_12", 0 0, L_00000176bbcd2cc0;  1 drivers
v00000176bbcf80e0_0 .net *"_ivl_2", 0 0, L_00000176bbcd19f0;  1 drivers
v00000176bbcf8220_0 .net *"_ivl_5", 0 0, L_00000176bbcd1ad0;  1 drivers
v00000176bbcf7aa0_0 .net *"_ivl_7", 0 0, L_00000176bbcd2c50;  1 drivers
v00000176bbcf7b40_0 .net "alu_selA", 1 0, L_00000176bbd8fc20;  alias, 1 drivers
v00000176bbcf7be0_0 .net "exhaz", 0 0, L_00000176bbcd1bb0;  alias, 1 drivers
v00000176bbcf8180_0 .net "idhaz", 0 0, L_00000176bbcd2a90;  alias, 1 drivers
v00000176bbcf7c80_0 .net "memhaz", 0 0, L_00000176bbcd2b70;  alias, 1 drivers
L_00000176bbd8fc20 .concat8 [ 1 1 0 0], L_00000176bbcd2c50, L_00000176bbcd2cc0;
S_00000176bbaad990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000176bbb2a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000176bbcd1d00 .functor NOT 1, L_00000176bbcd3270, C4<0>, C4<0>, C4<0>;
L_00000176bbcd2e10 .functor AND 1, L_00000176bbcd2da0, L_00000176bbcd1d00, C4<1>, C4<1>;
L_00000176bbcd2e80 .functor OR 1, L_00000176bbcd3120, L_00000176bbcd2e10, C4<0>, C4<0>;
L_00000176bbcd2fd0 .functor NOT 1, v00000176bbd64b90_0, C4<0>, C4<0>, C4<0>;
L_00000176bbcd30b0 .functor AND 1, L_00000176bbcd2e80, L_00000176bbcd2fd0, C4<1>, C4<1>;
L_00000176bbcd1ec0 .functor OR 1, L_00000176bbcd3120, L_00000176bbcd3270, C4<0>, C4<0>;
L_00000176bbcd2240 .functor NOT 1, v00000176bbd64b90_0, C4<0>, C4<0>, C4<0>;
L_00000176bbcd37b0 .functor AND 1, L_00000176bbcd1ec0, L_00000176bbcd2240, C4<1>, C4<1>;
v00000176bbcf9440_0 .net "EX1_is_oper2_immed", 0 0, v00000176bbd64b90_0;  alias, 1 drivers
v00000176bbcf82c0_0 .net *"_ivl_11", 0 0, L_00000176bbcd30b0;  1 drivers
v00000176bbcf7dc0_0 .net *"_ivl_16", 0 0, L_00000176bbcd1ec0;  1 drivers
v00000176bbcf85e0_0 .net *"_ivl_17", 0 0, L_00000176bbcd2240;  1 drivers
v00000176bbcf8680_0 .net *"_ivl_2", 0 0, L_00000176bbcd1d00;  1 drivers
v00000176bbcf87c0_0 .net *"_ivl_20", 0 0, L_00000176bbcd37b0;  1 drivers
v00000176bbcf8900_0 .net *"_ivl_5", 0 0, L_00000176bbcd2e10;  1 drivers
v00000176bbcf89a0_0 .net *"_ivl_7", 0 0, L_00000176bbcd2e80;  1 drivers
v00000176bbcf8a40_0 .net *"_ivl_8", 0 0, L_00000176bbcd2fd0;  1 drivers
v00000176bbcf8ae0_0 .net "alu_selB", 1 0, L_00000176bbd91ac0;  alias, 1 drivers
v00000176bbcf94e0_0 .net "exhaz", 0 0, L_00000176bbcd3270;  alias, 1 drivers
v00000176bbcf8b80_0 .net "idhaz", 0 0, L_00000176bbcd3120;  alias, 1 drivers
v00000176bbcf8cc0_0 .net "memhaz", 0 0, L_00000176bbcd2da0;  alias, 1 drivers
L_00000176bbd91ac0 .concat8 [ 1 1 0 0], L_00000176bbcd30b0, L_00000176bbcd37b0;
S_00000176bbaf6060 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000176bbb2a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000176bbcd3740 .functor NOT 1, L_00000176bbcd3270, C4<0>, C4<0>, C4<0>;
L_00000176bbcd3820 .functor AND 1, L_00000176bbcd2da0, L_00000176bbcd3740, C4<1>, C4<1>;
L_00000176bbcd3510 .functor OR 1, L_00000176bbcd3120, L_00000176bbcd3820, C4<0>, C4<0>;
L_00000176bbcd3580 .functor OR 1, L_00000176bbcd3120, L_00000176bbcd3270, C4<0>, C4<0>;
v00000176bbcf8d60_0 .net *"_ivl_12", 0 0, L_00000176bbcd3580;  1 drivers
v00000176bbcf8e00_0 .net *"_ivl_2", 0 0, L_00000176bbcd3740;  1 drivers
v00000176bbcf8f40_0 .net *"_ivl_5", 0 0, L_00000176bbcd3820;  1 drivers
v00000176bbcf8fe0_0 .net *"_ivl_7", 0 0, L_00000176bbcd3510;  1 drivers
v00000176bbcf91c0_0 .net "exhaz", 0 0, L_00000176bbcd3270;  alias, 1 drivers
v00000176bbcf96c0_0 .net "idhaz", 0 0, L_00000176bbcd3120;  alias, 1 drivers
v00000176bbc77520_0 .net "memhaz", 0 0, L_00000176bbcd2da0;  alias, 1 drivers
v00000176bbc77020_0 .net "store_rs2_forward", 1 0, L_00000176bbd92920;  alias, 1 drivers
L_00000176bbd92920 .concat8 [ 1 1 0 0], L_00000176bbcd3510, L_00000176bbcd3580;
S_00000176bbaf61f0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_00000176bbb2a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000176bbc77fc0_0 .net "EX_ALU_OUT", 31 0, L_00000176bbd959e0;  alias, 1 drivers
v00000176bbc78380_0 .net "EX_memread", 0 0, v00000176bbd66710_0;  alias, 1 drivers
v00000176bbc5ff30_0 .net "EX_memwrite", 0 0, v00000176bbd65b30_0;  alias, 1 drivers
v00000176bbc601b0_0 .net "EX_opcode", 11 0, v00000176bbd65d10_0;  alias, 1 drivers
v00000176bbd53fd0_0 .net "EX_rd_ind", 4 0, v00000176bbd65bd0_0;  alias, 1 drivers
v00000176bbd556f0_0 .net "EX_rd_indzero", 0 0, L_00000176bbdfff90;  1 drivers
v00000176bbd546b0_0 .net "EX_regwrite", 0 0, v00000176bbd66990_0;  alias, 1 drivers
v00000176bbd55970_0 .net "EX_rs2_out", 31 0, v00000176bbd65630_0;  alias, 1 drivers
v00000176bbd547f0_0 .var "MEM_ALU_OUT", 31 0;
v00000176bbd544d0_0 .var "MEM_memread", 0 0;
v00000176bbd54610_0 .var "MEM_memwrite", 0 0;
v00000176bbd54930_0 .var "MEM_opcode", 11 0;
v00000176bbd55650_0 .var "MEM_rd_ind", 4 0;
v00000176bbd54890_0 .var "MEM_rd_indzero", 0 0;
v00000176bbd53df0_0 .var "MEM_regwrite", 0 0;
v00000176bbd538f0_0 .var "MEM_rs2", 31 0;
v00000176bbd54a70_0 .net "clk", 0 0, L_00000176bbdae6d0;  1 drivers
v00000176bbd55470_0 .net "rst", 0 0, v00000176bbd8fae0_0;  alias, 1 drivers
E_00000176bbcdb730 .event posedge, v00000176bbd55470_0, v00000176bbd54a70_0;
S_00000176bbac29c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000176bbb2a010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000176bbb01500 .param/l "add" 0 9 6, C4<000000100000>;
P_00000176bbb01538 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000176bbb01570 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000176bbb015a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000176bbb015e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000176bbb01618 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000176bbb01650 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000176bbb01688 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000176bbb016c0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000176bbb016f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000176bbb01730 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000176bbb01768 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000176bbb017a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000176bbb017d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000176bbb01810 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000176bbb01848 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000176bbb01880 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000176bbb018b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000176bbb018f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000176bbb01928 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000176bbb01960 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000176bbb01998 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000176bbb019d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000176bbb01a08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000176bbb01a40 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000176bbdae200 .functor XOR 1, L_00000176bbdadd30, v00000176bbd66c10_0, C4<0>, C4<0>;
L_00000176bbdae5f0 .functor NOT 1, L_00000176bbdae200, C4<0>, C4<0>, C4<0>;
L_00000176bbdae3c0 .functor OR 1, v00000176bbd8fae0_0, L_00000176bbdae5f0, C4<0>, C4<0>;
L_00000176bbdae660 .functor NOT 1, L_00000176bbdae3c0, C4<0>, C4<0>, C4<0>;
v00000176bbd59ac0_0 .net "ALU_OP", 3 0, v00000176bbd598e0_0;  1 drivers
v00000176bbd5a880_0 .net "BranchDecision", 0 0, L_00000176bbdadd30;  1 drivers
v00000176bbd5a600_0 .net "CF", 0 0, v00000176bbd59200_0;  1 drivers
v00000176bbd5a740_0 .net "EX_opcode", 11 0, v00000176bbd65d10_0;  alias, 1 drivers
v00000176bbd5b320_0 .net "Wrong_prediction", 0 0, L_00000176bbdae660;  alias, 1 drivers
v00000176bbd5a240_0 .net "ZF", 0 0, L_00000176bbdae350;  1 drivers
L_00000176bbdb0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000176bbd5ae20_0 .net/2u *"_ivl_0", 31 0, L_00000176bbdb0ce8;  1 drivers
v00000176bbd5a060_0 .net *"_ivl_11", 0 0, L_00000176bbdae3c0;  1 drivers
v00000176bbd5aec0_0 .net *"_ivl_2", 31 0, L_00000176bbd95940;  1 drivers
v00000176bbd5a1a0_0 .net *"_ivl_6", 0 0, L_00000176bbdae200;  1 drivers
v00000176bbd5b3c0_0 .net *"_ivl_8", 0 0, L_00000176bbdae5f0;  1 drivers
v00000176bbd5aa60_0 .net "alu_out", 31 0, L_00000176bbd959e0;  alias, 1 drivers
v00000176bbd5b280_0 .net "alu_outw", 31 0, v00000176bbd59520_0;  1 drivers
v00000176bbd5ad80_0 .net "is_beq", 0 0, v00000176bbd659f0_0;  alias, 1 drivers
v00000176bbd5a920_0 .net "is_bne", 0 0, v00000176bbd665d0_0;  alias, 1 drivers
v00000176bbd5a420_0 .net "is_jal", 0 0, v00000176bbd65c70_0;  alias, 1 drivers
v00000176bbd5a9c0_0 .net "oper1", 31 0, v00000176bbd65e50_0;  alias, 1 drivers
v00000176bbd59d40_0 .net "oper2", 31 0, v00000176bbd66490_0;  alias, 1 drivers
v00000176bbd59de0_0 .net "pc", 31 0, v00000176bbd66530_0;  alias, 1 drivers
v00000176bbd5a4c0_0 .net "predicted", 0 0, v00000176bbd66c10_0;  alias, 1 drivers
v00000176bbd5b140_0 .net "rst", 0 0, v00000176bbd8fae0_0;  alias, 1 drivers
L_00000176bbd95940 .arith/sum 32, v00000176bbd66530_0, L_00000176bbdb0ce8;
L_00000176bbd959e0 .functor MUXZ 32, v00000176bbd59520_0, L_00000176bbd95940, v00000176bbd65c70_0, C4<>;
S_00000176bbac2b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000176bbac29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000176bbdae190 .functor AND 1, v00000176bbd659f0_0, L_00000176bbdad080, C4<1>, C4<1>;
L_00000176bbdada90 .functor NOT 1, L_00000176bbdad080, C4<0>, C4<0>, C4<0>;
L_00000176bbdadcc0 .functor AND 1, v00000176bbd665d0_0, L_00000176bbdada90, C4<1>, C4<1>;
L_00000176bbdadd30 .functor OR 1, L_00000176bbdae190, L_00000176bbdadcc0, C4<0>, C4<0>;
v00000176bbd57900_0 .net "BranchDecision", 0 0, L_00000176bbdadd30;  alias, 1 drivers
v00000176bbd579a0_0 .net *"_ivl_2", 0 0, L_00000176bbdada90;  1 drivers
v00000176bbd57ae0_0 .net "is_beq", 0 0, v00000176bbd659f0_0;  alias, 1 drivers
v00000176bbd57fe0_0 .net "is_beq_taken", 0 0, L_00000176bbdae190;  1 drivers
v00000176bbd597a0_0 .net "is_bne", 0 0, v00000176bbd665d0_0;  alias, 1 drivers
v00000176bbd58ee0_0 .net "is_bne_taken", 0 0, L_00000176bbdadcc0;  1 drivers
v00000176bbd581c0_0 .net "is_eq", 0 0, L_00000176bbdad080;  1 drivers
v00000176bbd58260_0 .net "oper1", 31 0, v00000176bbd65e50_0;  alias, 1 drivers
v00000176bbd59020_0 .net "oper2", 31 0, v00000176bbd66490_0;  alias, 1 drivers
S_00000176bbb19b60 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000176bbac2b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000176bbdacad0 .functor XOR 1, L_00000176bbd95da0, L_00000176bbd963e0, C4<0>, C4<0>;
L_00000176bbdacb40 .functor XOR 1, L_00000176bbd96200, L_00000176bbd962a0, C4<0>, C4<0>;
L_00000176bbdad0f0 .functor XOR 1, L_00000176bbd960c0, L_00000176bbd95d00, C4<0>, C4<0>;
L_00000176bbdadda0 .functor XOR 1, L_00000176bbd96020, L_00000176bbd96340, C4<0>, C4<0>;
L_00000176bbdad780 .functor XOR 1, L_00000176bbd96160, L_00000176bbd95f80, C4<0>, C4<0>;
L_00000176bbdacf30 .functor XOR 1, L_00000176bbd95e40, L_00000176bbd95ee0, C4<0>, C4<0>;
L_00000176bbdad860 .functor XOR 1, L_00000176bbe06d90, L_00000176bbe050d0, C4<0>, C4<0>;
L_00000176bbdacc20 .functor XOR 1, L_00000176bbe04f90, L_00000176bbe069d0, C4<0>, C4<0>;
L_00000176bbdacd00 .functor XOR 1, L_00000176bbe05cb0, L_00000176bbe06a70, C4<0>, C4<0>;
L_00000176bbdae270 .functor XOR 1, L_00000176bbe073d0, L_00000176bbe070b0, C4<0>, C4<0>;
L_00000176bbdade80 .functor XOR 1, L_00000176bbe05210, L_00000176bbe05710, C4<0>, C4<0>;
L_00000176bbdade10 .functor XOR 1, L_00000176bbe052b0, L_00000176bbe06390, C4<0>, C4<0>;
L_00000176bbdac9f0 .functor XOR 1, L_00000176bbe05670, L_00000176bbe05350, C4<0>, C4<0>;
L_00000176bbdac8a0 .functor XOR 1, L_00000176bbe06e30, L_00000176bbe061b0, C4<0>, C4<0>;
L_00000176bbdac7c0 .functor XOR 1, L_00000176bbe07290, L_00000176bbe06250, C4<0>, C4<0>;
L_00000176bbdad2b0 .functor XOR 1, L_00000176bbe05850, L_00000176bbe053f0, C4<0>, C4<0>;
L_00000176bbdad400 .functor XOR 1, L_00000176bbe06ed0, L_00000176bbe05e90, C4<0>, C4<0>;
L_00000176bbdacbb0 .functor XOR 1, L_00000176bbe05170, L_00000176bbe05030, C4<0>, C4<0>;
L_00000176bbdad320 .functor XOR 1, L_00000176bbe064d0, L_00000176bbe07470, C4<0>, C4<0>;
L_00000176bbdad390 .functor XOR 1, L_00000176bbe075b0, L_00000176bbe05490, C4<0>, C4<0>;
L_00000176bbdae120 .functor XOR 1, L_00000176bbe062f0, L_00000176bbe07010, C4<0>, C4<0>;
L_00000176bbdadbe0 .functor XOR 1, L_00000176bbe066b0, L_00000176bbe057b0, C4<0>, C4<0>;
L_00000176bbdadef0 .functor XOR 1, L_00000176bbe06f70, L_00000176bbe076f0, C4<0>, C4<0>;
L_00000176bbdadfd0 .functor XOR 1, L_00000176bbe067f0, L_00000176bbe058f0, C4<0>, C4<0>;
L_00000176bbdacd70 .functor XOR 1, L_00000176bbe06110, L_00000176bbe06570, C4<0>, C4<0>;
L_00000176bbdad470 .functor XOR 1, L_00000176bbe05f30, L_00000176bbe05530, C4<0>, C4<0>;
L_00000176bbdad5c0 .functor XOR 1, L_00000176bbe05d50, L_00000176bbe055d0, C4<0>, C4<0>;
L_00000176bbdacfa0 .functor XOR 1, L_00000176bbe06b10, L_00000176bbe07650, C4<0>, C4<0>;
L_00000176bbdad010 .functor XOR 1, L_00000176bbe05990, L_00000176bbe071f0, C4<0>, C4<0>;
L_00000176bbdad7f0 .functor XOR 1, L_00000176bbe05a30, L_00000176bbe05b70, C4<0>, C4<0>;
L_00000176bbdad8d0 .functor XOR 1, L_00000176bbe05ad0, L_00000176bbe07510, C4<0>, C4<0>;
L_00000176bbdad940 .functor XOR 1, L_00000176bbe05df0, L_00000176bbe05fd0, C4<0>, C4<0>;
L_00000176bbdad080/0/0 .functor OR 1, L_00000176bbe06930, L_00000176bbe05c10, L_00000176bbe06070, L_00000176bbe06610;
L_00000176bbdad080/0/4 .functor OR 1, L_00000176bbe06750, L_00000176bbe06430, L_00000176bbe06bb0, L_00000176bbe06c50;
L_00000176bbdad080/0/8 .functor OR 1, L_00000176bbe06cf0, L_00000176bbe07150, L_00000176bbe07330, L_00000176bbe07a10;
L_00000176bbdad080/0/12 .functor OR 1, L_00000176bbe07830, L_00000176bbe07ab0, L_00000176bbe07b50, L_00000176bbe078d0;
L_00000176bbdad080/0/16 .functor OR 1, L_00000176bbe07d30, L_00000176bbe07dd0, L_00000176bbe07970, L_00000176bbe07bf0;
L_00000176bbdad080/0/20 .functor OR 1, L_00000176bbe07c90, L_00000176bbe07e70, L_00000176bbe07790, L_00000176bbe01c50;
L_00000176bbdad080/0/24 .functor OR 1, L_00000176bbe01b10, L_00000176bbe02010, L_00000176bbe00490, L_00000176bbe01e30;
L_00000176bbdad080/0/28 .functor OR 1, L_00000176bbe003f0, L_00000176bbe00d50, L_00000176bbe01bb0, L_00000176bbe00850;
L_00000176bbdad080/1/0 .functor OR 1, L_00000176bbdad080/0/0, L_00000176bbdad080/0/4, L_00000176bbdad080/0/8, L_00000176bbdad080/0/12;
L_00000176bbdad080/1/4 .functor OR 1, L_00000176bbdad080/0/16, L_00000176bbdad080/0/20, L_00000176bbdad080/0/24, L_00000176bbdad080/0/28;
L_00000176bbdad080 .functor NOR 1, L_00000176bbdad080/1/0, L_00000176bbdad080/1/4, C4<0>, C4<0>;
v00000176bbd537b0_0 .net *"_ivl_0", 0 0, L_00000176bbdacad0;  1 drivers
v00000176bbd53f30_0 .net *"_ivl_101", 0 0, L_00000176bbe05e90;  1 drivers
v00000176bbd54ed0_0 .net *"_ivl_102", 0 0, L_00000176bbdacbb0;  1 drivers
v00000176bbd54070_0 .net *"_ivl_105", 0 0, L_00000176bbe05170;  1 drivers
v00000176bbd54f70_0 .net *"_ivl_107", 0 0, L_00000176bbe05030;  1 drivers
v00000176bbd549d0_0 .net *"_ivl_108", 0 0, L_00000176bbdad320;  1 drivers
v00000176bbd54570_0 .net *"_ivl_11", 0 0, L_00000176bbd962a0;  1 drivers
v00000176bbd54750_0 .net *"_ivl_111", 0 0, L_00000176bbe064d0;  1 drivers
v00000176bbd55bf0_0 .net *"_ivl_113", 0 0, L_00000176bbe07470;  1 drivers
v00000176bbd55b50_0 .net *"_ivl_114", 0 0, L_00000176bbdad390;  1 drivers
v00000176bbd55290_0 .net *"_ivl_117", 0 0, L_00000176bbe075b0;  1 drivers
v00000176bbd553d0_0 .net *"_ivl_119", 0 0, L_00000176bbe05490;  1 drivers
v00000176bbd53670_0 .net *"_ivl_12", 0 0, L_00000176bbdad0f0;  1 drivers
v00000176bbd55330_0 .net *"_ivl_120", 0 0, L_00000176bbdae120;  1 drivers
v00000176bbd55510_0 .net *"_ivl_123", 0 0, L_00000176bbe062f0;  1 drivers
v00000176bbd54b10_0 .net *"_ivl_125", 0 0, L_00000176bbe07010;  1 drivers
v00000176bbd55c90_0 .net *"_ivl_126", 0 0, L_00000176bbdadbe0;  1 drivers
v00000176bbd55790_0 .net *"_ivl_129", 0 0, L_00000176bbe066b0;  1 drivers
v00000176bbd54bb0_0 .net *"_ivl_131", 0 0, L_00000176bbe057b0;  1 drivers
v00000176bbd53530_0 .net *"_ivl_132", 0 0, L_00000176bbdadef0;  1 drivers
v00000176bbd54c50_0 .net *"_ivl_135", 0 0, L_00000176bbe06f70;  1 drivers
v00000176bbd54cf0_0 .net *"_ivl_137", 0 0, L_00000176bbe076f0;  1 drivers
v00000176bbd54d90_0 .net *"_ivl_138", 0 0, L_00000176bbdadfd0;  1 drivers
v00000176bbd55150_0 .net *"_ivl_141", 0 0, L_00000176bbe067f0;  1 drivers
v00000176bbd53850_0 .net *"_ivl_143", 0 0, L_00000176bbe058f0;  1 drivers
v00000176bbd54e30_0 .net *"_ivl_144", 0 0, L_00000176bbdacd70;  1 drivers
v00000176bbd555b0_0 .net *"_ivl_147", 0 0, L_00000176bbe06110;  1 drivers
v00000176bbd55010_0 .net *"_ivl_149", 0 0, L_00000176bbe06570;  1 drivers
v00000176bbd53990_0 .net *"_ivl_15", 0 0, L_00000176bbd960c0;  1 drivers
v00000176bbd55830_0 .net *"_ivl_150", 0 0, L_00000176bbdad470;  1 drivers
v00000176bbd550b0_0 .net *"_ivl_153", 0 0, L_00000176bbe05f30;  1 drivers
v00000176bbd551f0_0 .net *"_ivl_155", 0 0, L_00000176bbe05530;  1 drivers
v00000176bbd53a30_0 .net *"_ivl_156", 0 0, L_00000176bbdad5c0;  1 drivers
v00000176bbd558d0_0 .net *"_ivl_159", 0 0, L_00000176bbe05d50;  1 drivers
v00000176bbd53d50_0 .net *"_ivl_161", 0 0, L_00000176bbe055d0;  1 drivers
v00000176bbd55a10_0 .net *"_ivl_162", 0 0, L_00000176bbdacfa0;  1 drivers
v00000176bbd53cb0_0 .net *"_ivl_165", 0 0, L_00000176bbe06b10;  1 drivers
v00000176bbd55ab0_0 .net *"_ivl_167", 0 0, L_00000176bbe07650;  1 drivers
v00000176bbd54390_0 .net *"_ivl_168", 0 0, L_00000176bbdad010;  1 drivers
v00000176bbd535d0_0 .net *"_ivl_17", 0 0, L_00000176bbd95d00;  1 drivers
v00000176bbd53710_0 .net *"_ivl_171", 0 0, L_00000176bbe05990;  1 drivers
v00000176bbd54110_0 .net *"_ivl_173", 0 0, L_00000176bbe071f0;  1 drivers
v00000176bbd541b0_0 .net *"_ivl_174", 0 0, L_00000176bbdad7f0;  1 drivers
v00000176bbd53c10_0 .net *"_ivl_177", 0 0, L_00000176bbe05a30;  1 drivers
v00000176bbd53ad0_0 .net *"_ivl_179", 0 0, L_00000176bbe05b70;  1 drivers
v00000176bbd53b70_0 .net *"_ivl_18", 0 0, L_00000176bbdadda0;  1 drivers
v00000176bbd54250_0 .net *"_ivl_180", 0 0, L_00000176bbdad8d0;  1 drivers
v00000176bbd542f0_0 .net *"_ivl_183", 0 0, L_00000176bbe05ad0;  1 drivers
v00000176bbd54430_0 .net *"_ivl_185", 0 0, L_00000176bbe07510;  1 drivers
v00000176bbd55e70_0 .net *"_ivl_186", 0 0, L_00000176bbdad940;  1 drivers
v00000176bbd55f10_0 .net *"_ivl_190", 0 0, L_00000176bbe05df0;  1 drivers
v00000176bbd56c30_0 .net *"_ivl_192", 0 0, L_00000176bbe05fd0;  1 drivers
v00000176bbd560f0_0 .net *"_ivl_194", 0 0, L_00000176bbe06930;  1 drivers
v00000176bbd57090_0 .net *"_ivl_196", 0 0, L_00000176bbe05c10;  1 drivers
v00000176bbd57270_0 .net *"_ivl_198", 0 0, L_00000176bbe06070;  1 drivers
v00000176bbd56ff0_0 .net *"_ivl_200", 0 0, L_00000176bbe06610;  1 drivers
v00000176bbd56690_0 .net *"_ivl_202", 0 0, L_00000176bbe06750;  1 drivers
v00000176bbd56870_0 .net *"_ivl_204", 0 0, L_00000176bbe06430;  1 drivers
v00000176bbd57310_0 .net *"_ivl_206", 0 0, L_00000176bbe06bb0;  1 drivers
v00000176bbd56b90_0 .net *"_ivl_208", 0 0, L_00000176bbe06c50;  1 drivers
v00000176bbd56730_0 .net *"_ivl_21", 0 0, L_00000176bbd96020;  1 drivers
v00000176bbd56190_0 .net *"_ivl_210", 0 0, L_00000176bbe06cf0;  1 drivers
v00000176bbd57130_0 .net *"_ivl_212", 0 0, L_00000176bbe07150;  1 drivers
v00000176bbd56e10_0 .net *"_ivl_214", 0 0, L_00000176bbe07330;  1 drivers
v00000176bbd56370_0 .net *"_ivl_216", 0 0, L_00000176bbe07a10;  1 drivers
v00000176bbd56410_0 .net *"_ivl_218", 0 0, L_00000176bbe07830;  1 drivers
v00000176bbd56cd0_0 .net *"_ivl_220", 0 0, L_00000176bbe07ab0;  1 drivers
v00000176bbd56910_0 .net *"_ivl_222", 0 0, L_00000176bbe07b50;  1 drivers
v00000176bbd571d0_0 .net *"_ivl_224", 0 0, L_00000176bbe078d0;  1 drivers
v00000176bbd56eb0_0 .net *"_ivl_226", 0 0, L_00000176bbe07d30;  1 drivers
v00000176bbd573b0_0 .net *"_ivl_228", 0 0, L_00000176bbe07dd0;  1 drivers
v00000176bbd56f50_0 .net *"_ivl_23", 0 0, L_00000176bbd96340;  1 drivers
v00000176bbd56d70_0 .net *"_ivl_230", 0 0, L_00000176bbe07970;  1 drivers
v00000176bbd56050_0 .net *"_ivl_232", 0 0, L_00000176bbe07bf0;  1 drivers
v00000176bbd55d30_0 .net *"_ivl_234", 0 0, L_00000176bbe07c90;  1 drivers
v00000176bbd55dd0_0 .net *"_ivl_236", 0 0, L_00000176bbe07e70;  1 drivers
v00000176bbd55fb0_0 .net *"_ivl_238", 0 0, L_00000176bbe07790;  1 drivers
v00000176bbd56a50_0 .net *"_ivl_24", 0 0, L_00000176bbdad780;  1 drivers
v00000176bbd565f0_0 .net *"_ivl_240", 0 0, L_00000176bbe01c50;  1 drivers
v00000176bbd56230_0 .net *"_ivl_242", 0 0, L_00000176bbe01b10;  1 drivers
v00000176bbd564b0_0 .net *"_ivl_244", 0 0, L_00000176bbe02010;  1 drivers
v00000176bbd562d0_0 .net *"_ivl_246", 0 0, L_00000176bbe00490;  1 drivers
v00000176bbd569b0_0 .net *"_ivl_248", 0 0, L_00000176bbe01e30;  1 drivers
v00000176bbd56550_0 .net *"_ivl_250", 0 0, L_00000176bbe003f0;  1 drivers
v00000176bbd567d0_0 .net *"_ivl_252", 0 0, L_00000176bbe00d50;  1 drivers
v00000176bbd56af0_0 .net *"_ivl_254", 0 0, L_00000176bbe01bb0;  1 drivers
v00000176bbc77a20_0 .net *"_ivl_256", 0 0, L_00000176bbe00850;  1 drivers
v00000176bbd58a80_0 .net *"_ivl_27", 0 0, L_00000176bbd96160;  1 drivers
v00000176bbd58d00_0 .net *"_ivl_29", 0 0, L_00000176bbd95f80;  1 drivers
v00000176bbd58760_0 .net *"_ivl_3", 0 0, L_00000176bbd95da0;  1 drivers
v00000176bbd588a0_0 .net *"_ivl_30", 0 0, L_00000176bbdacf30;  1 drivers
v00000176bbd57b80_0 .net *"_ivl_33", 0 0, L_00000176bbd95e40;  1 drivers
v00000176bbd58940_0 .net *"_ivl_35", 0 0, L_00000176bbd95ee0;  1 drivers
v00000176bbd59660_0 .net *"_ivl_36", 0 0, L_00000176bbdad860;  1 drivers
v00000176bbd589e0_0 .net *"_ivl_39", 0 0, L_00000176bbe06d90;  1 drivers
v00000176bbd584e0_0 .net *"_ivl_41", 0 0, L_00000176bbe050d0;  1 drivers
v00000176bbd586c0_0 .net *"_ivl_42", 0 0, L_00000176bbdacc20;  1 drivers
v00000176bbd59c00_0 .net *"_ivl_45", 0 0, L_00000176bbe04f90;  1 drivers
v00000176bbd57e00_0 .net *"_ivl_47", 0 0, L_00000176bbe069d0;  1 drivers
v00000176bbd58620_0 .net *"_ivl_48", 0 0, L_00000176bbdacd00;  1 drivers
v00000176bbd57c20_0 .net *"_ivl_5", 0 0, L_00000176bbd963e0;  1 drivers
v00000176bbd57ea0_0 .net *"_ivl_51", 0 0, L_00000176bbe05cb0;  1 drivers
v00000176bbd57540_0 .net *"_ivl_53", 0 0, L_00000176bbe06a70;  1 drivers
v00000176bbd58da0_0 .net *"_ivl_54", 0 0, L_00000176bbdae270;  1 drivers
v00000176bbd592a0_0 .net *"_ivl_57", 0 0, L_00000176bbe073d0;  1 drivers
v00000176bbd575e0_0 .net *"_ivl_59", 0 0, L_00000176bbe070b0;  1 drivers
v00000176bbd58800_0 .net *"_ivl_6", 0 0, L_00000176bbdacb40;  1 drivers
v00000176bbd58120_0 .net *"_ivl_60", 0 0, L_00000176bbdade80;  1 drivers
v00000176bbd59b60_0 .net *"_ivl_63", 0 0, L_00000176bbe05210;  1 drivers
v00000176bbd583a0_0 .net *"_ivl_65", 0 0, L_00000176bbe05710;  1 drivers
v00000176bbd59980_0 .net *"_ivl_66", 0 0, L_00000176bbdade10;  1 drivers
v00000176bbd59700_0 .net *"_ivl_69", 0 0, L_00000176bbe052b0;  1 drivers
v00000176bbd595c0_0 .net *"_ivl_71", 0 0, L_00000176bbe06390;  1 drivers
v00000176bbd58bc0_0 .net *"_ivl_72", 0 0, L_00000176bbdac9f0;  1 drivers
v00000176bbd577c0_0 .net *"_ivl_75", 0 0, L_00000176bbe05670;  1 drivers
v00000176bbd57cc0_0 .net *"_ivl_77", 0 0, L_00000176bbe05350;  1 drivers
v00000176bbd58580_0 .net *"_ivl_78", 0 0, L_00000176bbdac8a0;  1 drivers
v00000176bbd58b20_0 .net *"_ivl_81", 0 0, L_00000176bbe06e30;  1 drivers
v00000176bbd59ca0_0 .net *"_ivl_83", 0 0, L_00000176bbe061b0;  1 drivers
v00000176bbd57860_0 .net *"_ivl_84", 0 0, L_00000176bbdac7c0;  1 drivers
v00000176bbd58440_0 .net *"_ivl_87", 0 0, L_00000176bbe07290;  1 drivers
v00000176bbd57d60_0 .net *"_ivl_89", 0 0, L_00000176bbe06250;  1 drivers
v00000176bbd59480_0 .net *"_ivl_9", 0 0, L_00000176bbd96200;  1 drivers
v00000176bbd57680_0 .net *"_ivl_90", 0 0, L_00000176bbdad2b0;  1 drivers
v00000176bbd58f80_0 .net *"_ivl_93", 0 0, L_00000176bbe05850;  1 drivers
v00000176bbd58300_0 .net *"_ivl_95", 0 0, L_00000176bbe053f0;  1 drivers
v00000176bbd57a40_0 .net *"_ivl_96", 0 0, L_00000176bbdad400;  1 drivers
v00000176bbd57720_0 .net *"_ivl_99", 0 0, L_00000176bbe06ed0;  1 drivers
v00000176bbd57f40_0 .net "a", 31 0, v00000176bbd65e50_0;  alias, 1 drivers
v00000176bbd58e40_0 .net "b", 31 0, v00000176bbd66490_0;  alias, 1 drivers
v00000176bbd58c60_0 .net "out", 0 0, L_00000176bbdad080;  alias, 1 drivers
v00000176bbd58080_0 .net "temp", 31 0, L_00000176bbe06890;  1 drivers
L_00000176bbd95da0 .part v00000176bbd65e50_0, 0, 1;
L_00000176bbd963e0 .part v00000176bbd66490_0, 0, 1;
L_00000176bbd96200 .part v00000176bbd65e50_0, 1, 1;
L_00000176bbd962a0 .part v00000176bbd66490_0, 1, 1;
L_00000176bbd960c0 .part v00000176bbd65e50_0, 2, 1;
L_00000176bbd95d00 .part v00000176bbd66490_0, 2, 1;
L_00000176bbd96020 .part v00000176bbd65e50_0, 3, 1;
L_00000176bbd96340 .part v00000176bbd66490_0, 3, 1;
L_00000176bbd96160 .part v00000176bbd65e50_0, 4, 1;
L_00000176bbd95f80 .part v00000176bbd66490_0, 4, 1;
L_00000176bbd95e40 .part v00000176bbd65e50_0, 5, 1;
L_00000176bbd95ee0 .part v00000176bbd66490_0, 5, 1;
L_00000176bbe06d90 .part v00000176bbd65e50_0, 6, 1;
L_00000176bbe050d0 .part v00000176bbd66490_0, 6, 1;
L_00000176bbe04f90 .part v00000176bbd65e50_0, 7, 1;
L_00000176bbe069d0 .part v00000176bbd66490_0, 7, 1;
L_00000176bbe05cb0 .part v00000176bbd65e50_0, 8, 1;
L_00000176bbe06a70 .part v00000176bbd66490_0, 8, 1;
L_00000176bbe073d0 .part v00000176bbd65e50_0, 9, 1;
L_00000176bbe070b0 .part v00000176bbd66490_0, 9, 1;
L_00000176bbe05210 .part v00000176bbd65e50_0, 10, 1;
L_00000176bbe05710 .part v00000176bbd66490_0, 10, 1;
L_00000176bbe052b0 .part v00000176bbd65e50_0, 11, 1;
L_00000176bbe06390 .part v00000176bbd66490_0, 11, 1;
L_00000176bbe05670 .part v00000176bbd65e50_0, 12, 1;
L_00000176bbe05350 .part v00000176bbd66490_0, 12, 1;
L_00000176bbe06e30 .part v00000176bbd65e50_0, 13, 1;
L_00000176bbe061b0 .part v00000176bbd66490_0, 13, 1;
L_00000176bbe07290 .part v00000176bbd65e50_0, 14, 1;
L_00000176bbe06250 .part v00000176bbd66490_0, 14, 1;
L_00000176bbe05850 .part v00000176bbd65e50_0, 15, 1;
L_00000176bbe053f0 .part v00000176bbd66490_0, 15, 1;
L_00000176bbe06ed0 .part v00000176bbd65e50_0, 16, 1;
L_00000176bbe05e90 .part v00000176bbd66490_0, 16, 1;
L_00000176bbe05170 .part v00000176bbd65e50_0, 17, 1;
L_00000176bbe05030 .part v00000176bbd66490_0, 17, 1;
L_00000176bbe064d0 .part v00000176bbd65e50_0, 18, 1;
L_00000176bbe07470 .part v00000176bbd66490_0, 18, 1;
L_00000176bbe075b0 .part v00000176bbd65e50_0, 19, 1;
L_00000176bbe05490 .part v00000176bbd66490_0, 19, 1;
L_00000176bbe062f0 .part v00000176bbd65e50_0, 20, 1;
L_00000176bbe07010 .part v00000176bbd66490_0, 20, 1;
L_00000176bbe066b0 .part v00000176bbd65e50_0, 21, 1;
L_00000176bbe057b0 .part v00000176bbd66490_0, 21, 1;
L_00000176bbe06f70 .part v00000176bbd65e50_0, 22, 1;
L_00000176bbe076f0 .part v00000176bbd66490_0, 22, 1;
L_00000176bbe067f0 .part v00000176bbd65e50_0, 23, 1;
L_00000176bbe058f0 .part v00000176bbd66490_0, 23, 1;
L_00000176bbe06110 .part v00000176bbd65e50_0, 24, 1;
L_00000176bbe06570 .part v00000176bbd66490_0, 24, 1;
L_00000176bbe05f30 .part v00000176bbd65e50_0, 25, 1;
L_00000176bbe05530 .part v00000176bbd66490_0, 25, 1;
L_00000176bbe05d50 .part v00000176bbd65e50_0, 26, 1;
L_00000176bbe055d0 .part v00000176bbd66490_0, 26, 1;
L_00000176bbe06b10 .part v00000176bbd65e50_0, 27, 1;
L_00000176bbe07650 .part v00000176bbd66490_0, 27, 1;
L_00000176bbe05990 .part v00000176bbd65e50_0, 28, 1;
L_00000176bbe071f0 .part v00000176bbd66490_0, 28, 1;
L_00000176bbe05a30 .part v00000176bbd65e50_0, 29, 1;
L_00000176bbe05b70 .part v00000176bbd66490_0, 29, 1;
L_00000176bbe05ad0 .part v00000176bbd65e50_0, 30, 1;
L_00000176bbe07510 .part v00000176bbd66490_0, 30, 1;
LS_00000176bbe06890_0_0 .concat8 [ 1 1 1 1], L_00000176bbdacad0, L_00000176bbdacb40, L_00000176bbdad0f0, L_00000176bbdadda0;
LS_00000176bbe06890_0_4 .concat8 [ 1 1 1 1], L_00000176bbdad780, L_00000176bbdacf30, L_00000176bbdad860, L_00000176bbdacc20;
LS_00000176bbe06890_0_8 .concat8 [ 1 1 1 1], L_00000176bbdacd00, L_00000176bbdae270, L_00000176bbdade80, L_00000176bbdade10;
LS_00000176bbe06890_0_12 .concat8 [ 1 1 1 1], L_00000176bbdac9f0, L_00000176bbdac8a0, L_00000176bbdac7c0, L_00000176bbdad2b0;
LS_00000176bbe06890_0_16 .concat8 [ 1 1 1 1], L_00000176bbdad400, L_00000176bbdacbb0, L_00000176bbdad320, L_00000176bbdad390;
LS_00000176bbe06890_0_20 .concat8 [ 1 1 1 1], L_00000176bbdae120, L_00000176bbdadbe0, L_00000176bbdadef0, L_00000176bbdadfd0;
LS_00000176bbe06890_0_24 .concat8 [ 1 1 1 1], L_00000176bbdacd70, L_00000176bbdad470, L_00000176bbdad5c0, L_00000176bbdacfa0;
LS_00000176bbe06890_0_28 .concat8 [ 1 1 1 1], L_00000176bbdad010, L_00000176bbdad7f0, L_00000176bbdad8d0, L_00000176bbdad940;
LS_00000176bbe06890_1_0 .concat8 [ 4 4 4 4], LS_00000176bbe06890_0_0, LS_00000176bbe06890_0_4, LS_00000176bbe06890_0_8, LS_00000176bbe06890_0_12;
LS_00000176bbe06890_1_4 .concat8 [ 4 4 4 4], LS_00000176bbe06890_0_16, LS_00000176bbe06890_0_20, LS_00000176bbe06890_0_24, LS_00000176bbe06890_0_28;
L_00000176bbe06890 .concat8 [ 16 16 0 0], LS_00000176bbe06890_1_0, LS_00000176bbe06890_1_4;
L_00000176bbe05df0 .part v00000176bbd65e50_0, 31, 1;
L_00000176bbe05fd0 .part v00000176bbd66490_0, 31, 1;
L_00000176bbe06930 .part L_00000176bbe06890, 0, 1;
L_00000176bbe05c10 .part L_00000176bbe06890, 1, 1;
L_00000176bbe06070 .part L_00000176bbe06890, 2, 1;
L_00000176bbe06610 .part L_00000176bbe06890, 3, 1;
L_00000176bbe06750 .part L_00000176bbe06890, 4, 1;
L_00000176bbe06430 .part L_00000176bbe06890, 5, 1;
L_00000176bbe06bb0 .part L_00000176bbe06890, 6, 1;
L_00000176bbe06c50 .part L_00000176bbe06890, 7, 1;
L_00000176bbe06cf0 .part L_00000176bbe06890, 8, 1;
L_00000176bbe07150 .part L_00000176bbe06890, 9, 1;
L_00000176bbe07330 .part L_00000176bbe06890, 10, 1;
L_00000176bbe07a10 .part L_00000176bbe06890, 11, 1;
L_00000176bbe07830 .part L_00000176bbe06890, 12, 1;
L_00000176bbe07ab0 .part L_00000176bbe06890, 13, 1;
L_00000176bbe07b50 .part L_00000176bbe06890, 14, 1;
L_00000176bbe078d0 .part L_00000176bbe06890, 15, 1;
L_00000176bbe07d30 .part L_00000176bbe06890, 16, 1;
L_00000176bbe07dd0 .part L_00000176bbe06890, 17, 1;
L_00000176bbe07970 .part L_00000176bbe06890, 18, 1;
L_00000176bbe07bf0 .part L_00000176bbe06890, 19, 1;
L_00000176bbe07c90 .part L_00000176bbe06890, 20, 1;
L_00000176bbe07e70 .part L_00000176bbe06890, 21, 1;
L_00000176bbe07790 .part L_00000176bbe06890, 22, 1;
L_00000176bbe01c50 .part L_00000176bbe06890, 23, 1;
L_00000176bbe01b10 .part L_00000176bbe06890, 24, 1;
L_00000176bbe02010 .part L_00000176bbe06890, 25, 1;
L_00000176bbe00490 .part L_00000176bbe06890, 26, 1;
L_00000176bbe01e30 .part L_00000176bbe06890, 27, 1;
L_00000176bbe003f0 .part L_00000176bbe06890, 28, 1;
L_00000176bbe00d50 .part L_00000176bbe06890, 29, 1;
L_00000176bbe01bb0 .part L_00000176bbe06890, 30, 1;
L_00000176bbe00850 .part L_00000176bbe06890, 31, 1;
S_00000176bbb19cf0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000176bbac29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000176bbcdaaf0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000176bbdae350 .functor NOT 1, L_00000176bbd95620, C4<0>, C4<0>, C4<0>;
v00000176bbd59840_0 .net "A", 31 0, v00000176bbd65e50_0;  alias, 1 drivers
v00000176bbd590c0_0 .net "ALUOP", 3 0, v00000176bbd598e0_0;  alias, 1 drivers
v00000176bbd59160_0 .net "B", 31 0, v00000176bbd66490_0;  alias, 1 drivers
v00000176bbd59200_0 .var "CF", 0 0;
v00000176bbd59340_0 .net "ZF", 0 0, L_00000176bbdae350;  alias, 1 drivers
v00000176bbd593e0_0 .net *"_ivl_1", 0 0, L_00000176bbd95620;  1 drivers
v00000176bbd59520_0 .var "res", 31 0;
E_00000176bbcdb130 .event anyedge, v00000176bbd590c0_0, v00000176bbd57f40_0, v00000176bbd58e40_0, v00000176bbd59200_0;
L_00000176bbd95620 .reduce/or v00000176bbd59520_0;
S_00000176bbb60200 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000176bbac29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000176bbd0e330 .param/l "add" 0 9 6, C4<000000100000>;
P_00000176bbd0e368 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000176bbd0e3a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000176bbd0e3d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000176bbd0e410 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000176bbd0e448 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000176bbd0e480 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000176bbd0e4b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000176bbd0e4f0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000176bbd0e528 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000176bbd0e560 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000176bbd0e598 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000176bbd0e5d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000176bbd0e608 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000176bbd0e640 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000176bbd0e678 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000176bbd0e6b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000176bbd0e6e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000176bbd0e720 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000176bbd0e758 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000176bbd0e790 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000176bbd0e7c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000176bbd0e800 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000176bbd0e838 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000176bbd0e870 .param/l "xori" 0 9 12, C4<001110000000>;
v00000176bbd598e0_0 .var "ALU_OP", 3 0;
v00000176bbd59a20_0 .net "opcode", 11 0, v00000176bbd65d10_0;  alias, 1 drivers
E_00000176bbcdb370 .event anyedge, v00000176bbc601b0_0;
S_00000176bbb60390 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000176bbb2a010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000176bbd64910_0 .net "EX1_forward_to_B", 31 0, v00000176bbd63470_0;  alias, 1 drivers
v00000176bbd63330_0 .net "EX_PFC", 31 0, v00000176bbd653b0_0;  alias, 1 drivers
v00000176bbd64730_0 .net "EX_PFC_to_IF", 31 0, L_00000176bbd95760;  alias, 1 drivers
v00000176bbd64870_0 .net "alu_selA", 1 0, L_00000176bbd8fc20;  alias, 1 drivers
v00000176bbd62ed0_0 .net "alu_selB", 1 0, L_00000176bbd91ac0;  alias, 1 drivers
v00000176bbd63830_0 .net "ex_haz", 31 0, v00000176bbd547f0_0;  alias, 1 drivers
v00000176bbd64230_0 .net "id_haz", 31 0, L_00000176bbd959e0;  alias, 1 drivers
v00000176bbd642d0_0 .net "is_jr", 0 0, v00000176bbd64af0_0;  alias, 1 drivers
v00000176bbd64550_0 .net "mem_haz", 31 0, L_00000176bbe19ec0;  alias, 1 drivers
v00000176bbd63fb0_0 .net "oper1", 31 0, L_00000176bbd98100;  alias, 1 drivers
v00000176bbd640f0_0 .net "oper2", 31 0, L_00000176bbdac910;  alias, 1 drivers
v00000176bbd633d0_0 .net "pc", 31 0, v00000176bbd65450_0;  alias, 1 drivers
v00000176bbd64190_0 .net "rs1", 31 0, v00000176bbd638d0_0;  alias, 1 drivers
v00000176bbd64eb0_0 .net "rs2_in", 31 0, v00000176bbd649b0_0;  alias, 1 drivers
v00000176bbd64370_0 .net "rs2_out", 31 0, L_00000176bbdae0b0;  alias, 1 drivers
v00000176bbd63d30_0 .net "store_rs2_forward", 1 0, L_00000176bbd92920;  alias, 1 drivers
L_00000176bbd95760 .functor MUXZ 32, v00000176bbd653b0_0, L_00000176bbd98100, v00000176bbd64af0_0, C4<>;
S_00000176bbb5d960 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000176bbb60390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000176bbcdb770 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000176bbd977d0 .functor NOT 1, L_00000176bbd93500, C4<0>, C4<0>, C4<0>;
L_00000176bbd98090 .functor NOT 1, L_00000176bbd93c80, C4<0>, C4<0>, C4<0>;
L_00000176bbd96ce0 .functor NOT 1, L_00000176bbd93780, C4<0>, C4<0>, C4<0>;
L_00000176bbd968f0 .functor NOT 1, L_00000176bbd93be0, C4<0>, C4<0>, C4<0>;
L_00000176bbd971b0 .functor AND 32, L_00000176bbd96c70, v00000176bbd638d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000176bbd96d50 .functor AND 32, L_00000176bbd965e0, L_00000176bbe19ec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000176bbd970d0 .functor OR 32, L_00000176bbd971b0, L_00000176bbd96d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000176bbd97220 .functor AND 32, L_00000176bbd978b0, v00000176bbd547f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000176bbd98410 .functor OR 32, L_00000176bbd970d0, L_00000176bbd97220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000176bbd982c0 .functor AND 32, L_00000176bbd96dc0, L_00000176bbd959e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000176bbd98100 .functor OR 32, L_00000176bbd98410, L_00000176bbd982c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000176bbd5b1e0_0 .net *"_ivl_1", 0 0, L_00000176bbd93500;  1 drivers
v00000176bbd5a2e0_0 .net *"_ivl_13", 0 0, L_00000176bbd93780;  1 drivers
v00000176bbd5a560_0 .net *"_ivl_14", 0 0, L_00000176bbd96ce0;  1 drivers
v00000176bbd5a6a0_0 .net *"_ivl_19", 0 0, L_00000176bbd93820;  1 drivers
v00000176bbd5a7e0_0 .net *"_ivl_2", 0 0, L_00000176bbd977d0;  1 drivers
v00000176bbd5f9d0_0 .net *"_ivl_23", 0 0, L_00000176bbd94400;  1 drivers
v00000176bbd60290_0 .net *"_ivl_27", 0 0, L_00000176bbd93be0;  1 drivers
v00000176bbd60ab0_0 .net *"_ivl_28", 0 0, L_00000176bbd968f0;  1 drivers
v00000176bbd60330_0 .net *"_ivl_33", 0 0, L_00000176bbd94180;  1 drivers
v00000176bbd5fcf0_0 .net *"_ivl_37", 0 0, L_00000176bbd954e0;  1 drivers
v00000176bbd606f0_0 .net *"_ivl_40", 31 0, L_00000176bbd971b0;  1 drivers
v00000176bbd60830_0 .net *"_ivl_42", 31 0, L_00000176bbd96d50;  1 drivers
v00000176bbd601f0_0 .net *"_ivl_44", 31 0, L_00000176bbd970d0;  1 drivers
v00000176bbd5f6b0_0 .net *"_ivl_46", 31 0, L_00000176bbd97220;  1 drivers
v00000176bbd5f930_0 .net *"_ivl_48", 31 0, L_00000176bbd98410;  1 drivers
v00000176bbd5fed0_0 .net *"_ivl_50", 31 0, L_00000176bbd982c0;  1 drivers
v00000176bbd600b0_0 .net *"_ivl_7", 0 0, L_00000176bbd93c80;  1 drivers
v00000176bbd60150_0 .net *"_ivl_8", 0 0, L_00000176bbd98090;  1 drivers
v00000176bbd605b0_0 .net "ina", 31 0, v00000176bbd638d0_0;  alias, 1 drivers
v00000176bbd603d0_0 .net "inb", 31 0, L_00000176bbe19ec0;  alias, 1 drivers
v00000176bbd60470_0 .net "inc", 31 0, v00000176bbd547f0_0;  alias, 1 drivers
v00000176bbd5f610_0 .net "ind", 31 0, L_00000176bbd959e0;  alias, 1 drivers
v00000176bbd5ff70_0 .net "out", 31 0, L_00000176bbd98100;  alias, 1 drivers
v00000176bbd5f750_0 .net "s0", 31 0, L_00000176bbd96c70;  1 drivers
v00000176bbd60790_0 .net "s1", 31 0, L_00000176bbd965e0;  1 drivers
v00000176bbd5fe30_0 .net "s2", 31 0, L_00000176bbd978b0;  1 drivers
v00000176bbd60510_0 .net "s3", 31 0, L_00000176bbd96dc0;  1 drivers
v00000176bbd5f7f0_0 .net "sel", 1 0, L_00000176bbd8fc20;  alias, 1 drivers
L_00000176bbd93500 .part L_00000176bbd8fc20, 1, 1;
LS_00000176bbd95a80_0_0 .concat [ 1 1 1 1], L_00000176bbd977d0, L_00000176bbd977d0, L_00000176bbd977d0, L_00000176bbd977d0;
LS_00000176bbd95a80_0_4 .concat [ 1 1 1 1], L_00000176bbd977d0, L_00000176bbd977d0, L_00000176bbd977d0, L_00000176bbd977d0;
LS_00000176bbd95a80_0_8 .concat [ 1 1 1 1], L_00000176bbd977d0, L_00000176bbd977d0, L_00000176bbd977d0, L_00000176bbd977d0;
LS_00000176bbd95a80_0_12 .concat [ 1 1 1 1], L_00000176bbd977d0, L_00000176bbd977d0, L_00000176bbd977d0, L_00000176bbd977d0;
LS_00000176bbd95a80_0_16 .concat [ 1 1 1 1], L_00000176bbd977d0, L_00000176bbd977d0, L_00000176bbd977d0, L_00000176bbd977d0;
LS_00000176bbd95a80_0_20 .concat [ 1 1 1 1], L_00000176bbd977d0, L_00000176bbd977d0, L_00000176bbd977d0, L_00000176bbd977d0;
LS_00000176bbd95a80_0_24 .concat [ 1 1 1 1], L_00000176bbd977d0, L_00000176bbd977d0, L_00000176bbd977d0, L_00000176bbd977d0;
LS_00000176bbd95a80_0_28 .concat [ 1 1 1 1], L_00000176bbd977d0, L_00000176bbd977d0, L_00000176bbd977d0, L_00000176bbd977d0;
LS_00000176bbd95a80_1_0 .concat [ 4 4 4 4], LS_00000176bbd95a80_0_0, LS_00000176bbd95a80_0_4, LS_00000176bbd95a80_0_8, LS_00000176bbd95a80_0_12;
LS_00000176bbd95a80_1_4 .concat [ 4 4 4 4], LS_00000176bbd95a80_0_16, LS_00000176bbd95a80_0_20, LS_00000176bbd95a80_0_24, LS_00000176bbd95a80_0_28;
L_00000176bbd95a80 .concat [ 16 16 0 0], LS_00000176bbd95a80_1_0, LS_00000176bbd95a80_1_4;
L_00000176bbd93c80 .part L_00000176bbd8fc20, 0, 1;
LS_00000176bbd947c0_0_0 .concat [ 1 1 1 1], L_00000176bbd98090, L_00000176bbd98090, L_00000176bbd98090, L_00000176bbd98090;
LS_00000176bbd947c0_0_4 .concat [ 1 1 1 1], L_00000176bbd98090, L_00000176bbd98090, L_00000176bbd98090, L_00000176bbd98090;
LS_00000176bbd947c0_0_8 .concat [ 1 1 1 1], L_00000176bbd98090, L_00000176bbd98090, L_00000176bbd98090, L_00000176bbd98090;
LS_00000176bbd947c0_0_12 .concat [ 1 1 1 1], L_00000176bbd98090, L_00000176bbd98090, L_00000176bbd98090, L_00000176bbd98090;
LS_00000176bbd947c0_0_16 .concat [ 1 1 1 1], L_00000176bbd98090, L_00000176bbd98090, L_00000176bbd98090, L_00000176bbd98090;
LS_00000176bbd947c0_0_20 .concat [ 1 1 1 1], L_00000176bbd98090, L_00000176bbd98090, L_00000176bbd98090, L_00000176bbd98090;
LS_00000176bbd947c0_0_24 .concat [ 1 1 1 1], L_00000176bbd98090, L_00000176bbd98090, L_00000176bbd98090, L_00000176bbd98090;
LS_00000176bbd947c0_0_28 .concat [ 1 1 1 1], L_00000176bbd98090, L_00000176bbd98090, L_00000176bbd98090, L_00000176bbd98090;
LS_00000176bbd947c0_1_0 .concat [ 4 4 4 4], LS_00000176bbd947c0_0_0, LS_00000176bbd947c0_0_4, LS_00000176bbd947c0_0_8, LS_00000176bbd947c0_0_12;
LS_00000176bbd947c0_1_4 .concat [ 4 4 4 4], LS_00000176bbd947c0_0_16, LS_00000176bbd947c0_0_20, LS_00000176bbd947c0_0_24, LS_00000176bbd947c0_0_28;
L_00000176bbd947c0 .concat [ 16 16 0 0], LS_00000176bbd947c0_1_0, LS_00000176bbd947c0_1_4;
L_00000176bbd93780 .part L_00000176bbd8fc20, 1, 1;
LS_00000176bbd945e0_0_0 .concat [ 1 1 1 1], L_00000176bbd96ce0, L_00000176bbd96ce0, L_00000176bbd96ce0, L_00000176bbd96ce0;
LS_00000176bbd945e0_0_4 .concat [ 1 1 1 1], L_00000176bbd96ce0, L_00000176bbd96ce0, L_00000176bbd96ce0, L_00000176bbd96ce0;
LS_00000176bbd945e0_0_8 .concat [ 1 1 1 1], L_00000176bbd96ce0, L_00000176bbd96ce0, L_00000176bbd96ce0, L_00000176bbd96ce0;
LS_00000176bbd945e0_0_12 .concat [ 1 1 1 1], L_00000176bbd96ce0, L_00000176bbd96ce0, L_00000176bbd96ce0, L_00000176bbd96ce0;
LS_00000176bbd945e0_0_16 .concat [ 1 1 1 1], L_00000176bbd96ce0, L_00000176bbd96ce0, L_00000176bbd96ce0, L_00000176bbd96ce0;
LS_00000176bbd945e0_0_20 .concat [ 1 1 1 1], L_00000176bbd96ce0, L_00000176bbd96ce0, L_00000176bbd96ce0, L_00000176bbd96ce0;
LS_00000176bbd945e0_0_24 .concat [ 1 1 1 1], L_00000176bbd96ce0, L_00000176bbd96ce0, L_00000176bbd96ce0, L_00000176bbd96ce0;
LS_00000176bbd945e0_0_28 .concat [ 1 1 1 1], L_00000176bbd96ce0, L_00000176bbd96ce0, L_00000176bbd96ce0, L_00000176bbd96ce0;
LS_00000176bbd945e0_1_0 .concat [ 4 4 4 4], LS_00000176bbd945e0_0_0, LS_00000176bbd945e0_0_4, LS_00000176bbd945e0_0_8, LS_00000176bbd945e0_0_12;
LS_00000176bbd945e0_1_4 .concat [ 4 4 4 4], LS_00000176bbd945e0_0_16, LS_00000176bbd945e0_0_20, LS_00000176bbd945e0_0_24, LS_00000176bbd945e0_0_28;
L_00000176bbd945e0 .concat [ 16 16 0 0], LS_00000176bbd945e0_1_0, LS_00000176bbd945e0_1_4;
L_00000176bbd93820 .part L_00000176bbd8fc20, 0, 1;
LS_00000176bbd94d60_0_0 .concat [ 1 1 1 1], L_00000176bbd93820, L_00000176bbd93820, L_00000176bbd93820, L_00000176bbd93820;
LS_00000176bbd94d60_0_4 .concat [ 1 1 1 1], L_00000176bbd93820, L_00000176bbd93820, L_00000176bbd93820, L_00000176bbd93820;
LS_00000176bbd94d60_0_8 .concat [ 1 1 1 1], L_00000176bbd93820, L_00000176bbd93820, L_00000176bbd93820, L_00000176bbd93820;
LS_00000176bbd94d60_0_12 .concat [ 1 1 1 1], L_00000176bbd93820, L_00000176bbd93820, L_00000176bbd93820, L_00000176bbd93820;
LS_00000176bbd94d60_0_16 .concat [ 1 1 1 1], L_00000176bbd93820, L_00000176bbd93820, L_00000176bbd93820, L_00000176bbd93820;
LS_00000176bbd94d60_0_20 .concat [ 1 1 1 1], L_00000176bbd93820, L_00000176bbd93820, L_00000176bbd93820, L_00000176bbd93820;
LS_00000176bbd94d60_0_24 .concat [ 1 1 1 1], L_00000176bbd93820, L_00000176bbd93820, L_00000176bbd93820, L_00000176bbd93820;
LS_00000176bbd94d60_0_28 .concat [ 1 1 1 1], L_00000176bbd93820, L_00000176bbd93820, L_00000176bbd93820, L_00000176bbd93820;
LS_00000176bbd94d60_1_0 .concat [ 4 4 4 4], LS_00000176bbd94d60_0_0, LS_00000176bbd94d60_0_4, LS_00000176bbd94d60_0_8, LS_00000176bbd94d60_0_12;
LS_00000176bbd94d60_1_4 .concat [ 4 4 4 4], LS_00000176bbd94d60_0_16, LS_00000176bbd94d60_0_20, LS_00000176bbd94d60_0_24, LS_00000176bbd94d60_0_28;
L_00000176bbd94d60 .concat [ 16 16 0 0], LS_00000176bbd94d60_1_0, LS_00000176bbd94d60_1_4;
L_00000176bbd94400 .part L_00000176bbd8fc20, 1, 1;
LS_00000176bbd95c60_0_0 .concat [ 1 1 1 1], L_00000176bbd94400, L_00000176bbd94400, L_00000176bbd94400, L_00000176bbd94400;
LS_00000176bbd95c60_0_4 .concat [ 1 1 1 1], L_00000176bbd94400, L_00000176bbd94400, L_00000176bbd94400, L_00000176bbd94400;
LS_00000176bbd95c60_0_8 .concat [ 1 1 1 1], L_00000176bbd94400, L_00000176bbd94400, L_00000176bbd94400, L_00000176bbd94400;
LS_00000176bbd95c60_0_12 .concat [ 1 1 1 1], L_00000176bbd94400, L_00000176bbd94400, L_00000176bbd94400, L_00000176bbd94400;
LS_00000176bbd95c60_0_16 .concat [ 1 1 1 1], L_00000176bbd94400, L_00000176bbd94400, L_00000176bbd94400, L_00000176bbd94400;
LS_00000176bbd95c60_0_20 .concat [ 1 1 1 1], L_00000176bbd94400, L_00000176bbd94400, L_00000176bbd94400, L_00000176bbd94400;
LS_00000176bbd95c60_0_24 .concat [ 1 1 1 1], L_00000176bbd94400, L_00000176bbd94400, L_00000176bbd94400, L_00000176bbd94400;
LS_00000176bbd95c60_0_28 .concat [ 1 1 1 1], L_00000176bbd94400, L_00000176bbd94400, L_00000176bbd94400, L_00000176bbd94400;
LS_00000176bbd95c60_1_0 .concat [ 4 4 4 4], LS_00000176bbd95c60_0_0, LS_00000176bbd95c60_0_4, LS_00000176bbd95c60_0_8, LS_00000176bbd95c60_0_12;
LS_00000176bbd95c60_1_4 .concat [ 4 4 4 4], LS_00000176bbd95c60_0_16, LS_00000176bbd95c60_0_20, LS_00000176bbd95c60_0_24, LS_00000176bbd95c60_0_28;
L_00000176bbd95c60 .concat [ 16 16 0 0], LS_00000176bbd95c60_1_0, LS_00000176bbd95c60_1_4;
L_00000176bbd93be0 .part L_00000176bbd8fc20, 0, 1;
LS_00000176bbd94040_0_0 .concat [ 1 1 1 1], L_00000176bbd968f0, L_00000176bbd968f0, L_00000176bbd968f0, L_00000176bbd968f0;
LS_00000176bbd94040_0_4 .concat [ 1 1 1 1], L_00000176bbd968f0, L_00000176bbd968f0, L_00000176bbd968f0, L_00000176bbd968f0;
LS_00000176bbd94040_0_8 .concat [ 1 1 1 1], L_00000176bbd968f0, L_00000176bbd968f0, L_00000176bbd968f0, L_00000176bbd968f0;
LS_00000176bbd94040_0_12 .concat [ 1 1 1 1], L_00000176bbd968f0, L_00000176bbd968f0, L_00000176bbd968f0, L_00000176bbd968f0;
LS_00000176bbd94040_0_16 .concat [ 1 1 1 1], L_00000176bbd968f0, L_00000176bbd968f0, L_00000176bbd968f0, L_00000176bbd968f0;
LS_00000176bbd94040_0_20 .concat [ 1 1 1 1], L_00000176bbd968f0, L_00000176bbd968f0, L_00000176bbd968f0, L_00000176bbd968f0;
LS_00000176bbd94040_0_24 .concat [ 1 1 1 1], L_00000176bbd968f0, L_00000176bbd968f0, L_00000176bbd968f0, L_00000176bbd968f0;
LS_00000176bbd94040_0_28 .concat [ 1 1 1 1], L_00000176bbd968f0, L_00000176bbd968f0, L_00000176bbd968f0, L_00000176bbd968f0;
LS_00000176bbd94040_1_0 .concat [ 4 4 4 4], LS_00000176bbd94040_0_0, LS_00000176bbd94040_0_4, LS_00000176bbd94040_0_8, LS_00000176bbd94040_0_12;
LS_00000176bbd94040_1_4 .concat [ 4 4 4 4], LS_00000176bbd94040_0_16, LS_00000176bbd94040_0_20, LS_00000176bbd94040_0_24, LS_00000176bbd94040_0_28;
L_00000176bbd94040 .concat [ 16 16 0 0], LS_00000176bbd94040_1_0, LS_00000176bbd94040_1_4;
L_00000176bbd94180 .part L_00000176bbd8fc20, 1, 1;
LS_00000176bbd940e0_0_0 .concat [ 1 1 1 1], L_00000176bbd94180, L_00000176bbd94180, L_00000176bbd94180, L_00000176bbd94180;
LS_00000176bbd940e0_0_4 .concat [ 1 1 1 1], L_00000176bbd94180, L_00000176bbd94180, L_00000176bbd94180, L_00000176bbd94180;
LS_00000176bbd940e0_0_8 .concat [ 1 1 1 1], L_00000176bbd94180, L_00000176bbd94180, L_00000176bbd94180, L_00000176bbd94180;
LS_00000176bbd940e0_0_12 .concat [ 1 1 1 1], L_00000176bbd94180, L_00000176bbd94180, L_00000176bbd94180, L_00000176bbd94180;
LS_00000176bbd940e0_0_16 .concat [ 1 1 1 1], L_00000176bbd94180, L_00000176bbd94180, L_00000176bbd94180, L_00000176bbd94180;
LS_00000176bbd940e0_0_20 .concat [ 1 1 1 1], L_00000176bbd94180, L_00000176bbd94180, L_00000176bbd94180, L_00000176bbd94180;
LS_00000176bbd940e0_0_24 .concat [ 1 1 1 1], L_00000176bbd94180, L_00000176bbd94180, L_00000176bbd94180, L_00000176bbd94180;
LS_00000176bbd940e0_0_28 .concat [ 1 1 1 1], L_00000176bbd94180, L_00000176bbd94180, L_00000176bbd94180, L_00000176bbd94180;
LS_00000176bbd940e0_1_0 .concat [ 4 4 4 4], LS_00000176bbd940e0_0_0, LS_00000176bbd940e0_0_4, LS_00000176bbd940e0_0_8, LS_00000176bbd940e0_0_12;
LS_00000176bbd940e0_1_4 .concat [ 4 4 4 4], LS_00000176bbd940e0_0_16, LS_00000176bbd940e0_0_20, LS_00000176bbd940e0_0_24, LS_00000176bbd940e0_0_28;
L_00000176bbd940e0 .concat [ 16 16 0 0], LS_00000176bbd940e0_1_0, LS_00000176bbd940e0_1_4;
L_00000176bbd954e0 .part L_00000176bbd8fc20, 0, 1;
LS_00000176bbd93f00_0_0 .concat [ 1 1 1 1], L_00000176bbd954e0, L_00000176bbd954e0, L_00000176bbd954e0, L_00000176bbd954e0;
LS_00000176bbd93f00_0_4 .concat [ 1 1 1 1], L_00000176bbd954e0, L_00000176bbd954e0, L_00000176bbd954e0, L_00000176bbd954e0;
LS_00000176bbd93f00_0_8 .concat [ 1 1 1 1], L_00000176bbd954e0, L_00000176bbd954e0, L_00000176bbd954e0, L_00000176bbd954e0;
LS_00000176bbd93f00_0_12 .concat [ 1 1 1 1], L_00000176bbd954e0, L_00000176bbd954e0, L_00000176bbd954e0, L_00000176bbd954e0;
LS_00000176bbd93f00_0_16 .concat [ 1 1 1 1], L_00000176bbd954e0, L_00000176bbd954e0, L_00000176bbd954e0, L_00000176bbd954e0;
LS_00000176bbd93f00_0_20 .concat [ 1 1 1 1], L_00000176bbd954e0, L_00000176bbd954e0, L_00000176bbd954e0, L_00000176bbd954e0;
LS_00000176bbd93f00_0_24 .concat [ 1 1 1 1], L_00000176bbd954e0, L_00000176bbd954e0, L_00000176bbd954e0, L_00000176bbd954e0;
LS_00000176bbd93f00_0_28 .concat [ 1 1 1 1], L_00000176bbd954e0, L_00000176bbd954e0, L_00000176bbd954e0, L_00000176bbd954e0;
LS_00000176bbd93f00_1_0 .concat [ 4 4 4 4], LS_00000176bbd93f00_0_0, LS_00000176bbd93f00_0_4, LS_00000176bbd93f00_0_8, LS_00000176bbd93f00_0_12;
LS_00000176bbd93f00_1_4 .concat [ 4 4 4 4], LS_00000176bbd93f00_0_16, LS_00000176bbd93f00_0_20, LS_00000176bbd93f00_0_24, LS_00000176bbd93f00_0_28;
L_00000176bbd93f00 .concat [ 16 16 0 0], LS_00000176bbd93f00_1_0, LS_00000176bbd93f00_1_4;
S_00000176bbb5daf0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000176bbb5d960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000176bbd96c70 .functor AND 32, L_00000176bbd95a80, L_00000176bbd947c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000176bbd5ab00_0 .net "in1", 31 0, L_00000176bbd95a80;  1 drivers
v00000176bbd5b0a0_0 .net "in2", 31 0, L_00000176bbd947c0;  1 drivers
v00000176bbd5aba0_0 .net "out", 31 0, L_00000176bbd96c70;  alias, 1 drivers
S_00000176bbb182c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000176bbb5d960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000176bbd965e0 .functor AND 32, L_00000176bbd945e0, L_00000176bbd94d60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000176bbd5ac40_0 .net "in1", 31 0, L_00000176bbd945e0;  1 drivers
v00000176bbd5ace0_0 .net "in2", 31 0, L_00000176bbd94d60;  1 drivers
v00000176bbd5af60_0 .net "out", 31 0, L_00000176bbd965e0;  alias, 1 drivers
S_00000176bbb18450 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000176bbb5d960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000176bbd978b0 .functor AND 32, L_00000176bbd95c60, L_00000176bbd94040, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000176bbd59e80_0 .net "in1", 31 0, L_00000176bbd95c60;  1 drivers
v00000176bbd59f20_0 .net "in2", 31 0, L_00000176bbd94040;  1 drivers
v00000176bbd5b000_0 .net "out", 31 0, L_00000176bbd978b0;  alias, 1 drivers
S_00000176bbd5bd50 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000176bbb5d960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000176bbd96dc0 .functor AND 32, L_00000176bbd940e0, L_00000176bbd93f00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000176bbd59fc0_0 .net "in1", 31 0, L_00000176bbd940e0;  1 drivers
v00000176bbd5a380_0 .net "in2", 31 0, L_00000176bbd93f00;  1 drivers
v00000176bbd5a100_0 .net "out", 31 0, L_00000176bbd96dc0;  alias, 1 drivers
S_00000176bbd5c200 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000176bbb60390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000176bbcdacb0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000176bbd98170 .functor NOT 1, L_00000176bbd94e00, C4<0>, C4<0>, C4<0>;
L_00000176bbd981e0 .functor NOT 1, L_00000176bbd93d20, C4<0>, C4<0>, C4<0>;
L_00000176bbd98330 .functor NOT 1, L_00000176bbd938c0, C4<0>, C4<0>, C4<0>;
L_00000176bbdaca60 .functor NOT 1, L_00000176bbd936e0, C4<0>, C4<0>, C4<0>;
L_00000176bbdad9b0 .functor AND 32, L_00000176bbd983a0, v00000176bbd63470_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000176bbdadb00 .functor AND 32, L_00000176bbd98250, L_00000176bbe19ec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000176bbdad6a0 .functor OR 32, L_00000176bbdad9b0, L_00000176bbdadb00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000176bbdad1d0 .functor AND 32, L_00000176bbcd3350, v00000176bbd547f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000176bbdacde0 .functor OR 32, L_00000176bbdad6a0, L_00000176bbdad1d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000176bbdad160 .functor AND 32, L_00000176bbdae040, L_00000176bbd959e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000176bbdac910 .functor OR 32, L_00000176bbdacde0, L_00000176bbdad160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000176bbd60a10_0 .net *"_ivl_1", 0 0, L_00000176bbd94e00;  1 drivers
v00000176bbd60bf0_0 .net *"_ivl_13", 0 0, L_00000176bbd938c0;  1 drivers
v00000176bbd5f390_0 .net *"_ivl_14", 0 0, L_00000176bbd98330;  1 drivers
v00000176bbd5e530_0 .net *"_ivl_19", 0 0, L_00000176bbd958a0;  1 drivers
v00000176bbd5e710_0 .net *"_ivl_2", 0 0, L_00000176bbd98170;  1 drivers
v00000176bbd5e7b0_0 .net *"_ivl_23", 0 0, L_00000176bbd93640;  1 drivers
v00000176bbd5ceb0_0 .net *"_ivl_27", 0 0, L_00000176bbd936e0;  1 drivers
v00000176bbd5e850_0 .net *"_ivl_28", 0 0, L_00000176bbdaca60;  1 drivers
v00000176bbd5d1d0_0 .net *"_ivl_33", 0 0, L_00000176bbd93b40;  1 drivers
v00000176bbd5e3f0_0 .net *"_ivl_37", 0 0, L_00000176bbd949a0;  1 drivers
v00000176bbd5de50_0 .net *"_ivl_40", 31 0, L_00000176bbdad9b0;  1 drivers
v00000176bbd5ddb0_0 .net *"_ivl_42", 31 0, L_00000176bbdadb00;  1 drivers
v00000176bbd5dd10_0 .net *"_ivl_44", 31 0, L_00000176bbdad6a0;  1 drivers
v00000176bbd5d770_0 .net *"_ivl_46", 31 0, L_00000176bbdad1d0;  1 drivers
v00000176bbd5e8f0_0 .net *"_ivl_48", 31 0, L_00000176bbdacde0;  1 drivers
v00000176bbd5f070_0 .net *"_ivl_50", 31 0, L_00000176bbdad160;  1 drivers
v00000176bbd5d630_0 .net *"_ivl_7", 0 0, L_00000176bbd93d20;  1 drivers
v00000176bbd5def0_0 .net *"_ivl_8", 0 0, L_00000176bbd981e0;  1 drivers
v00000176bbd5f430_0 .net "ina", 31 0, v00000176bbd63470_0;  alias, 1 drivers
v00000176bbd5d6d0_0 .net "inb", 31 0, L_00000176bbe19ec0;  alias, 1 drivers
v00000176bbd5df90_0 .net "inc", 31 0, v00000176bbd547f0_0;  alias, 1 drivers
v00000176bbd5d3b0_0 .net "ind", 31 0, L_00000176bbd959e0;  alias, 1 drivers
v00000176bbd5dbd0_0 .net "out", 31 0, L_00000176bbdac910;  alias, 1 drivers
v00000176bbd5d4f0_0 .net "s0", 31 0, L_00000176bbd983a0;  1 drivers
v00000176bbd5f4d0_0 .net "s1", 31 0, L_00000176bbd98250;  1 drivers
v00000176bbd5e490_0 .net "s2", 31 0, L_00000176bbcd3350;  1 drivers
v00000176bbd5f2f0_0 .net "s3", 31 0, L_00000176bbdae040;  1 drivers
v00000176bbd5ea30_0 .net "sel", 1 0, L_00000176bbd91ac0;  alias, 1 drivers
L_00000176bbd94e00 .part L_00000176bbd91ac0, 1, 1;
LS_00000176bbd94860_0_0 .concat [ 1 1 1 1], L_00000176bbd98170, L_00000176bbd98170, L_00000176bbd98170, L_00000176bbd98170;
LS_00000176bbd94860_0_4 .concat [ 1 1 1 1], L_00000176bbd98170, L_00000176bbd98170, L_00000176bbd98170, L_00000176bbd98170;
LS_00000176bbd94860_0_8 .concat [ 1 1 1 1], L_00000176bbd98170, L_00000176bbd98170, L_00000176bbd98170, L_00000176bbd98170;
LS_00000176bbd94860_0_12 .concat [ 1 1 1 1], L_00000176bbd98170, L_00000176bbd98170, L_00000176bbd98170, L_00000176bbd98170;
LS_00000176bbd94860_0_16 .concat [ 1 1 1 1], L_00000176bbd98170, L_00000176bbd98170, L_00000176bbd98170, L_00000176bbd98170;
LS_00000176bbd94860_0_20 .concat [ 1 1 1 1], L_00000176bbd98170, L_00000176bbd98170, L_00000176bbd98170, L_00000176bbd98170;
LS_00000176bbd94860_0_24 .concat [ 1 1 1 1], L_00000176bbd98170, L_00000176bbd98170, L_00000176bbd98170, L_00000176bbd98170;
LS_00000176bbd94860_0_28 .concat [ 1 1 1 1], L_00000176bbd98170, L_00000176bbd98170, L_00000176bbd98170, L_00000176bbd98170;
LS_00000176bbd94860_1_0 .concat [ 4 4 4 4], LS_00000176bbd94860_0_0, LS_00000176bbd94860_0_4, LS_00000176bbd94860_0_8, LS_00000176bbd94860_0_12;
LS_00000176bbd94860_1_4 .concat [ 4 4 4 4], LS_00000176bbd94860_0_16, LS_00000176bbd94860_0_20, LS_00000176bbd94860_0_24, LS_00000176bbd94860_0_28;
L_00000176bbd94860 .concat [ 16 16 0 0], LS_00000176bbd94860_1_0, LS_00000176bbd94860_1_4;
L_00000176bbd93d20 .part L_00000176bbd91ac0, 0, 1;
LS_00000176bbd935a0_0_0 .concat [ 1 1 1 1], L_00000176bbd981e0, L_00000176bbd981e0, L_00000176bbd981e0, L_00000176bbd981e0;
LS_00000176bbd935a0_0_4 .concat [ 1 1 1 1], L_00000176bbd981e0, L_00000176bbd981e0, L_00000176bbd981e0, L_00000176bbd981e0;
LS_00000176bbd935a0_0_8 .concat [ 1 1 1 1], L_00000176bbd981e0, L_00000176bbd981e0, L_00000176bbd981e0, L_00000176bbd981e0;
LS_00000176bbd935a0_0_12 .concat [ 1 1 1 1], L_00000176bbd981e0, L_00000176bbd981e0, L_00000176bbd981e0, L_00000176bbd981e0;
LS_00000176bbd935a0_0_16 .concat [ 1 1 1 1], L_00000176bbd981e0, L_00000176bbd981e0, L_00000176bbd981e0, L_00000176bbd981e0;
LS_00000176bbd935a0_0_20 .concat [ 1 1 1 1], L_00000176bbd981e0, L_00000176bbd981e0, L_00000176bbd981e0, L_00000176bbd981e0;
LS_00000176bbd935a0_0_24 .concat [ 1 1 1 1], L_00000176bbd981e0, L_00000176bbd981e0, L_00000176bbd981e0, L_00000176bbd981e0;
LS_00000176bbd935a0_0_28 .concat [ 1 1 1 1], L_00000176bbd981e0, L_00000176bbd981e0, L_00000176bbd981e0, L_00000176bbd981e0;
LS_00000176bbd935a0_1_0 .concat [ 4 4 4 4], LS_00000176bbd935a0_0_0, LS_00000176bbd935a0_0_4, LS_00000176bbd935a0_0_8, LS_00000176bbd935a0_0_12;
LS_00000176bbd935a0_1_4 .concat [ 4 4 4 4], LS_00000176bbd935a0_0_16, LS_00000176bbd935a0_0_20, LS_00000176bbd935a0_0_24, LS_00000176bbd935a0_0_28;
L_00000176bbd935a0 .concat [ 16 16 0 0], LS_00000176bbd935a0_1_0, LS_00000176bbd935a0_1_4;
L_00000176bbd938c0 .part L_00000176bbd91ac0, 1, 1;
LS_00000176bbd95800_0_0 .concat [ 1 1 1 1], L_00000176bbd98330, L_00000176bbd98330, L_00000176bbd98330, L_00000176bbd98330;
LS_00000176bbd95800_0_4 .concat [ 1 1 1 1], L_00000176bbd98330, L_00000176bbd98330, L_00000176bbd98330, L_00000176bbd98330;
LS_00000176bbd95800_0_8 .concat [ 1 1 1 1], L_00000176bbd98330, L_00000176bbd98330, L_00000176bbd98330, L_00000176bbd98330;
LS_00000176bbd95800_0_12 .concat [ 1 1 1 1], L_00000176bbd98330, L_00000176bbd98330, L_00000176bbd98330, L_00000176bbd98330;
LS_00000176bbd95800_0_16 .concat [ 1 1 1 1], L_00000176bbd98330, L_00000176bbd98330, L_00000176bbd98330, L_00000176bbd98330;
LS_00000176bbd95800_0_20 .concat [ 1 1 1 1], L_00000176bbd98330, L_00000176bbd98330, L_00000176bbd98330, L_00000176bbd98330;
LS_00000176bbd95800_0_24 .concat [ 1 1 1 1], L_00000176bbd98330, L_00000176bbd98330, L_00000176bbd98330, L_00000176bbd98330;
LS_00000176bbd95800_0_28 .concat [ 1 1 1 1], L_00000176bbd98330, L_00000176bbd98330, L_00000176bbd98330, L_00000176bbd98330;
LS_00000176bbd95800_1_0 .concat [ 4 4 4 4], LS_00000176bbd95800_0_0, LS_00000176bbd95800_0_4, LS_00000176bbd95800_0_8, LS_00000176bbd95800_0_12;
LS_00000176bbd95800_1_4 .concat [ 4 4 4 4], LS_00000176bbd95800_0_16, LS_00000176bbd95800_0_20, LS_00000176bbd95800_0_24, LS_00000176bbd95800_0_28;
L_00000176bbd95800 .concat [ 16 16 0 0], LS_00000176bbd95800_1_0, LS_00000176bbd95800_1_4;
L_00000176bbd958a0 .part L_00000176bbd91ac0, 0, 1;
LS_00000176bbd94900_0_0 .concat [ 1 1 1 1], L_00000176bbd958a0, L_00000176bbd958a0, L_00000176bbd958a0, L_00000176bbd958a0;
LS_00000176bbd94900_0_4 .concat [ 1 1 1 1], L_00000176bbd958a0, L_00000176bbd958a0, L_00000176bbd958a0, L_00000176bbd958a0;
LS_00000176bbd94900_0_8 .concat [ 1 1 1 1], L_00000176bbd958a0, L_00000176bbd958a0, L_00000176bbd958a0, L_00000176bbd958a0;
LS_00000176bbd94900_0_12 .concat [ 1 1 1 1], L_00000176bbd958a0, L_00000176bbd958a0, L_00000176bbd958a0, L_00000176bbd958a0;
LS_00000176bbd94900_0_16 .concat [ 1 1 1 1], L_00000176bbd958a0, L_00000176bbd958a0, L_00000176bbd958a0, L_00000176bbd958a0;
LS_00000176bbd94900_0_20 .concat [ 1 1 1 1], L_00000176bbd958a0, L_00000176bbd958a0, L_00000176bbd958a0, L_00000176bbd958a0;
LS_00000176bbd94900_0_24 .concat [ 1 1 1 1], L_00000176bbd958a0, L_00000176bbd958a0, L_00000176bbd958a0, L_00000176bbd958a0;
LS_00000176bbd94900_0_28 .concat [ 1 1 1 1], L_00000176bbd958a0, L_00000176bbd958a0, L_00000176bbd958a0, L_00000176bbd958a0;
LS_00000176bbd94900_1_0 .concat [ 4 4 4 4], LS_00000176bbd94900_0_0, LS_00000176bbd94900_0_4, LS_00000176bbd94900_0_8, LS_00000176bbd94900_0_12;
LS_00000176bbd94900_1_4 .concat [ 4 4 4 4], LS_00000176bbd94900_0_16, LS_00000176bbd94900_0_20, LS_00000176bbd94900_0_24, LS_00000176bbd94900_0_28;
L_00000176bbd94900 .concat [ 16 16 0 0], LS_00000176bbd94900_1_0, LS_00000176bbd94900_1_4;
L_00000176bbd93640 .part L_00000176bbd91ac0, 1, 1;
LS_00000176bbd93960_0_0 .concat [ 1 1 1 1], L_00000176bbd93640, L_00000176bbd93640, L_00000176bbd93640, L_00000176bbd93640;
LS_00000176bbd93960_0_4 .concat [ 1 1 1 1], L_00000176bbd93640, L_00000176bbd93640, L_00000176bbd93640, L_00000176bbd93640;
LS_00000176bbd93960_0_8 .concat [ 1 1 1 1], L_00000176bbd93640, L_00000176bbd93640, L_00000176bbd93640, L_00000176bbd93640;
LS_00000176bbd93960_0_12 .concat [ 1 1 1 1], L_00000176bbd93640, L_00000176bbd93640, L_00000176bbd93640, L_00000176bbd93640;
LS_00000176bbd93960_0_16 .concat [ 1 1 1 1], L_00000176bbd93640, L_00000176bbd93640, L_00000176bbd93640, L_00000176bbd93640;
LS_00000176bbd93960_0_20 .concat [ 1 1 1 1], L_00000176bbd93640, L_00000176bbd93640, L_00000176bbd93640, L_00000176bbd93640;
LS_00000176bbd93960_0_24 .concat [ 1 1 1 1], L_00000176bbd93640, L_00000176bbd93640, L_00000176bbd93640, L_00000176bbd93640;
LS_00000176bbd93960_0_28 .concat [ 1 1 1 1], L_00000176bbd93640, L_00000176bbd93640, L_00000176bbd93640, L_00000176bbd93640;
LS_00000176bbd93960_1_0 .concat [ 4 4 4 4], LS_00000176bbd93960_0_0, LS_00000176bbd93960_0_4, LS_00000176bbd93960_0_8, LS_00000176bbd93960_0_12;
LS_00000176bbd93960_1_4 .concat [ 4 4 4 4], LS_00000176bbd93960_0_16, LS_00000176bbd93960_0_20, LS_00000176bbd93960_0_24, LS_00000176bbd93960_0_28;
L_00000176bbd93960 .concat [ 16 16 0 0], LS_00000176bbd93960_1_0, LS_00000176bbd93960_1_4;
L_00000176bbd936e0 .part L_00000176bbd91ac0, 0, 1;
LS_00000176bbd94ae0_0_0 .concat [ 1 1 1 1], L_00000176bbdaca60, L_00000176bbdaca60, L_00000176bbdaca60, L_00000176bbdaca60;
LS_00000176bbd94ae0_0_4 .concat [ 1 1 1 1], L_00000176bbdaca60, L_00000176bbdaca60, L_00000176bbdaca60, L_00000176bbdaca60;
LS_00000176bbd94ae0_0_8 .concat [ 1 1 1 1], L_00000176bbdaca60, L_00000176bbdaca60, L_00000176bbdaca60, L_00000176bbdaca60;
LS_00000176bbd94ae0_0_12 .concat [ 1 1 1 1], L_00000176bbdaca60, L_00000176bbdaca60, L_00000176bbdaca60, L_00000176bbdaca60;
LS_00000176bbd94ae0_0_16 .concat [ 1 1 1 1], L_00000176bbdaca60, L_00000176bbdaca60, L_00000176bbdaca60, L_00000176bbdaca60;
LS_00000176bbd94ae0_0_20 .concat [ 1 1 1 1], L_00000176bbdaca60, L_00000176bbdaca60, L_00000176bbdaca60, L_00000176bbdaca60;
LS_00000176bbd94ae0_0_24 .concat [ 1 1 1 1], L_00000176bbdaca60, L_00000176bbdaca60, L_00000176bbdaca60, L_00000176bbdaca60;
LS_00000176bbd94ae0_0_28 .concat [ 1 1 1 1], L_00000176bbdaca60, L_00000176bbdaca60, L_00000176bbdaca60, L_00000176bbdaca60;
LS_00000176bbd94ae0_1_0 .concat [ 4 4 4 4], LS_00000176bbd94ae0_0_0, LS_00000176bbd94ae0_0_4, LS_00000176bbd94ae0_0_8, LS_00000176bbd94ae0_0_12;
LS_00000176bbd94ae0_1_4 .concat [ 4 4 4 4], LS_00000176bbd94ae0_0_16, LS_00000176bbd94ae0_0_20, LS_00000176bbd94ae0_0_24, LS_00000176bbd94ae0_0_28;
L_00000176bbd94ae0 .concat [ 16 16 0 0], LS_00000176bbd94ae0_1_0, LS_00000176bbd94ae0_1_4;
L_00000176bbd93b40 .part L_00000176bbd91ac0, 1, 1;
LS_00000176bbd93aa0_0_0 .concat [ 1 1 1 1], L_00000176bbd93b40, L_00000176bbd93b40, L_00000176bbd93b40, L_00000176bbd93b40;
LS_00000176bbd93aa0_0_4 .concat [ 1 1 1 1], L_00000176bbd93b40, L_00000176bbd93b40, L_00000176bbd93b40, L_00000176bbd93b40;
LS_00000176bbd93aa0_0_8 .concat [ 1 1 1 1], L_00000176bbd93b40, L_00000176bbd93b40, L_00000176bbd93b40, L_00000176bbd93b40;
LS_00000176bbd93aa0_0_12 .concat [ 1 1 1 1], L_00000176bbd93b40, L_00000176bbd93b40, L_00000176bbd93b40, L_00000176bbd93b40;
LS_00000176bbd93aa0_0_16 .concat [ 1 1 1 1], L_00000176bbd93b40, L_00000176bbd93b40, L_00000176bbd93b40, L_00000176bbd93b40;
LS_00000176bbd93aa0_0_20 .concat [ 1 1 1 1], L_00000176bbd93b40, L_00000176bbd93b40, L_00000176bbd93b40, L_00000176bbd93b40;
LS_00000176bbd93aa0_0_24 .concat [ 1 1 1 1], L_00000176bbd93b40, L_00000176bbd93b40, L_00000176bbd93b40, L_00000176bbd93b40;
LS_00000176bbd93aa0_0_28 .concat [ 1 1 1 1], L_00000176bbd93b40, L_00000176bbd93b40, L_00000176bbd93b40, L_00000176bbd93b40;
LS_00000176bbd93aa0_1_0 .concat [ 4 4 4 4], LS_00000176bbd93aa0_0_0, LS_00000176bbd93aa0_0_4, LS_00000176bbd93aa0_0_8, LS_00000176bbd93aa0_0_12;
LS_00000176bbd93aa0_1_4 .concat [ 4 4 4 4], LS_00000176bbd93aa0_0_16, LS_00000176bbd93aa0_0_20, LS_00000176bbd93aa0_0_24, LS_00000176bbd93aa0_0_28;
L_00000176bbd93aa0 .concat [ 16 16 0 0], LS_00000176bbd93aa0_1_0, LS_00000176bbd93aa0_1_4;
L_00000176bbd949a0 .part L_00000176bbd91ac0, 0, 1;
LS_00000176bbd93e60_0_0 .concat [ 1 1 1 1], L_00000176bbd949a0, L_00000176bbd949a0, L_00000176bbd949a0, L_00000176bbd949a0;
LS_00000176bbd93e60_0_4 .concat [ 1 1 1 1], L_00000176bbd949a0, L_00000176bbd949a0, L_00000176bbd949a0, L_00000176bbd949a0;
LS_00000176bbd93e60_0_8 .concat [ 1 1 1 1], L_00000176bbd949a0, L_00000176bbd949a0, L_00000176bbd949a0, L_00000176bbd949a0;
LS_00000176bbd93e60_0_12 .concat [ 1 1 1 1], L_00000176bbd949a0, L_00000176bbd949a0, L_00000176bbd949a0, L_00000176bbd949a0;
LS_00000176bbd93e60_0_16 .concat [ 1 1 1 1], L_00000176bbd949a0, L_00000176bbd949a0, L_00000176bbd949a0, L_00000176bbd949a0;
LS_00000176bbd93e60_0_20 .concat [ 1 1 1 1], L_00000176bbd949a0, L_00000176bbd949a0, L_00000176bbd949a0, L_00000176bbd949a0;
LS_00000176bbd93e60_0_24 .concat [ 1 1 1 1], L_00000176bbd949a0, L_00000176bbd949a0, L_00000176bbd949a0, L_00000176bbd949a0;
LS_00000176bbd93e60_0_28 .concat [ 1 1 1 1], L_00000176bbd949a0, L_00000176bbd949a0, L_00000176bbd949a0, L_00000176bbd949a0;
LS_00000176bbd93e60_1_0 .concat [ 4 4 4 4], LS_00000176bbd93e60_0_0, LS_00000176bbd93e60_0_4, LS_00000176bbd93e60_0_8, LS_00000176bbd93e60_0_12;
LS_00000176bbd93e60_1_4 .concat [ 4 4 4 4], LS_00000176bbd93e60_0_16, LS_00000176bbd93e60_0_20, LS_00000176bbd93e60_0_24, LS_00000176bbd93e60_0_28;
L_00000176bbd93e60 .concat [ 16 16 0 0], LS_00000176bbd93e60_1_0, LS_00000176bbd93e60_1_4;
S_00000176bbd5c070 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000176bbd5c200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000176bbd983a0 .functor AND 32, L_00000176bbd94860, L_00000176bbd935a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000176bbd5f890_0 .net "in1", 31 0, L_00000176bbd94860;  1 drivers
v00000176bbd5fd90_0 .net "in2", 31 0, L_00000176bbd935a0;  1 drivers
v00000176bbd5f570_0 .net "out", 31 0, L_00000176bbd983a0;  alias, 1 drivers
S_00000176bbd5c520 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000176bbd5c200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000176bbd98250 .functor AND 32, L_00000176bbd95800, L_00000176bbd94900, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000176bbd608d0_0 .net "in1", 31 0, L_00000176bbd95800;  1 drivers
v00000176bbd5fa70_0 .net "in2", 31 0, L_00000176bbd94900;  1 drivers
v00000176bbd60b50_0 .net "out", 31 0, L_00000176bbd98250;  alias, 1 drivers
S_00000176bbd5c840 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000176bbd5c200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000176bbcd3350 .functor AND 32, L_00000176bbd93960, L_00000176bbd94ae0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000176bbd60650_0 .net "in1", 31 0, L_00000176bbd93960;  1 drivers
v00000176bbd5fb10_0 .net "in2", 31 0, L_00000176bbd94ae0;  1 drivers
v00000176bbd60010_0 .net "out", 31 0, L_00000176bbcd3350;  alias, 1 drivers
S_00000176bbd5c9d0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000176bbd5c200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000176bbdae040 .functor AND 32, L_00000176bbd93aa0, L_00000176bbd93e60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000176bbd60970_0 .net "in1", 31 0, L_00000176bbd93aa0;  1 drivers
v00000176bbd5fbb0_0 .net "in2", 31 0, L_00000176bbd93e60;  1 drivers
v00000176bbd5fc50_0 .net "out", 31 0, L_00000176bbdae040;  alias, 1 drivers
S_00000176bbd5c390 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000176bbb60390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000176bbcdb930 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000176bbdadc50 .functor NOT 1, L_00000176bbd93fa0, C4<0>, C4<0>, C4<0>;
L_00000176bbdacec0 .functor NOT 1, L_00000176bbd942c0, C4<0>, C4<0>, C4<0>;
L_00000176bbdadb70 .functor NOT 1, L_00000176bbd94cc0, C4<0>, C4<0>, C4<0>;
L_00000176bbdad240 .functor NOT 1, L_00000176bbd951c0, C4<0>, C4<0>, C4<0>;
L_00000176bbdae2e0 .functor AND 32, L_00000176bbdad710, v00000176bbd649b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000176bbdace50 .functor AND 32, L_00000176bbdad4e0, L_00000176bbe19ec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000176bbdac980 .functor OR 32, L_00000176bbdae2e0, L_00000176bbdace50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000176bbdad550 .functor AND 32, L_00000176bbdacc90, v00000176bbd547f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000176bbdac830 .functor OR 32, L_00000176bbdac980, L_00000176bbdad550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000176bbdad630 .functor AND 32, L_00000176bbdadf60, L_00000176bbd959e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000176bbdae0b0 .functor OR 32, L_00000176bbdac830, L_00000176bbdad630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000176bbd5e210_0 .net *"_ivl_1", 0 0, L_00000176bbd93fa0;  1 drivers
v00000176bbd5ead0_0 .net *"_ivl_13", 0 0, L_00000176bbd94cc0;  1 drivers
v00000176bbd5d9f0_0 .net *"_ivl_14", 0 0, L_00000176bbdadb70;  1 drivers
v00000176bbd5d130_0 .net *"_ivl_19", 0 0, L_00000176bbd94b80;  1 drivers
v00000176bbd5d810_0 .net *"_ivl_2", 0 0, L_00000176bbdadc50;  1 drivers
v00000176bbd5cf50_0 .net *"_ivl_23", 0 0, L_00000176bbd94360;  1 drivers
v00000176bbd5d090_0 .net *"_ivl_27", 0 0, L_00000176bbd951c0;  1 drivers
v00000176bbd5e2b0_0 .net *"_ivl_28", 0 0, L_00000176bbdad240;  1 drivers
v00000176bbd5e350_0 .net *"_ivl_33", 0 0, L_00000176bbd95300;  1 drivers
v00000176bbd5ecb0_0 .net *"_ivl_37", 0 0, L_00000176bbd956c0;  1 drivers
v00000176bbd5eb70_0 .net *"_ivl_40", 31 0, L_00000176bbdae2e0;  1 drivers
v00000176bbd5ec10_0 .net *"_ivl_42", 31 0, L_00000176bbdace50;  1 drivers
v00000176bbd5ee90_0 .net *"_ivl_44", 31 0, L_00000176bbdac980;  1 drivers
v00000176bbd5ef30_0 .net *"_ivl_46", 31 0, L_00000176bbdad550;  1 drivers
v00000176bbd5f250_0 .net *"_ivl_48", 31 0, L_00000176bbdac830;  1 drivers
v00000176bbd5f110_0 .net *"_ivl_50", 31 0, L_00000176bbdad630;  1 drivers
v00000176bbd5efd0_0 .net *"_ivl_7", 0 0, L_00000176bbd942c0;  1 drivers
v00000176bbd5d8b0_0 .net *"_ivl_8", 0 0, L_00000176bbdacec0;  1 drivers
v00000176bbd5f1b0_0 .net "ina", 31 0, v00000176bbd649b0_0;  alias, 1 drivers
v00000176bbd5cff0_0 .net "inb", 31 0, L_00000176bbe19ec0;  alias, 1 drivers
v00000176bbd5db30_0 .net "inc", 31 0, v00000176bbd547f0_0;  alias, 1 drivers
v00000176bbd5d310_0 .net "ind", 31 0, L_00000176bbd959e0;  alias, 1 drivers
v00000176bbd5d450_0 .net "out", 31 0, L_00000176bbdae0b0;  alias, 1 drivers
v00000176bbd5d950_0 .net "s0", 31 0, L_00000176bbdad710;  1 drivers
v00000176bbd5d590_0 .net "s1", 31 0, L_00000176bbdad4e0;  1 drivers
v00000176bbd5da90_0 .net "s2", 31 0, L_00000176bbdacc90;  1 drivers
v00000176bbd647d0_0 .net "s3", 31 0, L_00000176bbdadf60;  1 drivers
v00000176bbd63290_0 .net "sel", 1 0, L_00000176bbd92920;  alias, 1 drivers
L_00000176bbd93fa0 .part L_00000176bbd92920, 1, 1;
LS_00000176bbd94220_0_0 .concat [ 1 1 1 1], L_00000176bbdadc50, L_00000176bbdadc50, L_00000176bbdadc50, L_00000176bbdadc50;
LS_00000176bbd94220_0_4 .concat [ 1 1 1 1], L_00000176bbdadc50, L_00000176bbdadc50, L_00000176bbdadc50, L_00000176bbdadc50;
LS_00000176bbd94220_0_8 .concat [ 1 1 1 1], L_00000176bbdadc50, L_00000176bbdadc50, L_00000176bbdadc50, L_00000176bbdadc50;
LS_00000176bbd94220_0_12 .concat [ 1 1 1 1], L_00000176bbdadc50, L_00000176bbdadc50, L_00000176bbdadc50, L_00000176bbdadc50;
LS_00000176bbd94220_0_16 .concat [ 1 1 1 1], L_00000176bbdadc50, L_00000176bbdadc50, L_00000176bbdadc50, L_00000176bbdadc50;
LS_00000176bbd94220_0_20 .concat [ 1 1 1 1], L_00000176bbdadc50, L_00000176bbdadc50, L_00000176bbdadc50, L_00000176bbdadc50;
LS_00000176bbd94220_0_24 .concat [ 1 1 1 1], L_00000176bbdadc50, L_00000176bbdadc50, L_00000176bbdadc50, L_00000176bbdadc50;
LS_00000176bbd94220_0_28 .concat [ 1 1 1 1], L_00000176bbdadc50, L_00000176bbdadc50, L_00000176bbdadc50, L_00000176bbdadc50;
LS_00000176bbd94220_1_0 .concat [ 4 4 4 4], LS_00000176bbd94220_0_0, LS_00000176bbd94220_0_4, LS_00000176bbd94220_0_8, LS_00000176bbd94220_0_12;
LS_00000176bbd94220_1_4 .concat [ 4 4 4 4], LS_00000176bbd94220_0_16, LS_00000176bbd94220_0_20, LS_00000176bbd94220_0_24, LS_00000176bbd94220_0_28;
L_00000176bbd94220 .concat [ 16 16 0 0], LS_00000176bbd94220_1_0, LS_00000176bbd94220_1_4;
L_00000176bbd942c0 .part L_00000176bbd92920, 0, 1;
LS_00000176bbd95580_0_0 .concat [ 1 1 1 1], L_00000176bbdacec0, L_00000176bbdacec0, L_00000176bbdacec0, L_00000176bbdacec0;
LS_00000176bbd95580_0_4 .concat [ 1 1 1 1], L_00000176bbdacec0, L_00000176bbdacec0, L_00000176bbdacec0, L_00000176bbdacec0;
LS_00000176bbd95580_0_8 .concat [ 1 1 1 1], L_00000176bbdacec0, L_00000176bbdacec0, L_00000176bbdacec0, L_00000176bbdacec0;
LS_00000176bbd95580_0_12 .concat [ 1 1 1 1], L_00000176bbdacec0, L_00000176bbdacec0, L_00000176bbdacec0, L_00000176bbdacec0;
LS_00000176bbd95580_0_16 .concat [ 1 1 1 1], L_00000176bbdacec0, L_00000176bbdacec0, L_00000176bbdacec0, L_00000176bbdacec0;
LS_00000176bbd95580_0_20 .concat [ 1 1 1 1], L_00000176bbdacec0, L_00000176bbdacec0, L_00000176bbdacec0, L_00000176bbdacec0;
LS_00000176bbd95580_0_24 .concat [ 1 1 1 1], L_00000176bbdacec0, L_00000176bbdacec0, L_00000176bbdacec0, L_00000176bbdacec0;
LS_00000176bbd95580_0_28 .concat [ 1 1 1 1], L_00000176bbdacec0, L_00000176bbdacec0, L_00000176bbdacec0, L_00000176bbdacec0;
LS_00000176bbd95580_1_0 .concat [ 4 4 4 4], LS_00000176bbd95580_0_0, LS_00000176bbd95580_0_4, LS_00000176bbd95580_0_8, LS_00000176bbd95580_0_12;
LS_00000176bbd95580_1_4 .concat [ 4 4 4 4], LS_00000176bbd95580_0_16, LS_00000176bbd95580_0_20, LS_00000176bbd95580_0_24, LS_00000176bbd95580_0_28;
L_00000176bbd95580 .concat [ 16 16 0 0], LS_00000176bbd95580_1_0, LS_00000176bbd95580_1_4;
L_00000176bbd94cc0 .part L_00000176bbd92920, 1, 1;
LS_00000176bbd94c20_0_0 .concat [ 1 1 1 1], L_00000176bbdadb70, L_00000176bbdadb70, L_00000176bbdadb70, L_00000176bbdadb70;
LS_00000176bbd94c20_0_4 .concat [ 1 1 1 1], L_00000176bbdadb70, L_00000176bbdadb70, L_00000176bbdadb70, L_00000176bbdadb70;
LS_00000176bbd94c20_0_8 .concat [ 1 1 1 1], L_00000176bbdadb70, L_00000176bbdadb70, L_00000176bbdadb70, L_00000176bbdadb70;
LS_00000176bbd94c20_0_12 .concat [ 1 1 1 1], L_00000176bbdadb70, L_00000176bbdadb70, L_00000176bbdadb70, L_00000176bbdadb70;
LS_00000176bbd94c20_0_16 .concat [ 1 1 1 1], L_00000176bbdadb70, L_00000176bbdadb70, L_00000176bbdadb70, L_00000176bbdadb70;
LS_00000176bbd94c20_0_20 .concat [ 1 1 1 1], L_00000176bbdadb70, L_00000176bbdadb70, L_00000176bbdadb70, L_00000176bbdadb70;
LS_00000176bbd94c20_0_24 .concat [ 1 1 1 1], L_00000176bbdadb70, L_00000176bbdadb70, L_00000176bbdadb70, L_00000176bbdadb70;
LS_00000176bbd94c20_0_28 .concat [ 1 1 1 1], L_00000176bbdadb70, L_00000176bbdadb70, L_00000176bbdadb70, L_00000176bbdadb70;
LS_00000176bbd94c20_1_0 .concat [ 4 4 4 4], LS_00000176bbd94c20_0_0, LS_00000176bbd94c20_0_4, LS_00000176bbd94c20_0_8, LS_00000176bbd94c20_0_12;
LS_00000176bbd94c20_1_4 .concat [ 4 4 4 4], LS_00000176bbd94c20_0_16, LS_00000176bbd94c20_0_20, LS_00000176bbd94c20_0_24, LS_00000176bbd94c20_0_28;
L_00000176bbd94c20 .concat [ 16 16 0 0], LS_00000176bbd94c20_1_0, LS_00000176bbd94c20_1_4;
L_00000176bbd94b80 .part L_00000176bbd92920, 0, 1;
LS_00000176bbd94fe0_0_0 .concat [ 1 1 1 1], L_00000176bbd94b80, L_00000176bbd94b80, L_00000176bbd94b80, L_00000176bbd94b80;
LS_00000176bbd94fe0_0_4 .concat [ 1 1 1 1], L_00000176bbd94b80, L_00000176bbd94b80, L_00000176bbd94b80, L_00000176bbd94b80;
LS_00000176bbd94fe0_0_8 .concat [ 1 1 1 1], L_00000176bbd94b80, L_00000176bbd94b80, L_00000176bbd94b80, L_00000176bbd94b80;
LS_00000176bbd94fe0_0_12 .concat [ 1 1 1 1], L_00000176bbd94b80, L_00000176bbd94b80, L_00000176bbd94b80, L_00000176bbd94b80;
LS_00000176bbd94fe0_0_16 .concat [ 1 1 1 1], L_00000176bbd94b80, L_00000176bbd94b80, L_00000176bbd94b80, L_00000176bbd94b80;
LS_00000176bbd94fe0_0_20 .concat [ 1 1 1 1], L_00000176bbd94b80, L_00000176bbd94b80, L_00000176bbd94b80, L_00000176bbd94b80;
LS_00000176bbd94fe0_0_24 .concat [ 1 1 1 1], L_00000176bbd94b80, L_00000176bbd94b80, L_00000176bbd94b80, L_00000176bbd94b80;
LS_00000176bbd94fe0_0_28 .concat [ 1 1 1 1], L_00000176bbd94b80, L_00000176bbd94b80, L_00000176bbd94b80, L_00000176bbd94b80;
LS_00000176bbd94fe0_1_0 .concat [ 4 4 4 4], LS_00000176bbd94fe0_0_0, LS_00000176bbd94fe0_0_4, LS_00000176bbd94fe0_0_8, LS_00000176bbd94fe0_0_12;
LS_00000176bbd94fe0_1_4 .concat [ 4 4 4 4], LS_00000176bbd94fe0_0_16, LS_00000176bbd94fe0_0_20, LS_00000176bbd94fe0_0_24, LS_00000176bbd94fe0_0_28;
L_00000176bbd94fe0 .concat [ 16 16 0 0], LS_00000176bbd94fe0_1_0, LS_00000176bbd94fe0_1_4;
L_00000176bbd94360 .part L_00000176bbd92920, 1, 1;
LS_00000176bbd95080_0_0 .concat [ 1 1 1 1], L_00000176bbd94360, L_00000176bbd94360, L_00000176bbd94360, L_00000176bbd94360;
LS_00000176bbd95080_0_4 .concat [ 1 1 1 1], L_00000176bbd94360, L_00000176bbd94360, L_00000176bbd94360, L_00000176bbd94360;
LS_00000176bbd95080_0_8 .concat [ 1 1 1 1], L_00000176bbd94360, L_00000176bbd94360, L_00000176bbd94360, L_00000176bbd94360;
LS_00000176bbd95080_0_12 .concat [ 1 1 1 1], L_00000176bbd94360, L_00000176bbd94360, L_00000176bbd94360, L_00000176bbd94360;
LS_00000176bbd95080_0_16 .concat [ 1 1 1 1], L_00000176bbd94360, L_00000176bbd94360, L_00000176bbd94360, L_00000176bbd94360;
LS_00000176bbd95080_0_20 .concat [ 1 1 1 1], L_00000176bbd94360, L_00000176bbd94360, L_00000176bbd94360, L_00000176bbd94360;
LS_00000176bbd95080_0_24 .concat [ 1 1 1 1], L_00000176bbd94360, L_00000176bbd94360, L_00000176bbd94360, L_00000176bbd94360;
LS_00000176bbd95080_0_28 .concat [ 1 1 1 1], L_00000176bbd94360, L_00000176bbd94360, L_00000176bbd94360, L_00000176bbd94360;
LS_00000176bbd95080_1_0 .concat [ 4 4 4 4], LS_00000176bbd95080_0_0, LS_00000176bbd95080_0_4, LS_00000176bbd95080_0_8, LS_00000176bbd95080_0_12;
LS_00000176bbd95080_1_4 .concat [ 4 4 4 4], LS_00000176bbd95080_0_16, LS_00000176bbd95080_0_20, LS_00000176bbd95080_0_24, LS_00000176bbd95080_0_28;
L_00000176bbd95080 .concat [ 16 16 0 0], LS_00000176bbd95080_1_0, LS_00000176bbd95080_1_4;
L_00000176bbd951c0 .part L_00000176bbd92920, 0, 1;
LS_00000176bbd944a0_0_0 .concat [ 1 1 1 1], L_00000176bbdad240, L_00000176bbdad240, L_00000176bbdad240, L_00000176bbdad240;
LS_00000176bbd944a0_0_4 .concat [ 1 1 1 1], L_00000176bbdad240, L_00000176bbdad240, L_00000176bbdad240, L_00000176bbdad240;
LS_00000176bbd944a0_0_8 .concat [ 1 1 1 1], L_00000176bbdad240, L_00000176bbdad240, L_00000176bbdad240, L_00000176bbdad240;
LS_00000176bbd944a0_0_12 .concat [ 1 1 1 1], L_00000176bbdad240, L_00000176bbdad240, L_00000176bbdad240, L_00000176bbdad240;
LS_00000176bbd944a0_0_16 .concat [ 1 1 1 1], L_00000176bbdad240, L_00000176bbdad240, L_00000176bbdad240, L_00000176bbdad240;
LS_00000176bbd944a0_0_20 .concat [ 1 1 1 1], L_00000176bbdad240, L_00000176bbdad240, L_00000176bbdad240, L_00000176bbdad240;
LS_00000176bbd944a0_0_24 .concat [ 1 1 1 1], L_00000176bbdad240, L_00000176bbdad240, L_00000176bbdad240, L_00000176bbdad240;
LS_00000176bbd944a0_0_28 .concat [ 1 1 1 1], L_00000176bbdad240, L_00000176bbdad240, L_00000176bbdad240, L_00000176bbdad240;
LS_00000176bbd944a0_1_0 .concat [ 4 4 4 4], LS_00000176bbd944a0_0_0, LS_00000176bbd944a0_0_4, LS_00000176bbd944a0_0_8, LS_00000176bbd944a0_0_12;
LS_00000176bbd944a0_1_4 .concat [ 4 4 4 4], LS_00000176bbd944a0_0_16, LS_00000176bbd944a0_0_20, LS_00000176bbd944a0_0_24, LS_00000176bbd944a0_0_28;
L_00000176bbd944a0 .concat [ 16 16 0 0], LS_00000176bbd944a0_1_0, LS_00000176bbd944a0_1_4;
L_00000176bbd95300 .part L_00000176bbd92920, 1, 1;
LS_00000176bbd953a0_0_0 .concat [ 1 1 1 1], L_00000176bbd95300, L_00000176bbd95300, L_00000176bbd95300, L_00000176bbd95300;
LS_00000176bbd953a0_0_4 .concat [ 1 1 1 1], L_00000176bbd95300, L_00000176bbd95300, L_00000176bbd95300, L_00000176bbd95300;
LS_00000176bbd953a0_0_8 .concat [ 1 1 1 1], L_00000176bbd95300, L_00000176bbd95300, L_00000176bbd95300, L_00000176bbd95300;
LS_00000176bbd953a0_0_12 .concat [ 1 1 1 1], L_00000176bbd95300, L_00000176bbd95300, L_00000176bbd95300, L_00000176bbd95300;
LS_00000176bbd953a0_0_16 .concat [ 1 1 1 1], L_00000176bbd95300, L_00000176bbd95300, L_00000176bbd95300, L_00000176bbd95300;
LS_00000176bbd953a0_0_20 .concat [ 1 1 1 1], L_00000176bbd95300, L_00000176bbd95300, L_00000176bbd95300, L_00000176bbd95300;
LS_00000176bbd953a0_0_24 .concat [ 1 1 1 1], L_00000176bbd95300, L_00000176bbd95300, L_00000176bbd95300, L_00000176bbd95300;
LS_00000176bbd953a0_0_28 .concat [ 1 1 1 1], L_00000176bbd95300, L_00000176bbd95300, L_00000176bbd95300, L_00000176bbd95300;
LS_00000176bbd953a0_1_0 .concat [ 4 4 4 4], LS_00000176bbd953a0_0_0, LS_00000176bbd953a0_0_4, LS_00000176bbd953a0_0_8, LS_00000176bbd953a0_0_12;
LS_00000176bbd953a0_1_4 .concat [ 4 4 4 4], LS_00000176bbd953a0_0_16, LS_00000176bbd953a0_0_20, LS_00000176bbd953a0_0_24, LS_00000176bbd953a0_0_28;
L_00000176bbd953a0 .concat [ 16 16 0 0], LS_00000176bbd953a0_1_0, LS_00000176bbd953a0_1_4;
L_00000176bbd956c0 .part L_00000176bbd92920, 0, 1;
LS_00000176bbd95440_0_0 .concat [ 1 1 1 1], L_00000176bbd956c0, L_00000176bbd956c0, L_00000176bbd956c0, L_00000176bbd956c0;
LS_00000176bbd95440_0_4 .concat [ 1 1 1 1], L_00000176bbd956c0, L_00000176bbd956c0, L_00000176bbd956c0, L_00000176bbd956c0;
LS_00000176bbd95440_0_8 .concat [ 1 1 1 1], L_00000176bbd956c0, L_00000176bbd956c0, L_00000176bbd956c0, L_00000176bbd956c0;
LS_00000176bbd95440_0_12 .concat [ 1 1 1 1], L_00000176bbd956c0, L_00000176bbd956c0, L_00000176bbd956c0, L_00000176bbd956c0;
LS_00000176bbd95440_0_16 .concat [ 1 1 1 1], L_00000176bbd956c0, L_00000176bbd956c0, L_00000176bbd956c0, L_00000176bbd956c0;
LS_00000176bbd95440_0_20 .concat [ 1 1 1 1], L_00000176bbd956c0, L_00000176bbd956c0, L_00000176bbd956c0, L_00000176bbd956c0;
LS_00000176bbd95440_0_24 .concat [ 1 1 1 1], L_00000176bbd956c0, L_00000176bbd956c0, L_00000176bbd956c0, L_00000176bbd956c0;
LS_00000176bbd95440_0_28 .concat [ 1 1 1 1], L_00000176bbd956c0, L_00000176bbd956c0, L_00000176bbd956c0, L_00000176bbd956c0;
LS_00000176bbd95440_1_0 .concat [ 4 4 4 4], LS_00000176bbd95440_0_0, LS_00000176bbd95440_0_4, LS_00000176bbd95440_0_8, LS_00000176bbd95440_0_12;
LS_00000176bbd95440_1_4 .concat [ 4 4 4 4], LS_00000176bbd95440_0_16, LS_00000176bbd95440_0_20, LS_00000176bbd95440_0_24, LS_00000176bbd95440_0_28;
L_00000176bbd95440 .concat [ 16 16 0 0], LS_00000176bbd95440_1_0, LS_00000176bbd95440_1_4;
S_00000176bbd5cb60 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000176bbd5c390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000176bbdad710 .functor AND 32, L_00000176bbd94220, L_00000176bbd95580, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000176bbd5e030_0 .net "in1", 31 0, L_00000176bbd94220;  1 drivers
v00000176bbd5dc70_0 .net "in2", 31 0, L_00000176bbd95580;  1 drivers
v00000176bbd5cd70_0 .net "out", 31 0, L_00000176bbdad710;  alias, 1 drivers
S_00000176bbd5c6b0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000176bbd5c390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000176bbdad4e0 .functor AND 32, L_00000176bbd94c20, L_00000176bbd94fe0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000176bbd5e5d0_0 .net "in1", 31 0, L_00000176bbd94c20;  1 drivers
v00000176bbd5e670_0 .net "in2", 31 0, L_00000176bbd94fe0;  1 drivers
v00000176bbd5ed50_0 .net "out", 31 0, L_00000176bbdad4e0;  alias, 1 drivers
S_00000176bbd5bee0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000176bbd5c390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000176bbdacc90 .functor AND 32, L_00000176bbd95080, L_00000176bbd944a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000176bbd5e0d0_0 .net "in1", 31 0, L_00000176bbd95080;  1 drivers
v00000176bbd5e170_0 .net "in2", 31 0, L_00000176bbd944a0;  1 drivers
v00000176bbd5e990_0 .net "out", 31 0, L_00000176bbdacc90;  alias, 1 drivers
S_00000176bbd62b20 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000176bbd5c390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000176bbdadf60 .functor AND 32, L_00000176bbd953a0, L_00000176bbd95440, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000176bbd5ce10_0 .net "in1", 31 0, L_00000176bbd953a0;  1 drivers
v00000176bbd5d270_0 .net "in2", 31 0, L_00000176bbd95440;  1 drivers
v00000176bbd5edf0_0 .net "out", 31 0, L_00000176bbdadf60;  alias, 1 drivers
S_00000176bbd61220 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000176bbb2a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000176bbd66d40 .param/l "add" 0 9 6, C4<000000100000>;
P_00000176bbd66d78 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000176bbd66db0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000176bbd66de8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000176bbd66e20 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000176bbd66e58 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000176bbd66e90 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000176bbd66ec8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000176bbd66f00 .param/l "j" 0 9 19, C4<000010000000>;
P_00000176bbd66f38 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000176bbd66f70 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000176bbd66fa8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000176bbd66fe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000176bbd67018 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000176bbd67050 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000176bbd67088 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000176bbd670c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000176bbd670f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000176bbd67130 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000176bbd67168 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000176bbd671a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000176bbd671d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000176bbd67210 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000176bbd67248 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000176bbd67280 .param/l "xori" 0 9 12, C4<001110000000>;
v00000176bbd65450_0 .var "EX1_PC", 31 0;
v00000176bbd653b0_0 .var "EX1_PFC", 31 0;
v00000176bbd63470_0 .var "EX1_forward_to_B", 31 0;
v00000176bbd636f0_0 .var "EX1_is_beq", 0 0;
v00000176bbd63510_0 .var "EX1_is_bne", 0 0;
v00000176bbd654f0_0 .var "EX1_is_jal", 0 0;
v00000176bbd64af0_0 .var "EX1_is_jr", 0 0;
v00000176bbd64b90_0 .var "EX1_is_oper2_immed", 0 0;
v00000176bbd65310_0 .var "EX1_memread", 0 0;
v00000176bbd64a50_0 .var "EX1_memwrite", 0 0;
v00000176bbd64410_0 .var "EX1_opcode", 11 0;
v00000176bbd63c90_0 .var "EX1_predicted", 0 0;
v00000176bbd62d90_0 .var "EX1_rd_ind", 4 0;
v00000176bbd63bf0_0 .var "EX1_rd_indzero", 0 0;
v00000176bbd64050_0 .var "EX1_regwrite", 0 0;
v00000176bbd638d0_0 .var "EX1_rs1", 31 0;
v00000176bbd644b0_0 .var "EX1_rs1_ind", 4 0;
v00000176bbd649b0_0 .var "EX1_rs2", 31 0;
v00000176bbd630b0_0 .var "EX1_rs2_ind", 4 0;
v00000176bbd645f0_0 .net "FLUSH", 0 0, v00000176bbd6ca10_0;  alias, 1 drivers
v00000176bbd62e30_0 .net "ID_PC", 31 0, v00000176bbd6bc50_0;  alias, 1 drivers
v00000176bbd635b0_0 .net "ID_PFC_to_EX", 31 0, L_00000176bbd91520;  alias, 1 drivers
v00000176bbd64cd0_0 .net "ID_forward_to_B", 31 0, L_00000176bbd91480;  alias, 1 drivers
v00000176bbd64690_0 .net "ID_is_beq", 0 0, L_00000176bbd92380;  alias, 1 drivers
v00000176bbd63150_0 .net "ID_is_bne", 0 0, L_00000176bbd93140;  alias, 1 drivers
v00000176bbd64c30_0 .net "ID_is_jal", 0 0, L_00000176bbd93dc0;  alias, 1 drivers
v00000176bbd64d70_0 .net "ID_is_jr", 0 0, L_00000176bbd931e0;  alias, 1 drivers
v00000176bbd63650_0 .net "ID_is_oper2_immed", 0 0, L_00000176bbd96ff0;  alias, 1 drivers
v00000176bbd63010_0 .net "ID_memread", 0 0, L_00000176bbd94720;  alias, 1 drivers
v00000176bbd62f70_0 .net "ID_memwrite", 0 0, L_00000176bbd95260;  alias, 1 drivers
v00000176bbd631f0_0 .net "ID_opcode", 11 0, v00000176bbd7e250_0;  alias, 1 drivers
v00000176bbd64e10_0 .net "ID_predicted", 0 0, v00000176bbd6e6d0_0;  alias, 1 drivers
v00000176bbd63dd0_0 .net "ID_rd_ind", 4 0, v00000176bbd7dfd0_0;  alias, 1 drivers
v00000176bbd63790_0 .net "ID_rd_indzero", 0 0, L_00000176bbd95bc0;  1 drivers
v00000176bbd63e70_0 .net "ID_regwrite", 0 0, L_00000176bbd94ea0;  alias, 1 drivers
v00000176bbd63970_0 .net "ID_rs1", 31 0, v00000176bbd71150_0;  alias, 1 drivers
v00000176bbd63a10_0 .net "ID_rs1_ind", 4 0, v00000176bbd7dad0_0;  alias, 1 drivers
v00000176bbd64f50_0 .net "ID_rs2", 31 0, v00000176bbd715b0_0;  alias, 1 drivers
v00000176bbd64ff0_0 .net "ID_rs2_ind", 4 0, v00000176bbd7cef0_0;  alias, 1 drivers
v00000176bbd63b50_0 .net "clk", 0 0, L_00000176bbd96b20;  1 drivers
v00000176bbd63ab0_0 .net "rst", 0 0, v00000176bbd8fae0_0;  alias, 1 drivers
E_00000176bbcdb0f0 .event posedge, v00000176bbd55470_0, v00000176bbd63b50_0;
S_00000176bbd62350 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000176bbb2a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000176bbd672c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000176bbd672f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000176bbd67330 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000176bbd67368 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000176bbd673a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000176bbd673d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000176bbd67410 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000176bbd67448 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000176bbd67480 .param/l "j" 0 9 19, C4<000010000000>;
P_00000176bbd674b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000176bbd674f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000176bbd67528 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000176bbd67560 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000176bbd67598 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000176bbd675d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000176bbd67608 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000176bbd67640 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000176bbd67678 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000176bbd676b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000176bbd676e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000176bbd67720 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000176bbd67758 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000176bbd67790 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000176bbd677c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000176bbd67800 .param/l "xori" 0 9 12, C4<001110000000>;
v00000176bbd65090_0 .net "EX1_ALU_OPER1", 31 0, L_00000176bbd98100;  alias, 1 drivers
v00000176bbd65130_0 .net "EX1_ALU_OPER2", 31 0, L_00000176bbdac910;  alias, 1 drivers
v00000176bbd63f10_0 .net "EX1_PC", 31 0, v00000176bbd65450_0;  alias, 1 drivers
v00000176bbd651d0_0 .net "EX1_PFC_to_IF", 31 0, L_00000176bbd95760;  alias, 1 drivers
v00000176bbd65270_0 .net "EX1_forward_to_B", 31 0, v00000176bbd63470_0;  alias, 1 drivers
v00000176bbd66210_0 .net "EX1_is_beq", 0 0, v00000176bbd636f0_0;  alias, 1 drivers
v00000176bbd662b0_0 .net "EX1_is_bne", 0 0, v00000176bbd63510_0;  alias, 1 drivers
v00000176bbd65770_0 .net "EX1_is_jal", 0 0, v00000176bbd654f0_0;  alias, 1 drivers
v00000176bbd66350_0 .net "EX1_is_jr", 0 0, v00000176bbd64af0_0;  alias, 1 drivers
v00000176bbd65590_0 .net "EX1_is_oper2_immed", 0 0, v00000176bbd64b90_0;  alias, 1 drivers
v00000176bbd65f90_0 .net "EX1_memread", 0 0, v00000176bbd65310_0;  alias, 1 drivers
v00000176bbd66030_0 .net "EX1_memwrite", 0 0, v00000176bbd64a50_0;  alias, 1 drivers
v00000176bbd66850_0 .net "EX1_opcode", 11 0, v00000176bbd64410_0;  alias, 1 drivers
v00000176bbd66170_0 .net "EX1_predicted", 0 0, v00000176bbd63c90_0;  alias, 1 drivers
v00000176bbd65810_0 .net "EX1_rd_ind", 4 0, v00000176bbd62d90_0;  alias, 1 drivers
v00000176bbd65ef0_0 .net "EX1_rd_indzero", 0 0, v00000176bbd63bf0_0;  alias, 1 drivers
v00000176bbd663f0_0 .net "EX1_regwrite", 0 0, v00000176bbd64050_0;  alias, 1 drivers
v00000176bbd658b0_0 .net "EX1_rs1", 31 0, v00000176bbd638d0_0;  alias, 1 drivers
v00000176bbd656d0_0 .net "EX1_rs1_ind", 4 0, v00000176bbd644b0_0;  alias, 1 drivers
v00000176bbd660d0_0 .net "EX1_rs2_ind", 4 0, v00000176bbd630b0_0;  alias, 1 drivers
v00000176bbd667b0_0 .net "EX1_rs2_out", 31 0, L_00000176bbdae0b0;  alias, 1 drivers
v00000176bbd65e50_0 .var "EX2_ALU_OPER1", 31 0;
v00000176bbd66490_0 .var "EX2_ALU_OPER2", 31 0;
v00000176bbd66530_0 .var "EX2_PC", 31 0;
v00000176bbd65950_0 .var "EX2_PFC_to_IF", 31 0;
v00000176bbd65db0_0 .var "EX2_forward_to_B", 31 0;
v00000176bbd659f0_0 .var "EX2_is_beq", 0 0;
v00000176bbd665d0_0 .var "EX2_is_bne", 0 0;
v00000176bbd65c70_0 .var "EX2_is_jal", 0 0;
v00000176bbd66670_0 .var "EX2_is_jr", 0 0;
v00000176bbd65a90_0 .var "EX2_is_oper2_immed", 0 0;
v00000176bbd66710_0 .var "EX2_memread", 0 0;
v00000176bbd65b30_0 .var "EX2_memwrite", 0 0;
v00000176bbd65d10_0 .var "EX2_opcode", 11 0;
v00000176bbd66c10_0 .var "EX2_predicted", 0 0;
v00000176bbd65bd0_0 .var "EX2_rd_ind", 4 0;
v00000176bbd668f0_0 .var "EX2_rd_indzero", 0 0;
v00000176bbd66990_0 .var "EX2_regwrite", 0 0;
v00000176bbd66a30_0 .var "EX2_rs1", 31 0;
v00000176bbd66ad0_0 .var "EX2_rs1_ind", 4 0;
v00000176bbd66b70_0 .var "EX2_rs2_ind", 4 0;
v00000176bbd65630_0 .var "EX2_rs2_out", 31 0;
v00000176bbd6c290_0 .net "FLUSH", 0 0, v00000176bbd6cbf0_0;  alias, 1 drivers
v00000176bbd6c970_0 .net "clk", 0 0, L_00000176bbdada20;  1 drivers
v00000176bbd6cb50_0 .net "rst", 0 0, v00000176bbd8fae0_0;  alias, 1 drivers
E_00000176bbcdaab0 .event posedge, v00000176bbd55470_0, v00000176bbd6c970_0;
S_00000176bbd62800 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000176bbb2a010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000176bbd71860 .param/l "add" 0 9 6, C4<000000100000>;
P_00000176bbd71898 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000176bbd718d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000176bbd71908 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000176bbd71940 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000176bbd71978 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000176bbd719b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000176bbd719e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000176bbd71a20 .param/l "j" 0 9 19, C4<000010000000>;
P_00000176bbd71a58 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000176bbd71a90 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000176bbd71ac8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000176bbd71b00 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000176bbd71b38 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000176bbd71b70 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000176bbd71ba8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000176bbd71be0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000176bbd71c18 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000176bbd71c50 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000176bbd71c88 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000176bbd71cc0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000176bbd71cf8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000176bbd71d30 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000176bbd71d68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000176bbd71da0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000176bbd97530 .functor OR 1, L_00000176bbd92380, L_00000176bbd93140, C4<0>, C4<0>;
L_00000176bbd96ab0 .functor AND 1, L_00000176bbd97530, L_00000176bbd96810, C4<1>, C4<1>;
L_00000176bbd97ca0 .functor OR 1, L_00000176bbd92380, L_00000176bbd93140, C4<0>, C4<0>;
L_00000176bbd96500 .functor AND 1, L_00000176bbd97ca0, L_00000176bbd96810, C4<1>, C4<1>;
L_00000176bbd97b50 .functor OR 1, L_00000176bbd92380, L_00000176bbd93140, C4<0>, C4<0>;
L_00000176bbd96f80 .functor AND 1, L_00000176bbd97b50, v00000176bbd6e6d0_0, C4<1>, C4<1>;
v00000176bbd6bf70_0 .net "EX1_memread", 0 0, v00000176bbd65310_0;  alias, 1 drivers
v00000176bbd6b610_0 .net "EX1_opcode", 11 0, v00000176bbd64410_0;  alias, 1 drivers
v00000176bbd6b6b0_0 .net "EX1_rd_ind", 4 0, v00000176bbd62d90_0;  alias, 1 drivers
v00000176bbd69e50_0 .net "EX1_rd_indzero", 0 0, v00000176bbd63bf0_0;  alias, 1 drivers
v00000176bbd69ef0_0 .net "EX2_memread", 0 0, v00000176bbd66710_0;  alias, 1 drivers
v00000176bbd6a710_0 .net "EX2_opcode", 11 0, v00000176bbd65d10_0;  alias, 1 drivers
v00000176bbd699f0_0 .net "EX2_rd_ind", 4 0, v00000176bbd65bd0_0;  alias, 1 drivers
v00000176bbd698b0_0 .net "EX2_rd_indzero", 0 0, v00000176bbd668f0_0;  alias, 1 drivers
v00000176bbd6c010_0 .net "ID_EX1_flush", 0 0, v00000176bbd6ca10_0;  alias, 1 drivers
v00000176bbd6af30_0 .net "ID_EX2_flush", 0 0, v00000176bbd6cbf0_0;  alias, 1 drivers
v00000176bbd6ac10_0 .net "ID_is_beq", 0 0, L_00000176bbd92380;  alias, 1 drivers
v00000176bbd69950_0 .net "ID_is_bne", 0 0, L_00000176bbd93140;  alias, 1 drivers
v00000176bbd6b570_0 .net "ID_is_j", 0 0, L_00000176bbd94540;  alias, 1 drivers
v00000176bbd6ad50_0 .net "ID_is_jal", 0 0, L_00000176bbd93dc0;  alias, 1 drivers
v00000176bbd6a490_0 .net "ID_is_jr", 0 0, L_00000176bbd931e0;  alias, 1 drivers
v00000176bbd6adf0_0 .net "ID_opcode", 11 0, v00000176bbd7e250_0;  alias, 1 drivers
v00000176bbd6ae90_0 .net "ID_rs1_ind", 4 0, v00000176bbd7dad0_0;  alias, 1 drivers
v00000176bbd6bcf0_0 .net "ID_rs2_ind", 4 0, v00000176bbd7cef0_0;  alias, 1 drivers
v00000176bbd6bd90_0 .net "IF_ID_flush", 0 0, v00000176bbd6f990_0;  alias, 1 drivers
v00000176bbd6afd0_0 .net "IF_ID_write", 0 0, v00000176bbd6f350_0;  alias, 1 drivers
v00000176bbd6acb0_0 .net "PC_src", 2 0, L_00000176bbd918e0;  alias, 1 drivers
v00000176bbd6b070_0 .net "PFC_to_EX", 31 0, L_00000176bbd91520;  alias, 1 drivers
v00000176bbd6be30_0 .net "PFC_to_IF", 31 0, L_00000176bbd91660;  alias, 1 drivers
v00000176bbd6b110_0 .net "WB_rd_ind", 4 0, v00000176bbd800f0_0;  alias, 1 drivers
v00000176bbd69a90_0 .net "Wrong_prediction", 0 0, L_00000176bbdae660;  alias, 1 drivers
v00000176bbd6a8f0_0 .net *"_ivl_11", 0 0, L_00000176bbd96500;  1 drivers
v00000176bbd6a990_0 .net *"_ivl_13", 9 0, L_00000176bbd92420;  1 drivers
v00000176bbd69bd0_0 .net *"_ivl_15", 9 0, L_00000176bbd92d80;  1 drivers
v00000176bbd6b890_0 .net *"_ivl_16", 9 0, L_00000176bbd93320;  1 drivers
v00000176bbd6b1b0_0 .net *"_ivl_19", 9 0, L_00000176bbd90da0;  1 drivers
v00000176bbd6b250_0 .net *"_ivl_20", 9 0, L_00000176bbd912a0;  1 drivers
v00000176bbd69b30_0 .net *"_ivl_25", 0 0, L_00000176bbd97b50;  1 drivers
v00000176bbd69c70_0 .net *"_ivl_27", 0 0, L_00000176bbd96f80;  1 drivers
v00000176bbd69d10_0 .net *"_ivl_29", 9 0, L_00000176bbd910c0;  1 drivers
v00000176bbd6b2f0_0 .net *"_ivl_3", 0 0, L_00000176bbd97530;  1 drivers
L_00000176bbdb01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000176bbd6a7b0_0 .net/2u *"_ivl_30", 9 0, L_00000176bbdb01f0;  1 drivers
v00000176bbd6bed0_0 .net *"_ivl_32", 9 0, L_00000176bbd90d00;  1 drivers
v00000176bbd6b390_0 .net *"_ivl_35", 9 0, L_00000176bbd91fc0;  1 drivers
v00000176bbd6a850_0 .net *"_ivl_37", 9 0, L_00000176bbd92b00;  1 drivers
v00000176bbd6b430_0 .net *"_ivl_38", 9 0, L_00000176bbd90e40;  1 drivers
v00000176bbd6b930_0 .net *"_ivl_40", 9 0, L_00000176bbd926a0;  1 drivers
L_00000176bbdb0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6a3f0_0 .net/2s *"_ivl_45", 21 0, L_00000176bbdb0238;  1 drivers
L_00000176bbdb0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6a350_0 .net/2s *"_ivl_50", 21 0, L_00000176bbdb0280;  1 drivers
v00000176bbd69f90_0 .net *"_ivl_9", 0 0, L_00000176bbd97ca0;  1 drivers
v00000176bbd6b4d0_0 .net "clk", 0 0, L_00000176bbcd1980;  alias, 1 drivers
v00000176bbd6b750_0 .net "forward_to_B", 31 0, L_00000176bbd91480;  alias, 1 drivers
v00000176bbd69db0_0 .net "imm", 31 0, v00000176bbd71010_0;  1 drivers
v00000176bbd6a030_0 .net "inst", 31 0, v00000176bbd6bb10_0;  alias, 1 drivers
v00000176bbd6b7f0_0 .net "is_branch_and_taken", 0 0, L_00000176bbd96ab0;  alias, 1 drivers
v00000176bbd6a210_0 .net "is_oper2_immed", 0 0, L_00000176bbd96ff0;  alias, 1 drivers
v00000176bbd6a670_0 .net "mem_read", 0 0, L_00000176bbd94720;  alias, 1 drivers
v00000176bbd6a0d0_0 .net "mem_write", 0 0, L_00000176bbd95260;  alias, 1 drivers
v00000176bbd6a2b0_0 .net "pc", 31 0, v00000176bbd6bc50_0;  alias, 1 drivers
v00000176bbd6a170_0 .net "pc_write", 0 0, v00000176bbd6eb30_0;  alias, 1 drivers
v00000176bbd6b9d0_0 .net "predicted", 0 0, L_00000176bbd96810;  1 drivers
v00000176bbd6aa30_0 .net "predicted_to_EX", 0 0, v00000176bbd6e6d0_0;  alias, 1 drivers
v00000176bbd6a530_0 .net "reg_write", 0 0, L_00000176bbd94ea0;  alias, 1 drivers
v00000176bbd6ba70_0 .net "reg_write_from_wb", 0 0, v00000176bbd802d0_0;  alias, 1 drivers
v00000176bbd6a5d0_0 .net "rs1", 31 0, v00000176bbd71150_0;  alias, 1 drivers
v00000176bbd6aad0_0 .net "rs2", 31 0, v00000176bbd715b0_0;  alias, 1 drivers
v00000176bbd6bbb0_0 .net "rst", 0 0, v00000176bbd8fae0_0;  alias, 1 drivers
v00000176bbd6ab70_0 .net "wr_reg_data", 31 0, L_00000176bbe19ec0;  alias, 1 drivers
L_00000176bbd91480 .functor MUXZ 32, v00000176bbd715b0_0, v00000176bbd71010_0, L_00000176bbd96ff0, C4<>;
L_00000176bbd92420 .part v00000176bbd6bc50_0, 0, 10;
L_00000176bbd92d80 .part v00000176bbd6bb10_0, 0, 10;
L_00000176bbd93320 .arith/sum 10, L_00000176bbd92420, L_00000176bbd92d80;
L_00000176bbd90da0 .part v00000176bbd6bb10_0, 0, 10;
L_00000176bbd912a0 .functor MUXZ 10, L_00000176bbd90da0, L_00000176bbd93320, L_00000176bbd96500, C4<>;
L_00000176bbd910c0 .part v00000176bbd6bc50_0, 0, 10;
L_00000176bbd90d00 .arith/sum 10, L_00000176bbd910c0, L_00000176bbdb01f0;
L_00000176bbd91fc0 .part v00000176bbd6bc50_0, 0, 10;
L_00000176bbd92b00 .part v00000176bbd6bb10_0, 0, 10;
L_00000176bbd90e40 .arith/sum 10, L_00000176bbd91fc0, L_00000176bbd92b00;
L_00000176bbd926a0 .functor MUXZ 10, L_00000176bbd90e40, L_00000176bbd90d00, L_00000176bbd96f80, C4<>;
L_00000176bbd91660 .concat8 [ 10 22 0 0], L_00000176bbd912a0, L_00000176bbdb0238;
L_00000176bbd91520 .concat8 [ 10 22 0 0], L_00000176bbd926a0, L_00000176bbdb0280;
S_00000176bbd60f00 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000176bbd62800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000176bbd71de0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000176bbd71e18 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000176bbd71e50 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000176bbd71e88 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000176bbd71ec0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000176bbd71ef8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000176bbd71f30 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000176bbd71f68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000176bbd71fa0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000176bbd71fd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000176bbd72010 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000176bbd72048 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000176bbd72080 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000176bbd720b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000176bbd720f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000176bbd72128 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000176bbd72160 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000176bbd72198 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000176bbd721d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000176bbd72208 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000176bbd72240 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000176bbd72278 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000176bbd722b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000176bbd722e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000176bbd72320 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000176bbd966c0 .functor OR 1, L_00000176bbd96810, L_00000176bbd92060, C4<0>, C4<0>;
L_00000176bbd97d10 .functor OR 1, L_00000176bbd966c0, L_00000176bbd92100, C4<0>, C4<0>;
v00000176bbd6ce70_0 .net "EX1_opcode", 11 0, v00000176bbd64410_0;  alias, 1 drivers
v00000176bbd6d190_0 .net "EX2_opcode", 11 0, v00000176bbd65d10_0;  alias, 1 drivers
v00000176bbd6d370_0 .net "ID_opcode", 11 0, v00000176bbd7e250_0;  alias, 1 drivers
v00000176bbd6d4b0_0 .net "PC_src", 2 0, L_00000176bbd918e0;  alias, 1 drivers
v00000176bbd6e1d0_0 .net "Wrong_prediction", 0 0, L_00000176bbdae660;  alias, 1 drivers
L_00000176bbdb03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000176bbd6daf0_0 .net/2u *"_ivl_0", 2 0, L_00000176bbdb03e8;  1 drivers
v00000176bbd6d550_0 .net *"_ivl_10", 0 0, L_00000176bbd927e0;  1 drivers
L_00000176bbdb0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000176bbd6d690_0 .net/2u *"_ivl_12", 2 0, L_00000176bbdb0508;  1 drivers
L_00000176bbdb0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6c510_0 .net/2u *"_ivl_14", 11 0, L_00000176bbdb0550;  1 drivers
v00000176bbd6cab0_0 .net *"_ivl_16", 0 0, L_00000176bbd92060;  1 drivers
v00000176bbd6e3b0_0 .net *"_ivl_19", 0 0, L_00000176bbd966c0;  1 drivers
L_00000176bbdb0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6c5b0_0 .net/2u *"_ivl_2", 11 0, L_00000176bbdb0430;  1 drivers
L_00000176bbdb0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6dc30_0 .net/2u *"_ivl_20", 11 0, L_00000176bbdb0598;  1 drivers
v00000176bbd6deb0_0 .net *"_ivl_22", 0 0, L_00000176bbd92100;  1 drivers
v00000176bbd6de10_0 .net *"_ivl_25", 0 0, L_00000176bbd97d10;  1 drivers
L_00000176bbdb05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000176bbd6dcd0_0 .net/2u *"_ivl_26", 2 0, L_00000176bbdb05e0;  1 drivers
L_00000176bbdb0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6df50_0 .net/2u *"_ivl_28", 2 0, L_00000176bbdb0628;  1 drivers
v00000176bbd6d910_0 .net *"_ivl_30", 2 0, L_00000176bbd91340;  1 drivers
v00000176bbd6c6f0_0 .net *"_ivl_32", 2 0, L_00000176bbd92ba0;  1 drivers
v00000176bbd6c830_0 .net *"_ivl_34", 2 0, L_00000176bbd933c0;  1 drivers
v00000176bbd6d9b0_0 .net *"_ivl_4", 0 0, L_00000176bbd91160;  1 drivers
L_00000176bbdb0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000176bbd6db90_0 .net/2u *"_ivl_6", 2 0, L_00000176bbdb0478;  1 drivers
L_00000176bbdb04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6c650_0 .net/2u *"_ivl_8", 11 0, L_00000176bbdb04c0;  1 drivers
v00000176bbd6da50_0 .net "clk", 0 0, L_00000176bbcd1980;  alias, 1 drivers
v00000176bbd6dff0_0 .net "predicted", 0 0, L_00000176bbd96810;  alias, 1 drivers
v00000176bbd6e270_0 .net "predicted_to_EX", 0 0, v00000176bbd6e6d0_0;  alias, 1 drivers
v00000176bbd6e310_0 .net "rst", 0 0, v00000176bbd8fae0_0;  alias, 1 drivers
v00000176bbd6e450_0 .net "state", 1 0, v00000176bbd6e810_0;  1 drivers
L_00000176bbd91160 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb0430;
L_00000176bbd927e0 .cmp/eq 12, v00000176bbd64410_0, L_00000176bbdb04c0;
L_00000176bbd92060 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb0550;
L_00000176bbd92100 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb0598;
L_00000176bbd91340 .functor MUXZ 3, L_00000176bbdb0628, L_00000176bbdb05e0, L_00000176bbd97d10, C4<>;
L_00000176bbd92ba0 .functor MUXZ 3, L_00000176bbd91340, L_00000176bbdb0508, L_00000176bbd927e0, C4<>;
L_00000176bbd933c0 .functor MUXZ 3, L_00000176bbd92ba0, L_00000176bbdb0478, L_00000176bbd91160, C4<>;
L_00000176bbd918e0 .functor MUXZ 3, L_00000176bbd933c0, L_00000176bbdb03e8, L_00000176bbdae660, C4<>;
S_00000176bbd619f0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000176bbd60f00;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000176bbd72360 .param/l "add" 0 9 6, C4<000000100000>;
P_00000176bbd72398 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000176bbd723d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000176bbd72408 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000176bbd72440 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000176bbd72478 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000176bbd724b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000176bbd724e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000176bbd72520 .param/l "j" 0 9 19, C4<000010000000>;
P_00000176bbd72558 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000176bbd72590 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000176bbd725c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000176bbd72600 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000176bbd72638 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000176bbd72670 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000176bbd726a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000176bbd726e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000176bbd72718 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000176bbd72750 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000176bbd72788 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000176bbd727c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000176bbd727f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000176bbd72830 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000176bbd72868 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000176bbd728a0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000176bbd96ea0 .functor OR 1, L_00000176bbd92740, L_00000176bbd91ca0, C4<0>, C4<0>;
L_00000176bbd96e30 .functor OR 1, L_00000176bbd91d40, L_00000176bbd91840, C4<0>, C4<0>;
L_00000176bbd97450 .functor AND 1, L_00000176bbd96ea0, L_00000176bbd96e30, C4<1>, C4<1>;
L_00000176bbd975a0 .functor NOT 1, L_00000176bbd97450, C4<0>, C4<0>, C4<0>;
L_00000176bbd976f0 .functor OR 1, v00000176bbd8fae0_0, L_00000176bbd975a0, C4<0>, C4<0>;
L_00000176bbd96810 .functor NOT 1, L_00000176bbd976f0, C4<0>, C4<0>, C4<0>;
v00000176bbd6e4f0_0 .net "EX_opcode", 11 0, v00000176bbd65d10_0;  alias, 1 drivers
v00000176bbd6d7d0_0 .net "ID_opcode", 11 0, v00000176bbd7e250_0;  alias, 1 drivers
v00000176bbd6e130_0 .net "Wrong_prediction", 0 0, L_00000176bbdae660;  alias, 1 drivers
L_00000176bbdb02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6d730_0 .net/2u *"_ivl_0", 11 0, L_00000176bbdb02c8;  1 drivers
L_00000176bbdb0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000176bbd6c330_0 .net/2u *"_ivl_10", 1 0, L_00000176bbdb0358;  1 drivers
v00000176bbd6c150_0 .net *"_ivl_12", 0 0, L_00000176bbd91d40;  1 drivers
L_00000176bbdb03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000176bbd6d0f0_0 .net/2u *"_ivl_14", 1 0, L_00000176bbdb03a0;  1 drivers
v00000176bbd6d410_0 .net *"_ivl_16", 0 0, L_00000176bbd91840;  1 drivers
v00000176bbd6c3d0_0 .net *"_ivl_19", 0 0, L_00000176bbd96e30;  1 drivers
v00000176bbd6e090_0 .net *"_ivl_2", 0 0, L_00000176bbd92740;  1 drivers
v00000176bbd6dd70_0 .net *"_ivl_21", 0 0, L_00000176bbd97450;  1 drivers
v00000176bbd6cfb0_0 .net *"_ivl_22", 0 0, L_00000176bbd975a0;  1 drivers
v00000176bbd6c790_0 .net *"_ivl_25", 0 0, L_00000176bbd976f0;  1 drivers
L_00000176bbdb0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6c470_0 .net/2u *"_ivl_4", 11 0, L_00000176bbdb0310;  1 drivers
v00000176bbd6d870_0 .net *"_ivl_6", 0 0, L_00000176bbd91ca0;  1 drivers
v00000176bbd6d230_0 .net *"_ivl_9", 0 0, L_00000176bbd96ea0;  1 drivers
v00000176bbd6d5f0_0 .net "clk", 0 0, L_00000176bbcd1980;  alias, 1 drivers
v00000176bbd6d2d0_0 .net "predicted", 0 0, L_00000176bbd96810;  alias, 1 drivers
v00000176bbd6e6d0_0 .var "predicted_to_EX", 0 0;
v00000176bbd6d050_0 .net "rst", 0 0, v00000176bbd8fae0_0;  alias, 1 drivers
v00000176bbd6e810_0 .var "state", 1 0;
E_00000176bbcdb1f0 .event posedge, v00000176bbd6d5f0_0, v00000176bbd55470_0;
L_00000176bbd92740 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb02c8;
L_00000176bbd91ca0 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb0310;
L_00000176bbd91d40 .cmp/eq 2, v00000176bbd6e810_0, L_00000176bbdb0358;
L_00000176bbd91840 .cmp/eq 2, v00000176bbd6e810_0, L_00000176bbdb03a0;
S_00000176bbd61b80 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000176bbd62800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000176bbd7a8f0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000176bbd7a928 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000176bbd7a960 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000176bbd7a998 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000176bbd7a9d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000176bbd7aa08 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000176bbd7aa40 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000176bbd7aa78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000176bbd7aab0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000176bbd7aae8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000176bbd7ab20 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000176bbd7ab58 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000176bbd7ab90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000176bbd7abc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000176bbd7ac00 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000176bbd7ac38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000176bbd7ac70 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000176bbd7aca8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000176bbd7ace0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000176bbd7ad18 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000176bbd7ad50 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000176bbd7ad88 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000176bbd7adc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000176bbd7adf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000176bbd7ae30 .param/l "xori" 0 9 12, C4<001110000000>;
v00000176bbd6e590_0 .net "EX1_memread", 0 0, v00000176bbd65310_0;  alias, 1 drivers
v00000176bbd6c1f0_0 .net "EX1_rd_ind", 4 0, v00000176bbd62d90_0;  alias, 1 drivers
v00000176bbd6e630_0 .net "EX1_rd_indzero", 0 0, v00000176bbd63bf0_0;  alias, 1 drivers
v00000176bbd6e770_0 .net "EX2_memread", 0 0, v00000176bbd66710_0;  alias, 1 drivers
v00000176bbd6c0b0_0 .net "EX2_rd_ind", 4 0, v00000176bbd65bd0_0;  alias, 1 drivers
v00000176bbd6c8d0_0 .net "EX2_rd_indzero", 0 0, v00000176bbd668f0_0;  alias, 1 drivers
v00000176bbd6ca10_0 .var "ID_EX1_flush", 0 0;
v00000176bbd6cbf0_0 .var "ID_EX2_flush", 0 0;
v00000176bbd6cc90_0 .net "ID_opcode", 11 0, v00000176bbd7e250_0;  alias, 1 drivers
v00000176bbd6cd30_0 .net "ID_rs1_ind", 4 0, v00000176bbd7dad0_0;  alias, 1 drivers
v00000176bbd6cdd0_0 .net "ID_rs2_ind", 4 0, v00000176bbd7cef0_0;  alias, 1 drivers
v00000176bbd6f350_0 .var "IF_ID_Write", 0 0;
v00000176bbd6f990_0 .var "IF_ID_flush", 0 0;
v00000176bbd6eb30_0 .var "PC_Write", 0 0;
v00000176bbd701b0_0 .net "Wrong_prediction", 0 0, L_00000176bbdae660;  alias, 1 drivers
E_00000176bbcdab30/0 .event anyedge, v00000176bbd5b320_0, v00000176bbd65310_0, v00000176bbd63bf0_0, v00000176bbd63a10_0;
E_00000176bbcdab30/1 .event anyedge, v00000176bbd62d90_0, v00000176bbd64ff0_0, v00000176bbc78380_0, v00000176bbd668f0_0;
E_00000176bbcdab30/2 .event anyedge, v00000176bbd53fd0_0, v00000176bbd631f0_0;
E_00000176bbcdab30 .event/or E_00000176bbcdab30/0, E_00000176bbcdab30/1, E_00000176bbcdab30/2;
S_00000176bbd61540 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000176bbd62800;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000176bbd7ae70 .param/l "add" 0 9 6, C4<000000100000>;
P_00000176bbd7aea8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000176bbd7aee0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000176bbd7af18 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000176bbd7af50 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000176bbd7af88 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000176bbd7afc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000176bbd7aff8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000176bbd7b030 .param/l "j" 0 9 19, C4<000010000000>;
P_00000176bbd7b068 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000176bbd7b0a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000176bbd7b0d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000176bbd7b110 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000176bbd7b148 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000176bbd7b180 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000176bbd7b1b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000176bbd7b1f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000176bbd7b228 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000176bbd7b260 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000176bbd7b298 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000176bbd7b2d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000176bbd7b308 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000176bbd7b340 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000176bbd7b378 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000176bbd7b3b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000176bbd97df0 .functor OR 1, L_00000176bbd92240, L_00000176bbd924c0, C4<0>, C4<0>;
L_00000176bbd97e60 .functor OR 1, L_00000176bbd97df0, L_00000176bbd92c40, C4<0>, C4<0>;
L_00000176bbd97ed0 .functor OR 1, L_00000176bbd97e60, L_00000176bbd90ee0, C4<0>, C4<0>;
L_00000176bbd96570 .functor OR 1, L_00000176bbd97ed0, L_00000176bbd913e0, C4<0>, C4<0>;
L_00000176bbd97610 .functor OR 1, L_00000176bbd96570, L_00000176bbd922e0, C4<0>, C4<0>;
L_00000176bbd96960 .functor OR 1, L_00000176bbd97610, L_00000176bbd92ce0, C4<0>, C4<0>;
L_00000176bbd97fb0 .functor OR 1, L_00000176bbd96960, L_00000176bbd91980, C4<0>, C4<0>;
L_00000176bbd96ff0 .functor OR 1, L_00000176bbd97fb0, L_00000176bbd91a20, C4<0>, C4<0>;
L_00000176bbd96a40 .functor OR 1, L_00000176bbd94f40, L_00000176bbd93a00, C4<0>, C4<0>;
L_00000176bbd97680 .functor OR 1, L_00000176bbd96a40, L_00000176bbd95b20, C4<0>, C4<0>;
L_00000176bbd97760 .functor OR 1, L_00000176bbd97680, L_00000176bbd95120, C4<0>, C4<0>;
L_00000176bbd967a0 .functor OR 1, L_00000176bbd97760, L_00000176bbd94a40, C4<0>, C4<0>;
v00000176bbd6fcb0_0 .net "ID_opcode", 11 0, v00000176bbd7e250_0;  alias, 1 drivers
L_00000176bbdb0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd70070_0 .net/2u *"_ivl_0", 11 0, L_00000176bbdb0670;  1 drivers
L_00000176bbdb0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6fdf0_0 .net/2u *"_ivl_10", 11 0, L_00000176bbdb0700;  1 drivers
L_00000176bbdb0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6f710_0 .net/2u *"_ivl_102", 11 0, L_00000176bbdb0bc8;  1 drivers
L_00000176bbdb0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6f7b0_0 .net/2u *"_ivl_106", 11 0, L_00000176bbdb0c10;  1 drivers
v00000176bbd6f850_0 .net *"_ivl_12", 0 0, L_00000176bbd92c40;  1 drivers
v00000176bbd6edb0_0 .net *"_ivl_15", 0 0, L_00000176bbd97e60;  1 drivers
L_00000176bbdb0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd70250_0 .net/2u *"_ivl_16", 11 0, L_00000176bbdb0748;  1 drivers
v00000176bbd6fe90_0 .net *"_ivl_18", 0 0, L_00000176bbd90ee0;  1 drivers
v00000176bbd6f670_0 .net *"_ivl_2", 0 0, L_00000176bbd92240;  1 drivers
v00000176bbd6f3f0_0 .net *"_ivl_21", 0 0, L_00000176bbd97ed0;  1 drivers
L_00000176bbdb0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6fa30_0 .net/2u *"_ivl_22", 11 0, L_00000176bbdb0790;  1 drivers
v00000176bbd70430_0 .net *"_ivl_24", 0 0, L_00000176bbd913e0;  1 drivers
v00000176bbd70ed0_0 .net *"_ivl_27", 0 0, L_00000176bbd96570;  1 drivers
L_00000176bbdb07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6ee50_0 .net/2u *"_ivl_28", 11 0, L_00000176bbdb07d8;  1 drivers
v00000176bbd70f70_0 .net *"_ivl_30", 0 0, L_00000176bbd922e0;  1 drivers
v00000176bbd6ec70_0 .net *"_ivl_33", 0 0, L_00000176bbd97610;  1 drivers
L_00000176bbdb0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6f210_0 .net/2u *"_ivl_34", 11 0, L_00000176bbdb0820;  1 drivers
v00000176bbd70890_0 .net *"_ivl_36", 0 0, L_00000176bbd92ce0;  1 drivers
v00000176bbd6e950_0 .net *"_ivl_39", 0 0, L_00000176bbd96960;  1 drivers
L_00000176bbdb06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6ebd0_0 .net/2u *"_ivl_4", 11 0, L_00000176bbdb06b8;  1 drivers
L_00000176bbdb0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000176bbd6fb70_0 .net/2u *"_ivl_40", 11 0, L_00000176bbdb0868;  1 drivers
v00000176bbd6fad0_0 .net *"_ivl_42", 0 0, L_00000176bbd91980;  1 drivers
v00000176bbd70bb0_0 .net *"_ivl_45", 0 0, L_00000176bbd97fb0;  1 drivers
L_00000176bbdb08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6f490_0 .net/2u *"_ivl_46", 11 0, L_00000176bbdb08b0;  1 drivers
v00000176bbd6f170_0 .net *"_ivl_48", 0 0, L_00000176bbd91a20;  1 drivers
L_00000176bbdb08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6f530_0 .net/2u *"_ivl_52", 11 0, L_00000176bbdb08f8;  1 drivers
L_00000176bbdb0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6f8f0_0 .net/2u *"_ivl_56", 11 0, L_00000176bbdb0940;  1 drivers
v00000176bbd6fc10_0 .net *"_ivl_6", 0 0, L_00000176bbd924c0;  1 drivers
L_00000176bbdb0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000176bbd70a70_0 .net/2u *"_ivl_60", 11 0, L_00000176bbdb0988;  1 drivers
L_00000176bbdb09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6eef0_0 .net/2u *"_ivl_64", 11 0, L_00000176bbdb09d0;  1 drivers
L_00000176bbdb0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6fd50_0 .net/2u *"_ivl_68", 11 0, L_00000176bbdb0a18;  1 drivers
L_00000176bbdb0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6f2b0_0 .net/2u *"_ivl_72", 11 0, L_00000176bbdb0a60;  1 drivers
v00000176bbd6f5d0_0 .net *"_ivl_74", 0 0, L_00000176bbd94f40;  1 drivers
L_00000176bbdb0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd6ff30_0 .net/2u *"_ivl_76", 11 0, L_00000176bbdb0aa8;  1 drivers
v00000176bbd6f0d0_0 .net *"_ivl_78", 0 0, L_00000176bbd93a00;  1 drivers
v00000176bbd6ffd0_0 .net *"_ivl_81", 0 0, L_00000176bbd96a40;  1 drivers
L_00000176bbdb0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd70110_0 .net/2u *"_ivl_82", 11 0, L_00000176bbdb0af0;  1 drivers
v00000176bbd702f0_0 .net *"_ivl_84", 0 0, L_00000176bbd95b20;  1 drivers
v00000176bbd70390_0 .net *"_ivl_87", 0 0, L_00000176bbd97680;  1 drivers
L_00000176bbdb0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd704d0_0 .net/2u *"_ivl_88", 11 0, L_00000176bbdb0b38;  1 drivers
v00000176bbd70930_0 .net *"_ivl_9", 0 0, L_00000176bbd97df0;  1 drivers
v00000176bbd6ed10_0 .net *"_ivl_90", 0 0, L_00000176bbd95120;  1 drivers
v00000176bbd709d0_0 .net *"_ivl_93", 0 0, L_00000176bbd97760;  1 drivers
L_00000176bbdb0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd70b10_0 .net/2u *"_ivl_94", 11 0, L_00000176bbdb0b80;  1 drivers
v00000176bbd70c50_0 .net *"_ivl_96", 0 0, L_00000176bbd94a40;  1 drivers
v00000176bbd6ef90_0 .net *"_ivl_99", 0 0, L_00000176bbd967a0;  1 drivers
v00000176bbd70cf0_0 .net "is_beq", 0 0, L_00000176bbd92380;  alias, 1 drivers
v00000176bbd6f030_0 .net "is_bne", 0 0, L_00000176bbd93140;  alias, 1 drivers
v00000176bbd706b0_0 .net "is_j", 0 0, L_00000176bbd94540;  alias, 1 drivers
v00000176bbd70570_0 .net "is_jal", 0 0, L_00000176bbd93dc0;  alias, 1 drivers
v00000176bbd70610_0 .net "is_jr", 0 0, L_00000176bbd931e0;  alias, 1 drivers
v00000176bbd70d90_0 .net "is_oper2_immed", 0 0, L_00000176bbd96ff0;  alias, 1 drivers
v00000176bbd70750_0 .net "memread", 0 0, L_00000176bbd94720;  alias, 1 drivers
v00000176bbd707f0_0 .net "memwrite", 0 0, L_00000176bbd95260;  alias, 1 drivers
v00000176bbd70e30_0 .net "regwrite", 0 0, L_00000176bbd94ea0;  alias, 1 drivers
L_00000176bbd92240 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb0670;
L_00000176bbd924c0 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb06b8;
L_00000176bbd92c40 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb0700;
L_00000176bbd90ee0 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb0748;
L_00000176bbd913e0 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb0790;
L_00000176bbd922e0 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb07d8;
L_00000176bbd92ce0 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb0820;
L_00000176bbd91980 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb0868;
L_00000176bbd91a20 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb08b0;
L_00000176bbd92380 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb08f8;
L_00000176bbd93140 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb0940;
L_00000176bbd931e0 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb0988;
L_00000176bbd93dc0 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb09d0;
L_00000176bbd94540 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb0a18;
L_00000176bbd94f40 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb0a60;
L_00000176bbd93a00 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb0aa8;
L_00000176bbd95b20 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb0af0;
L_00000176bbd95120 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb0b38;
L_00000176bbd94a40 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb0b80;
L_00000176bbd94ea0 .reduce/nor L_00000176bbd967a0;
L_00000176bbd94720 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb0bc8;
L_00000176bbd95260 .cmp/eq 12, v00000176bbd7e250_0, L_00000176bbdb0c10;
S_00000176bbd61090 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000176bbd62800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000176bbd7b3f0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000176bbd7b428 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000176bbd7b460 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000176bbd7b498 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000176bbd7b4d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000176bbd7b508 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000176bbd7b540 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000176bbd7b578 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000176bbd7b5b0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000176bbd7b5e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000176bbd7b620 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000176bbd7b658 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000176bbd7b690 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000176bbd7b6c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000176bbd7b700 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000176bbd7b738 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000176bbd7b770 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000176bbd7b7a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000176bbd7b7e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000176bbd7b818 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000176bbd7b850 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000176bbd7b888 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000176bbd7b8c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000176bbd7b8f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000176bbd7b930 .param/l "xori" 0 9 12, C4<001110000000>;
v00000176bbd71010_0 .var "Immed", 31 0;
v00000176bbd6e8b0_0 .net "Inst", 31 0, v00000176bbd6bb10_0;  alias, 1 drivers
v00000176bbd6e9f0_0 .net "opcode", 11 0, v00000176bbd7e250_0;  alias, 1 drivers
E_00000176bbcdad30 .event anyedge, v00000176bbd631f0_0, v00000176bbd6e8b0_0;
S_00000176bbd616d0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000176bbd62800;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000176bbd71150_0 .var "Read_data1", 31 0;
v00000176bbd715b0_0 .var "Read_data2", 31 0;
v00000176bbd71650_0 .net "Read_reg1", 4 0, v00000176bbd7dad0_0;  alias, 1 drivers
v00000176bbd71470_0 .net "Read_reg2", 4 0, v00000176bbd7cef0_0;  alias, 1 drivers
v00000176bbd71510_0 .net "Write_data", 31 0, L_00000176bbe19ec0;  alias, 1 drivers
v00000176bbd713d0_0 .net "Write_en", 0 0, v00000176bbd802d0_0;  alias, 1 drivers
v00000176bbd716f0_0 .net "Write_reg", 4 0, v00000176bbd800f0_0;  alias, 1 drivers
v00000176bbd71790_0 .net "clk", 0 0, L_00000176bbcd1980;  alias, 1 drivers
v00000176bbd710b0_0 .var/i "i", 31 0;
v00000176bbd711f0 .array "reg_file", 0 31, 31 0;
v00000176bbd71290_0 .net "rst", 0 0, v00000176bbd8fae0_0;  alias, 1 drivers
E_00000176bbcdab70 .event posedge, v00000176bbd6d5f0_0;
S_00000176bbd624e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000176bbd616d0;
 .timescale 0 0;
v00000176bbd71330_0 .var/i "i", 31 0;
S_00000176bbd61d10 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000176bbb2a010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000176bbd7b970 .param/l "add" 0 9 6, C4<000000100000>;
P_00000176bbd7b9a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000176bbd7b9e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000176bbd7ba18 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000176bbd7ba50 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000176bbd7ba88 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000176bbd7bac0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000176bbd7baf8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000176bbd7bb30 .param/l "j" 0 9 19, C4<000010000000>;
P_00000176bbd7bb68 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000176bbd7bba0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000176bbd7bbd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000176bbd7bc10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000176bbd7bc48 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000176bbd7bc80 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000176bbd7bcb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000176bbd7bcf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000176bbd7bd28 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000176bbd7bd60 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000176bbd7bd98 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000176bbd7bdd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000176bbd7be08 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000176bbd7be40 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000176bbd7be78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000176bbd7beb0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000176bbd6bb10_0 .var "ID_INST", 31 0;
v00000176bbd6bc50_0 .var "ID_PC", 31 0;
v00000176bbd7e250_0 .var "ID_opcode", 11 0;
v00000176bbd7dfd0_0 .var "ID_rd_ind", 4 0;
v00000176bbd7dad0_0 .var "ID_rs1_ind", 4 0;
v00000176bbd7cef0_0 .var "ID_rs2_ind", 4 0;
v00000176bbd7d0d0_0 .net "IF_FLUSH", 0 0, v00000176bbd6f990_0;  alias, 1 drivers
v00000176bbd7c1d0_0 .net "IF_INST", 31 0, L_00000176bbd97990;  alias, 1 drivers
v00000176bbd7dcb0_0 .net "IF_PC", 31 0, v00000176bbd7d530_0;  alias, 1 drivers
v00000176bbd7d030_0 .net "clk", 0 0, L_00000176bbd97ae0;  1 drivers
v00000176bbd7c4f0_0 .net "if_id_Write", 0 0, v00000176bbd6f350_0;  alias, 1 drivers
v00000176bbd7ddf0_0 .net "rst", 0 0, v00000176bbd8fae0_0;  alias, 1 drivers
E_00000176bbcdabb0 .event posedge, v00000176bbd55470_0, v00000176bbd7d030_0;
S_00000176bbd60d70 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000176bbb2a010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000176bbd7f650_0 .net "EX1_PFC", 31 0, L_00000176bbd95760;  alias, 1 drivers
v00000176bbd7fbf0_0 .net "EX2_PFC", 31 0, v00000176bbd65950_0;  alias, 1 drivers
v00000176bbd7ff10_0 .net "ID_PFC", 31 0, L_00000176bbd91660;  alias, 1 drivers
v00000176bbd7fd30_0 .net "PC_src", 2 0, L_00000176bbd918e0;  alias, 1 drivers
v00000176bbd7f290_0 .net "PC_write", 0 0, v00000176bbd6eb30_0;  alias, 1 drivers
L_00000176bbdb0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000176bbd7f010_0 .net/2u *"_ivl_0", 31 0, L_00000176bbdb0088;  1 drivers
v00000176bbd7f970_0 .net "clk", 0 0, L_00000176bbcd1980;  alias, 1 drivers
v00000176bbd7ee30_0 .net "inst", 31 0, L_00000176bbd97990;  alias, 1 drivers
v00000176bbd80050_0 .net "inst_mem_in", 31 0, v00000176bbd7d530_0;  alias, 1 drivers
v00000176bbd7f3d0_0 .net "pc_reg_in", 31 0, L_00000176bbd974c0;  1 drivers
v00000176bbd7f470_0 .net "rst", 0 0, v00000176bbd8fae0_0;  alias, 1 drivers
L_00000176bbd92ec0 .arith/sum 32, v00000176bbd7d530_0, L_00000176bbdb0088;
S_00000176bbd613b0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000176bbd60d70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000176bbd97990 .functor BUFZ 32, L_00000176bbd91e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000176bbd7d490_0 .net "Data_Out", 31 0, L_00000176bbd97990;  alias, 1 drivers
v00000176bbd7d210 .array "InstMem", 2047 0, 31 0;
v00000176bbd7d670_0 .net *"_ivl_0", 31 0, L_00000176bbd91e80;  1 drivers
v00000176bbd7e070_0 .net *"_ivl_3", 10 0, L_00000176bbd915c0;  1 drivers
v00000176bbd7d5d0_0 .net *"_ivl_4", 12 0, L_00000176bbd91f20;  1 drivers
L_00000176bbdb01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000176bbd7d710_0 .net *"_ivl_7", 1 0, L_00000176bbdb01a8;  1 drivers
v00000176bbd7bff0_0 .net "addr", 31 0, v00000176bbd7d530_0;  alias, 1 drivers
v00000176bbd7c450_0 .net "clk", 0 0, L_00000176bbcd1980;  alias, 1 drivers
v00000176bbd7d2b0_0 .var/i "i", 31 0;
L_00000176bbd91e80 .array/port v00000176bbd7d210, L_00000176bbd91f20;
L_00000176bbd915c0 .part v00000176bbd7d530_0, 0, 11;
L_00000176bbd91f20 .concat [ 11 2 0 0], L_00000176bbd915c0, L_00000176bbdb01a8;
S_00000176bbd62990 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000176bbd60d70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000176bbcdac30 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000176bbd7d7b0_0 .net "DataIn", 31 0, L_00000176bbd974c0;  alias, 1 drivers
v00000176bbd7d530_0 .var "DataOut", 31 0;
v00000176bbd7cdb0_0 .net "PC_Write", 0 0, v00000176bbd6eb30_0;  alias, 1 drivers
v00000176bbd7ce50_0 .net "clk", 0 0, L_00000176bbcd1980;  alias, 1 drivers
v00000176bbd7d850_0 .net "rst", 0 0, v00000176bbd8fae0_0;  alias, 1 drivers
S_00000176bbd621c0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000176bbd60d70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000176bbcdacf0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000176bbcd35f0 .functor NOT 1, L_00000176bbd921a0, C4<0>, C4<0>, C4<0>;
L_00000176bbcd3660 .functor NOT 1, L_00000176bbd91b60, C4<0>, C4<0>, C4<0>;
L_00000176bbcd36d0 .functor AND 1, L_00000176bbcd35f0, L_00000176bbcd3660, C4<1>, C4<1>;
L_00000176bbc6e0c0 .functor NOT 1, L_00000176bbd90f80, C4<0>, C4<0>, C4<0>;
L_00000176bbc6d640 .functor AND 1, L_00000176bbcd36d0, L_00000176bbc6e0c0, C4<1>, C4<1>;
L_00000176bbc6da30 .functor AND 32, L_00000176bbd92a60, L_00000176bbd92ec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000176bbc6d4f0 .functor NOT 1, L_00000176bbd92560, C4<0>, C4<0>, C4<0>;
L_00000176bbd97bc0 .functor NOT 1, L_00000176bbd91de0, C4<0>, C4<0>, C4<0>;
L_00000176bbd96f10 .functor AND 1, L_00000176bbc6d4f0, L_00000176bbd97bc0, C4<1>, C4<1>;
L_00000176bbd97c30 .functor AND 1, L_00000176bbd96f10, L_00000176bbd92e20, C4<1>, C4<1>;
L_00000176bbd96880 .functor AND 32, L_00000176bbd91020, L_00000176bbd91660, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000176bbd97300 .functor OR 32, L_00000176bbc6da30, L_00000176bbd96880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000176bbd973e0 .functor NOT 1, L_00000176bbd92600, C4<0>, C4<0>, C4<0>;
L_00000176bbd969d0 .functor AND 1, L_00000176bbd973e0, L_00000176bbd917a0, C4<1>, C4<1>;
L_00000176bbd98020 .functor NOT 1, L_00000176bbd91200, C4<0>, C4<0>, C4<0>;
L_00000176bbd96b90 .functor AND 1, L_00000176bbd969d0, L_00000176bbd98020, C4<1>, C4<1>;
L_00000176bbd97140 .functor AND 32, L_00000176bbd91700, v00000176bbd7d530_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000176bbd96650 .functor OR 32, L_00000176bbd97300, L_00000176bbd97140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000176bbd97060 .functor NOT 1, L_00000176bbd93000, C4<0>, C4<0>, C4<0>;
L_00000176bbd97d80 .functor AND 1, L_00000176bbd97060, L_00000176bbd93280, C4<1>, C4<1>;
L_00000176bbd96730 .functor AND 1, L_00000176bbd97d80, L_00000176bbd93460, C4<1>, C4<1>;
L_00000176bbd97290 .functor AND 32, L_00000176bbd91c00, L_00000176bbd95760, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000176bbd97370 .functor OR 32, L_00000176bbd96650, L_00000176bbd97290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000176bbd97920 .functor NOT 1, L_00000176bbd930a0, C4<0>, C4<0>, C4<0>;
L_00000176bbd96c00 .functor AND 1, L_00000176bbd92f60, L_00000176bbd97920, C4<1>, C4<1>;
L_00000176bbd97a00 .functor NOT 1, L_00000176bbd92880, C4<0>, C4<0>, C4<0>;
L_00000176bbd97a70 .functor AND 1, L_00000176bbd96c00, L_00000176bbd97a00, C4<1>, C4<1>;
L_00000176bbd97840 .functor AND 32, L_00000176bbd929c0, v00000176bbd65950_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000176bbd974c0 .functor OR 32, L_00000176bbd97370, L_00000176bbd97840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000176bbd7d170_0 .net *"_ivl_1", 0 0, L_00000176bbd921a0;  1 drivers
v00000176bbd7d8f0_0 .net *"_ivl_11", 0 0, L_00000176bbd90f80;  1 drivers
v00000176bbd7cbd0_0 .net *"_ivl_12", 0 0, L_00000176bbc6e0c0;  1 drivers
v00000176bbd7c310_0 .net *"_ivl_14", 0 0, L_00000176bbc6d640;  1 drivers
v00000176bbd7c8b0_0 .net *"_ivl_16", 31 0, L_00000176bbd92a60;  1 drivers
v00000176bbd7cd10_0 .net *"_ivl_18", 31 0, L_00000176bbc6da30;  1 drivers
v00000176bbd7d990_0 .net *"_ivl_2", 0 0, L_00000176bbcd35f0;  1 drivers
v00000176bbd7e110_0 .net *"_ivl_21", 0 0, L_00000176bbd92560;  1 drivers
v00000176bbd7cf90_0 .net *"_ivl_22", 0 0, L_00000176bbc6d4f0;  1 drivers
v00000176bbd7d350_0 .net *"_ivl_25", 0 0, L_00000176bbd91de0;  1 drivers
v00000176bbd7e1b0_0 .net *"_ivl_26", 0 0, L_00000176bbd97bc0;  1 drivers
v00000176bbd7e2f0_0 .net *"_ivl_28", 0 0, L_00000176bbd96f10;  1 drivers
v00000176bbd7dc10_0 .net *"_ivl_31", 0 0, L_00000176bbd92e20;  1 drivers
v00000176bbd7c590_0 .net *"_ivl_32", 0 0, L_00000176bbd97c30;  1 drivers
v00000176bbd7e610_0 .net *"_ivl_34", 31 0, L_00000176bbd91020;  1 drivers
v00000176bbd7db70_0 .net *"_ivl_36", 31 0, L_00000176bbd96880;  1 drivers
v00000176bbd7dd50_0 .net *"_ivl_38", 31 0, L_00000176bbd97300;  1 drivers
v00000176bbd7c3b0_0 .net *"_ivl_41", 0 0, L_00000176bbd92600;  1 drivers
v00000176bbd7da30_0 .net *"_ivl_42", 0 0, L_00000176bbd973e0;  1 drivers
v00000176bbd7de90_0 .net *"_ivl_45", 0 0, L_00000176bbd917a0;  1 drivers
v00000176bbd7c270_0 .net *"_ivl_46", 0 0, L_00000176bbd969d0;  1 drivers
v00000176bbd7df30_0 .net *"_ivl_49", 0 0, L_00000176bbd91200;  1 drivers
v00000176bbd7e390_0 .net *"_ivl_5", 0 0, L_00000176bbd91b60;  1 drivers
v00000176bbd7e430_0 .net *"_ivl_50", 0 0, L_00000176bbd98020;  1 drivers
v00000176bbd7e4d0_0 .net *"_ivl_52", 0 0, L_00000176bbd96b90;  1 drivers
v00000176bbd7e570_0 .net *"_ivl_54", 31 0, L_00000176bbd91700;  1 drivers
v00000176bbd7e6b0_0 .net *"_ivl_56", 31 0, L_00000176bbd97140;  1 drivers
v00000176bbd7bf50_0 .net *"_ivl_58", 31 0, L_00000176bbd96650;  1 drivers
v00000176bbd7c630_0 .net *"_ivl_6", 0 0, L_00000176bbcd3660;  1 drivers
v00000176bbd7c950_0 .net *"_ivl_61", 0 0, L_00000176bbd93000;  1 drivers
v00000176bbd7c090_0 .net *"_ivl_62", 0 0, L_00000176bbd97060;  1 drivers
v00000176bbd7c130_0 .net *"_ivl_65", 0 0, L_00000176bbd93280;  1 drivers
v00000176bbd7c6d0_0 .net *"_ivl_66", 0 0, L_00000176bbd97d80;  1 drivers
v00000176bbd7c810_0 .net *"_ivl_69", 0 0, L_00000176bbd93460;  1 drivers
v00000176bbd7c770_0 .net *"_ivl_70", 0 0, L_00000176bbd96730;  1 drivers
v00000176bbd7c9f0_0 .net *"_ivl_72", 31 0, L_00000176bbd91c00;  1 drivers
v00000176bbd7ca90_0 .net *"_ivl_74", 31 0, L_00000176bbd97290;  1 drivers
v00000176bbd7cb30_0 .net *"_ivl_76", 31 0, L_00000176bbd97370;  1 drivers
v00000176bbd7cc70_0 .net *"_ivl_79", 0 0, L_00000176bbd92f60;  1 drivers
v00000176bbd804b0_0 .net *"_ivl_8", 0 0, L_00000176bbcd36d0;  1 drivers
v00000176bbd7e750_0 .net *"_ivl_81", 0 0, L_00000176bbd930a0;  1 drivers
v00000176bbd7f830_0 .net *"_ivl_82", 0 0, L_00000176bbd97920;  1 drivers
v00000176bbd7f330_0 .net *"_ivl_84", 0 0, L_00000176bbd96c00;  1 drivers
v00000176bbd80d70_0 .net *"_ivl_87", 0 0, L_00000176bbd92880;  1 drivers
v00000176bbd7f5b0_0 .net *"_ivl_88", 0 0, L_00000176bbd97a00;  1 drivers
v00000176bbd80b90_0 .net *"_ivl_90", 0 0, L_00000176bbd97a70;  1 drivers
v00000176bbd80870_0 .net *"_ivl_92", 31 0, L_00000176bbd929c0;  1 drivers
v00000176bbd807d0_0 .net *"_ivl_94", 31 0, L_00000176bbd97840;  1 drivers
v00000176bbd7fdd0_0 .net "ina", 31 0, L_00000176bbd92ec0;  1 drivers
v00000176bbd7e9d0_0 .net "inb", 31 0, L_00000176bbd91660;  alias, 1 drivers
v00000176bbd7eed0_0 .net "inc", 31 0, v00000176bbd7d530_0;  alias, 1 drivers
v00000176bbd80730_0 .net "ind", 31 0, L_00000176bbd95760;  alias, 1 drivers
v00000176bbd7f8d0_0 .net "ine", 31 0, v00000176bbd65950_0;  alias, 1 drivers
L_00000176bbdb00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd7ea70_0 .net "inf", 31 0, L_00000176bbdb00d0;  1 drivers
L_00000176bbdb0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd80910_0 .net "ing", 31 0, L_00000176bbdb0118;  1 drivers
L_00000176bbdb0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000176bbd7fe70_0 .net "inh", 31 0, L_00000176bbdb0160;  1 drivers
v00000176bbd7fc90_0 .net "out", 31 0, L_00000176bbd974c0;  alias, 1 drivers
v00000176bbd7eb10_0 .net "sel", 2 0, L_00000176bbd918e0;  alias, 1 drivers
L_00000176bbd921a0 .part L_00000176bbd918e0, 2, 1;
L_00000176bbd91b60 .part L_00000176bbd918e0, 1, 1;
L_00000176bbd90f80 .part L_00000176bbd918e0, 0, 1;
LS_00000176bbd92a60_0_0 .concat [ 1 1 1 1], L_00000176bbc6d640, L_00000176bbc6d640, L_00000176bbc6d640, L_00000176bbc6d640;
LS_00000176bbd92a60_0_4 .concat [ 1 1 1 1], L_00000176bbc6d640, L_00000176bbc6d640, L_00000176bbc6d640, L_00000176bbc6d640;
LS_00000176bbd92a60_0_8 .concat [ 1 1 1 1], L_00000176bbc6d640, L_00000176bbc6d640, L_00000176bbc6d640, L_00000176bbc6d640;
LS_00000176bbd92a60_0_12 .concat [ 1 1 1 1], L_00000176bbc6d640, L_00000176bbc6d640, L_00000176bbc6d640, L_00000176bbc6d640;
LS_00000176bbd92a60_0_16 .concat [ 1 1 1 1], L_00000176bbc6d640, L_00000176bbc6d640, L_00000176bbc6d640, L_00000176bbc6d640;
LS_00000176bbd92a60_0_20 .concat [ 1 1 1 1], L_00000176bbc6d640, L_00000176bbc6d640, L_00000176bbc6d640, L_00000176bbc6d640;
LS_00000176bbd92a60_0_24 .concat [ 1 1 1 1], L_00000176bbc6d640, L_00000176bbc6d640, L_00000176bbc6d640, L_00000176bbc6d640;
LS_00000176bbd92a60_0_28 .concat [ 1 1 1 1], L_00000176bbc6d640, L_00000176bbc6d640, L_00000176bbc6d640, L_00000176bbc6d640;
LS_00000176bbd92a60_1_0 .concat [ 4 4 4 4], LS_00000176bbd92a60_0_0, LS_00000176bbd92a60_0_4, LS_00000176bbd92a60_0_8, LS_00000176bbd92a60_0_12;
LS_00000176bbd92a60_1_4 .concat [ 4 4 4 4], LS_00000176bbd92a60_0_16, LS_00000176bbd92a60_0_20, LS_00000176bbd92a60_0_24, LS_00000176bbd92a60_0_28;
L_00000176bbd92a60 .concat [ 16 16 0 0], LS_00000176bbd92a60_1_0, LS_00000176bbd92a60_1_4;
L_00000176bbd92560 .part L_00000176bbd918e0, 2, 1;
L_00000176bbd91de0 .part L_00000176bbd918e0, 1, 1;
L_00000176bbd92e20 .part L_00000176bbd918e0, 0, 1;
LS_00000176bbd91020_0_0 .concat [ 1 1 1 1], L_00000176bbd97c30, L_00000176bbd97c30, L_00000176bbd97c30, L_00000176bbd97c30;
LS_00000176bbd91020_0_4 .concat [ 1 1 1 1], L_00000176bbd97c30, L_00000176bbd97c30, L_00000176bbd97c30, L_00000176bbd97c30;
LS_00000176bbd91020_0_8 .concat [ 1 1 1 1], L_00000176bbd97c30, L_00000176bbd97c30, L_00000176bbd97c30, L_00000176bbd97c30;
LS_00000176bbd91020_0_12 .concat [ 1 1 1 1], L_00000176bbd97c30, L_00000176bbd97c30, L_00000176bbd97c30, L_00000176bbd97c30;
LS_00000176bbd91020_0_16 .concat [ 1 1 1 1], L_00000176bbd97c30, L_00000176bbd97c30, L_00000176bbd97c30, L_00000176bbd97c30;
LS_00000176bbd91020_0_20 .concat [ 1 1 1 1], L_00000176bbd97c30, L_00000176bbd97c30, L_00000176bbd97c30, L_00000176bbd97c30;
LS_00000176bbd91020_0_24 .concat [ 1 1 1 1], L_00000176bbd97c30, L_00000176bbd97c30, L_00000176bbd97c30, L_00000176bbd97c30;
LS_00000176bbd91020_0_28 .concat [ 1 1 1 1], L_00000176bbd97c30, L_00000176bbd97c30, L_00000176bbd97c30, L_00000176bbd97c30;
LS_00000176bbd91020_1_0 .concat [ 4 4 4 4], LS_00000176bbd91020_0_0, LS_00000176bbd91020_0_4, LS_00000176bbd91020_0_8, LS_00000176bbd91020_0_12;
LS_00000176bbd91020_1_4 .concat [ 4 4 4 4], LS_00000176bbd91020_0_16, LS_00000176bbd91020_0_20, LS_00000176bbd91020_0_24, LS_00000176bbd91020_0_28;
L_00000176bbd91020 .concat [ 16 16 0 0], LS_00000176bbd91020_1_0, LS_00000176bbd91020_1_4;
L_00000176bbd92600 .part L_00000176bbd918e0, 2, 1;
L_00000176bbd917a0 .part L_00000176bbd918e0, 1, 1;
L_00000176bbd91200 .part L_00000176bbd918e0, 0, 1;
LS_00000176bbd91700_0_0 .concat [ 1 1 1 1], L_00000176bbd96b90, L_00000176bbd96b90, L_00000176bbd96b90, L_00000176bbd96b90;
LS_00000176bbd91700_0_4 .concat [ 1 1 1 1], L_00000176bbd96b90, L_00000176bbd96b90, L_00000176bbd96b90, L_00000176bbd96b90;
LS_00000176bbd91700_0_8 .concat [ 1 1 1 1], L_00000176bbd96b90, L_00000176bbd96b90, L_00000176bbd96b90, L_00000176bbd96b90;
LS_00000176bbd91700_0_12 .concat [ 1 1 1 1], L_00000176bbd96b90, L_00000176bbd96b90, L_00000176bbd96b90, L_00000176bbd96b90;
LS_00000176bbd91700_0_16 .concat [ 1 1 1 1], L_00000176bbd96b90, L_00000176bbd96b90, L_00000176bbd96b90, L_00000176bbd96b90;
LS_00000176bbd91700_0_20 .concat [ 1 1 1 1], L_00000176bbd96b90, L_00000176bbd96b90, L_00000176bbd96b90, L_00000176bbd96b90;
LS_00000176bbd91700_0_24 .concat [ 1 1 1 1], L_00000176bbd96b90, L_00000176bbd96b90, L_00000176bbd96b90, L_00000176bbd96b90;
LS_00000176bbd91700_0_28 .concat [ 1 1 1 1], L_00000176bbd96b90, L_00000176bbd96b90, L_00000176bbd96b90, L_00000176bbd96b90;
LS_00000176bbd91700_1_0 .concat [ 4 4 4 4], LS_00000176bbd91700_0_0, LS_00000176bbd91700_0_4, LS_00000176bbd91700_0_8, LS_00000176bbd91700_0_12;
LS_00000176bbd91700_1_4 .concat [ 4 4 4 4], LS_00000176bbd91700_0_16, LS_00000176bbd91700_0_20, LS_00000176bbd91700_0_24, LS_00000176bbd91700_0_28;
L_00000176bbd91700 .concat [ 16 16 0 0], LS_00000176bbd91700_1_0, LS_00000176bbd91700_1_4;
L_00000176bbd93000 .part L_00000176bbd918e0, 2, 1;
L_00000176bbd93280 .part L_00000176bbd918e0, 1, 1;
L_00000176bbd93460 .part L_00000176bbd918e0, 0, 1;
LS_00000176bbd91c00_0_0 .concat [ 1 1 1 1], L_00000176bbd96730, L_00000176bbd96730, L_00000176bbd96730, L_00000176bbd96730;
LS_00000176bbd91c00_0_4 .concat [ 1 1 1 1], L_00000176bbd96730, L_00000176bbd96730, L_00000176bbd96730, L_00000176bbd96730;
LS_00000176bbd91c00_0_8 .concat [ 1 1 1 1], L_00000176bbd96730, L_00000176bbd96730, L_00000176bbd96730, L_00000176bbd96730;
LS_00000176bbd91c00_0_12 .concat [ 1 1 1 1], L_00000176bbd96730, L_00000176bbd96730, L_00000176bbd96730, L_00000176bbd96730;
LS_00000176bbd91c00_0_16 .concat [ 1 1 1 1], L_00000176bbd96730, L_00000176bbd96730, L_00000176bbd96730, L_00000176bbd96730;
LS_00000176bbd91c00_0_20 .concat [ 1 1 1 1], L_00000176bbd96730, L_00000176bbd96730, L_00000176bbd96730, L_00000176bbd96730;
LS_00000176bbd91c00_0_24 .concat [ 1 1 1 1], L_00000176bbd96730, L_00000176bbd96730, L_00000176bbd96730, L_00000176bbd96730;
LS_00000176bbd91c00_0_28 .concat [ 1 1 1 1], L_00000176bbd96730, L_00000176bbd96730, L_00000176bbd96730, L_00000176bbd96730;
LS_00000176bbd91c00_1_0 .concat [ 4 4 4 4], LS_00000176bbd91c00_0_0, LS_00000176bbd91c00_0_4, LS_00000176bbd91c00_0_8, LS_00000176bbd91c00_0_12;
LS_00000176bbd91c00_1_4 .concat [ 4 4 4 4], LS_00000176bbd91c00_0_16, LS_00000176bbd91c00_0_20, LS_00000176bbd91c00_0_24, LS_00000176bbd91c00_0_28;
L_00000176bbd91c00 .concat [ 16 16 0 0], LS_00000176bbd91c00_1_0, LS_00000176bbd91c00_1_4;
L_00000176bbd92f60 .part L_00000176bbd918e0, 2, 1;
L_00000176bbd930a0 .part L_00000176bbd918e0, 1, 1;
L_00000176bbd92880 .part L_00000176bbd918e0, 0, 1;
LS_00000176bbd929c0_0_0 .concat [ 1 1 1 1], L_00000176bbd97a70, L_00000176bbd97a70, L_00000176bbd97a70, L_00000176bbd97a70;
LS_00000176bbd929c0_0_4 .concat [ 1 1 1 1], L_00000176bbd97a70, L_00000176bbd97a70, L_00000176bbd97a70, L_00000176bbd97a70;
LS_00000176bbd929c0_0_8 .concat [ 1 1 1 1], L_00000176bbd97a70, L_00000176bbd97a70, L_00000176bbd97a70, L_00000176bbd97a70;
LS_00000176bbd929c0_0_12 .concat [ 1 1 1 1], L_00000176bbd97a70, L_00000176bbd97a70, L_00000176bbd97a70, L_00000176bbd97a70;
LS_00000176bbd929c0_0_16 .concat [ 1 1 1 1], L_00000176bbd97a70, L_00000176bbd97a70, L_00000176bbd97a70, L_00000176bbd97a70;
LS_00000176bbd929c0_0_20 .concat [ 1 1 1 1], L_00000176bbd97a70, L_00000176bbd97a70, L_00000176bbd97a70, L_00000176bbd97a70;
LS_00000176bbd929c0_0_24 .concat [ 1 1 1 1], L_00000176bbd97a70, L_00000176bbd97a70, L_00000176bbd97a70, L_00000176bbd97a70;
LS_00000176bbd929c0_0_28 .concat [ 1 1 1 1], L_00000176bbd97a70, L_00000176bbd97a70, L_00000176bbd97a70, L_00000176bbd97a70;
LS_00000176bbd929c0_1_0 .concat [ 4 4 4 4], LS_00000176bbd929c0_0_0, LS_00000176bbd929c0_0_4, LS_00000176bbd929c0_0_8, LS_00000176bbd929c0_0_12;
LS_00000176bbd929c0_1_4 .concat [ 4 4 4 4], LS_00000176bbd929c0_0_16, LS_00000176bbd929c0_0_20, LS_00000176bbd929c0_0_24, LS_00000176bbd929c0_0_28;
L_00000176bbd929c0 .concat [ 16 16 0 0], LS_00000176bbd929c0_1_0, LS_00000176bbd929c0_1_4;
S_00000176bbd61ea0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_00000176bbb2a010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000176bbd7f510_0 .net "Write_Data", 31 0, v00000176bbd538f0_0;  alias, 1 drivers
v00000176bbd80690_0 .net "addr", 31 0, v00000176bbd547f0_0;  alias, 1 drivers
v00000176bbd80a50_0 .net "clk", 0 0, L_00000176bbcd1980;  alias, 1 drivers
v00000176bbd7f6f0_0 .net "mem_out", 31 0, v00000176bbd805f0_0;  alias, 1 drivers
v00000176bbd809b0_0 .net "mem_read", 0 0, v00000176bbd544d0_0;  alias, 1 drivers
v00000176bbd7f0b0_0 .net "mem_write", 0 0, v00000176bbd54610_0;  alias, 1 drivers
S_00000176bbd61860 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000176bbd61ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000176bbd80410 .array "DataMem", 2047 0, 31 0;
v00000176bbd80550_0 .net "Data_In", 31 0, v00000176bbd538f0_0;  alias, 1 drivers
v00000176bbd805f0_0 .var "Data_Out", 31 0;
v00000176bbd7f790_0 .net "Write_en", 0 0, v00000176bbd54610_0;  alias, 1 drivers
v00000176bbd80190_0 .net "addr", 31 0, v00000176bbd547f0_0;  alias, 1 drivers
v00000176bbd80c30_0 .net "clk", 0 0, L_00000176bbcd1980;  alias, 1 drivers
v00000176bbd7ec50_0 .var/i "i", 31 0;
S_00000176bbd62030 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_00000176bbb2a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000176bbd8df20 .param/l "add" 0 9 6, C4<000000100000>;
P_00000176bbd8df58 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000176bbd8df90 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000176bbd8dfc8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000176bbd8e000 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000176bbd8e038 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000176bbd8e070 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000176bbd8e0a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000176bbd8e0e0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000176bbd8e118 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000176bbd8e150 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000176bbd8e188 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000176bbd8e1c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000176bbd8e1f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000176bbd8e230 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000176bbd8e268 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000176bbd8e2a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000176bbd8e2d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000176bbd8e310 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000176bbd8e348 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000176bbd8e380 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000176bbd8e3b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000176bbd8e3f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000176bbd8e428 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000176bbd8e460 .param/l "xori" 0 9 12, C4<001110000000>;
v00000176bbd7fa10_0 .net "MEM_ALU_OUT", 31 0, v00000176bbd547f0_0;  alias, 1 drivers
v00000176bbd80af0_0 .net "MEM_Data_mem_out", 31 0, v00000176bbd805f0_0;  alias, 1 drivers
v00000176bbd7ffb0_0 .net "MEM_memread", 0 0, v00000176bbd544d0_0;  alias, 1 drivers
v00000176bbd7ecf0_0 .net "MEM_opcode", 11 0, v00000176bbd54930_0;  alias, 1 drivers
v00000176bbd7fab0_0 .net "MEM_rd_ind", 4 0, v00000176bbd55650_0;  alias, 1 drivers
v00000176bbd7fb50_0 .net "MEM_rd_indzero", 0 0, v00000176bbd54890_0;  alias, 1 drivers
v00000176bbd7f150_0 .net "MEM_regwrite", 0 0, v00000176bbd53df0_0;  alias, 1 drivers
v00000176bbd80cd0_0 .var "WB_ALU_OUT", 31 0;
v00000176bbd7ebb0_0 .var "WB_Data_mem_out", 31 0;
v00000176bbd7f1f0_0 .var "WB_memread", 0 0;
v00000176bbd800f0_0 .var "WB_rd_ind", 4 0;
v00000176bbd80230_0 .var "WB_rd_indzero", 0 0;
v00000176bbd802d0_0 .var "WB_regwrite", 0 0;
v00000176bbd80370_0 .net "clk", 0 0, L_00000176bbdae430;  1 drivers
v00000176bbd80e10_0 .var "hlt", 0 0;
v00000176bbd7e930_0 .net "rst", 0 0, v00000176bbd8fae0_0;  alias, 1 drivers
E_00000176bbcdadf0 .event posedge, v00000176bbd55470_0, v00000176bbd80370_0;
S_00000176bbd62670 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_00000176bbb2a010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000176bbdae580 .functor AND 32, v00000176bbd7ebb0_0, L_00000176bbe016b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000176bbdae4a0 .functor NOT 1, v00000176bbd7f1f0_0, C4<0>, C4<0>, C4<0>;
L_00000176bbdae510 .functor AND 32, v00000176bbd80cd0_0, L_00000176bbe00ad0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000176bbe19ec0 .functor OR 32, L_00000176bbdae580, L_00000176bbdae510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000176bbd80eb0_0 .net "Write_Data_RegFile", 31 0, L_00000176bbe19ec0;  alias, 1 drivers
v00000176bbd7e7f0_0 .net *"_ivl_0", 31 0, L_00000176bbe016b0;  1 drivers
v00000176bbd7ed90_0 .net *"_ivl_2", 31 0, L_00000176bbdae580;  1 drivers
v00000176bbd7e890_0 .net *"_ivl_4", 0 0, L_00000176bbdae4a0;  1 drivers
v00000176bbd7ef70_0 .net *"_ivl_6", 31 0, L_00000176bbe00ad0;  1 drivers
v00000176bbd82030_0 .net *"_ivl_8", 31 0, L_00000176bbdae510;  1 drivers
v00000176bbd81770_0 .net "alu_out", 31 0, v00000176bbd80cd0_0;  alias, 1 drivers
v00000176bbd82710_0 .net "mem_out", 31 0, v00000176bbd7ebb0_0;  alias, 1 drivers
v00000176bbd834d0_0 .net "mem_read", 0 0, v00000176bbd7f1f0_0;  alias, 1 drivers
LS_00000176bbe016b0_0_0 .concat [ 1 1 1 1], v00000176bbd7f1f0_0, v00000176bbd7f1f0_0, v00000176bbd7f1f0_0, v00000176bbd7f1f0_0;
LS_00000176bbe016b0_0_4 .concat [ 1 1 1 1], v00000176bbd7f1f0_0, v00000176bbd7f1f0_0, v00000176bbd7f1f0_0, v00000176bbd7f1f0_0;
LS_00000176bbe016b0_0_8 .concat [ 1 1 1 1], v00000176bbd7f1f0_0, v00000176bbd7f1f0_0, v00000176bbd7f1f0_0, v00000176bbd7f1f0_0;
LS_00000176bbe016b0_0_12 .concat [ 1 1 1 1], v00000176bbd7f1f0_0, v00000176bbd7f1f0_0, v00000176bbd7f1f0_0, v00000176bbd7f1f0_0;
LS_00000176bbe016b0_0_16 .concat [ 1 1 1 1], v00000176bbd7f1f0_0, v00000176bbd7f1f0_0, v00000176bbd7f1f0_0, v00000176bbd7f1f0_0;
LS_00000176bbe016b0_0_20 .concat [ 1 1 1 1], v00000176bbd7f1f0_0, v00000176bbd7f1f0_0, v00000176bbd7f1f0_0, v00000176bbd7f1f0_0;
LS_00000176bbe016b0_0_24 .concat [ 1 1 1 1], v00000176bbd7f1f0_0, v00000176bbd7f1f0_0, v00000176bbd7f1f0_0, v00000176bbd7f1f0_0;
LS_00000176bbe016b0_0_28 .concat [ 1 1 1 1], v00000176bbd7f1f0_0, v00000176bbd7f1f0_0, v00000176bbd7f1f0_0, v00000176bbd7f1f0_0;
LS_00000176bbe016b0_1_0 .concat [ 4 4 4 4], LS_00000176bbe016b0_0_0, LS_00000176bbe016b0_0_4, LS_00000176bbe016b0_0_8, LS_00000176bbe016b0_0_12;
LS_00000176bbe016b0_1_4 .concat [ 4 4 4 4], LS_00000176bbe016b0_0_16, LS_00000176bbe016b0_0_20, LS_00000176bbe016b0_0_24, LS_00000176bbe016b0_0_28;
L_00000176bbe016b0 .concat [ 16 16 0 0], LS_00000176bbe016b0_1_0, LS_00000176bbe016b0_1_4;
LS_00000176bbe00ad0_0_0 .concat [ 1 1 1 1], L_00000176bbdae4a0, L_00000176bbdae4a0, L_00000176bbdae4a0, L_00000176bbdae4a0;
LS_00000176bbe00ad0_0_4 .concat [ 1 1 1 1], L_00000176bbdae4a0, L_00000176bbdae4a0, L_00000176bbdae4a0, L_00000176bbdae4a0;
LS_00000176bbe00ad0_0_8 .concat [ 1 1 1 1], L_00000176bbdae4a0, L_00000176bbdae4a0, L_00000176bbdae4a0, L_00000176bbdae4a0;
LS_00000176bbe00ad0_0_12 .concat [ 1 1 1 1], L_00000176bbdae4a0, L_00000176bbdae4a0, L_00000176bbdae4a0, L_00000176bbdae4a0;
LS_00000176bbe00ad0_0_16 .concat [ 1 1 1 1], L_00000176bbdae4a0, L_00000176bbdae4a0, L_00000176bbdae4a0, L_00000176bbdae4a0;
LS_00000176bbe00ad0_0_20 .concat [ 1 1 1 1], L_00000176bbdae4a0, L_00000176bbdae4a0, L_00000176bbdae4a0, L_00000176bbdae4a0;
LS_00000176bbe00ad0_0_24 .concat [ 1 1 1 1], L_00000176bbdae4a0, L_00000176bbdae4a0, L_00000176bbdae4a0, L_00000176bbdae4a0;
LS_00000176bbe00ad0_0_28 .concat [ 1 1 1 1], L_00000176bbdae4a0, L_00000176bbdae4a0, L_00000176bbdae4a0, L_00000176bbdae4a0;
LS_00000176bbe00ad0_1_0 .concat [ 4 4 4 4], LS_00000176bbe00ad0_0_0, LS_00000176bbe00ad0_0_4, LS_00000176bbe00ad0_0_8, LS_00000176bbe00ad0_0_12;
LS_00000176bbe00ad0_1_4 .concat [ 4 4 4 4], LS_00000176bbe00ad0_0_16, LS_00000176bbe00ad0_0_20, LS_00000176bbe00ad0_0_24, LS_00000176bbe00ad0_0_28;
L_00000176bbe00ad0 .concat [ 16 16 0 0], LS_00000176bbe00ad0_1_0, LS_00000176bbe00ad0_1_4;
    .scope S_00000176bbd62990;
T_0 ;
    %wait E_00000176bbcdb1f0;
    %load/vec4 v00000176bbd7d850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000176bbd7d530_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000176bbd7cdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000176bbd7d7b0_0;
    %assign/vec4 v00000176bbd7d530_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000176bbd613b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176bbd7d2b0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000176bbd7d2b0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000176bbd7d2b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %load/vec4 v00000176bbd7d2b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176bbd7d2b0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 16779306, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 270532614, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 16779306, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 337641475, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd7d210, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000176bbd61d10;
T_2 ;
    %wait E_00000176bbcdabb0;
    %load/vec4 v00000176bbd7ddf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000176bbd6bc50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd6bb10_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000176bbd7dfd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000176bbd7cef0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000176bbd7dad0_0, 0;
    %assign/vec4 v00000176bbd7e250_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000176bbd7c4f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000176bbd7d0d0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000176bbd6bc50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd6bb10_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000176bbd7dfd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000176bbd7cef0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000176bbd7dad0_0, 0;
    %assign/vec4 v00000176bbd7e250_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000176bbd7c4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000176bbd7c1d0_0;
    %assign/vec4 v00000176bbd6bb10_0, 0;
    %load/vec4 v00000176bbd7dcb0_0;
    %assign/vec4 v00000176bbd6bc50_0, 0;
    %load/vec4 v00000176bbd7c1d0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000176bbd7cef0_0, 0;
    %load/vec4 v00000176bbd7c1d0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000176bbd7e250_0, 4, 5;
    %load/vec4 v00000176bbd7c1d0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000176bbd7c1d0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000176bbd7e250_0, 4, 5;
    %load/vec4 v00000176bbd7c1d0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000176bbd7c1d0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000176bbd7c1d0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000176bbd7c1d0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000176bbd7c1d0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000176bbd7c1d0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000176bbd7dad0_0, 0;
    %load/vec4 v00000176bbd7c1d0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000176bbd7c1d0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000176bbd7dfd0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000176bbd7c1d0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000176bbd7dfd0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000176bbd7c1d0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000176bbd7dfd0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000176bbd616d0;
T_3 ;
    %wait E_00000176bbcdb1f0;
    %load/vec4 v00000176bbd71290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176bbd710b0_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000176bbd710b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000176bbd710b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd711f0, 0, 4;
    %load/vec4 v00000176bbd710b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176bbd710b0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000176bbd716f0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000176bbd713d0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000176bbd71510_0;
    %load/vec4 v00000176bbd716f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd711f0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd711f0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000176bbd616d0;
T_4 ;
    %wait E_00000176bbcdab70;
    %load/vec4 v00000176bbd716f0_0;
    %load/vec4 v00000176bbd71650_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000176bbd716f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000176bbd713d0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000176bbd71510_0;
    %assign/vec4 v00000176bbd71150_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000176bbd71650_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000176bbd711f0, 4;
    %assign/vec4 v00000176bbd71150_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000176bbd616d0;
T_5 ;
    %wait E_00000176bbcdab70;
    %load/vec4 v00000176bbd716f0_0;
    %load/vec4 v00000176bbd71470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000176bbd716f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000176bbd713d0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000176bbd71510_0;
    %assign/vec4 v00000176bbd715b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000176bbd71470_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000176bbd711f0, 4;
    %assign/vec4 v00000176bbd715b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000176bbd616d0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000176bbd624e0;
    %jmp t_0;
    .scope S_00000176bbd624e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176bbd71330_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000176bbd71330_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000176bbd71330_0;
    %ix/getv/s 4, v00000176bbd71330_0;
    %load/vec4a v00000176bbd711f0, 4;
    %ix/getv/s 4, v00000176bbd71330_0;
    %load/vec4a v00000176bbd711f0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000176bbd71330_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176bbd71330_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000176bbd616d0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000176bbd61090;
T_7 ;
    %wait E_00000176bbcdad30;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176bbd71010_0, 0, 32;
    %load/vec4 v00000176bbd6e9f0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000176bbd6e9f0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000176bbd6e8b0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000176bbd71010_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000176bbd6e9f0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000176bbd6e9f0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000176bbd6e9f0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000176bbd6e8b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000176bbd71010_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000176bbd6e9f0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000176bbd6e9f0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000176bbd6e9f0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000176bbd6e9f0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000176bbd6e9f0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000176bbd6e9f0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v00000176bbd6e8b0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000176bbd6e8b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000176bbd71010_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000176bbd619f0;
T_8 ;
    %wait E_00000176bbcdb1f0;
    %load/vec4 v00000176bbd6d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000176bbd6e810_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000176bbd6e4f0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000176bbd6e4f0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000176bbd6e810_0;
    %load/vec4 v00000176bbd6e130_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000176bbd6e810_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000176bbd6e810_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000176bbd6e810_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000176bbd6e810_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000176bbd6e810_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000176bbd6e810_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000176bbd619f0;
T_9 ;
    %wait E_00000176bbcdb1f0;
    %load/vec4 v00000176bbd6d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176bbd6e6d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000176bbd6d2d0_0;
    %assign/vec4 v00000176bbd6e6d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000176bbd61b80;
T_10 ;
    %wait E_00000176bbcdab30;
    %load/vec4 v00000176bbd701b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176bbd6eb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176bbd6f350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176bbd6f990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176bbd6ca10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176bbd6cbf0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000176bbd6e590_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000176bbd6e630_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000176bbd6cd30_0;
    %load/vec4 v00000176bbd6c1f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000176bbd6cdd0_0;
    %load/vec4 v00000176bbd6c1f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000176bbd6e770_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000176bbd6c8d0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000176bbd6cd30_0;
    %load/vec4 v00000176bbd6c0b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000176bbd6cdd0_0;
    %load/vec4 v00000176bbd6c0b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176bbd6eb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176bbd6f350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176bbd6f990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176bbd6ca10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176bbd6cbf0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000176bbd6cc90_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176bbd6eb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176bbd6f350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176bbd6f990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176bbd6ca10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176bbd6cbf0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176bbd6eb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176bbd6f350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176bbd6f990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176bbd6ca10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176bbd6cbf0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000176bbd61220;
T_11 ;
    %wait E_00000176bbcdb0f0;
    %load/vec4 v00000176bbd63ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000176bbd63bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd63470_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd654f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd64af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd63510_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd636f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd64b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd63c90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd653b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd64a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd65310_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd64050_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd649b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd638d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd65450_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000176bbd62d90_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000176bbd630b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000176bbd644b0_0, 0;
    %assign/vec4 v00000176bbd64410_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000176bbd645f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000176bbd631f0_0;
    %assign/vec4 v00000176bbd64410_0, 0;
    %load/vec4 v00000176bbd63a10_0;
    %assign/vec4 v00000176bbd644b0_0, 0;
    %load/vec4 v00000176bbd64ff0_0;
    %assign/vec4 v00000176bbd630b0_0, 0;
    %load/vec4 v00000176bbd63dd0_0;
    %assign/vec4 v00000176bbd62d90_0, 0;
    %load/vec4 v00000176bbd62e30_0;
    %assign/vec4 v00000176bbd65450_0, 0;
    %load/vec4 v00000176bbd63970_0;
    %assign/vec4 v00000176bbd638d0_0, 0;
    %load/vec4 v00000176bbd64f50_0;
    %assign/vec4 v00000176bbd649b0_0, 0;
    %load/vec4 v00000176bbd63e70_0;
    %assign/vec4 v00000176bbd64050_0, 0;
    %load/vec4 v00000176bbd63010_0;
    %assign/vec4 v00000176bbd65310_0, 0;
    %load/vec4 v00000176bbd62f70_0;
    %assign/vec4 v00000176bbd64a50_0, 0;
    %load/vec4 v00000176bbd635b0_0;
    %assign/vec4 v00000176bbd653b0_0, 0;
    %load/vec4 v00000176bbd64e10_0;
    %assign/vec4 v00000176bbd63c90_0, 0;
    %load/vec4 v00000176bbd63650_0;
    %assign/vec4 v00000176bbd64b90_0, 0;
    %load/vec4 v00000176bbd64690_0;
    %assign/vec4 v00000176bbd636f0_0, 0;
    %load/vec4 v00000176bbd63150_0;
    %assign/vec4 v00000176bbd63510_0, 0;
    %load/vec4 v00000176bbd64d70_0;
    %assign/vec4 v00000176bbd64af0_0, 0;
    %load/vec4 v00000176bbd64c30_0;
    %assign/vec4 v00000176bbd654f0_0, 0;
    %load/vec4 v00000176bbd64cd0_0;
    %assign/vec4 v00000176bbd63470_0, 0;
    %load/vec4 v00000176bbd63790_0;
    %assign/vec4 v00000176bbd63bf0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000176bbd63bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd63470_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd654f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd64af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd63510_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd636f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd64b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd63c90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd653b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd64a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd65310_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd64050_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd649b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd638d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd65450_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000176bbd62d90_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000176bbd630b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000176bbd644b0_0, 0;
    %assign/vec4 v00000176bbd64410_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000176bbd62350;
T_12 ;
    %wait E_00000176bbcdaab0;
    %load/vec4 v00000176bbd6cb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000176bbd668f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd65950_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd65db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd65c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd66670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd665d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd659f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd65a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd66c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd65b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd66710_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd66990_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd65630_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd66a30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd66530_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000176bbd65bd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000176bbd66b70_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000176bbd66ad0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000176bbd65d10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd66490_0, 0;
    %assign/vec4 v00000176bbd65e50_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000176bbd6c290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000176bbd65090_0;
    %assign/vec4 v00000176bbd65e50_0, 0;
    %load/vec4 v00000176bbd65130_0;
    %assign/vec4 v00000176bbd66490_0, 0;
    %load/vec4 v00000176bbd66850_0;
    %assign/vec4 v00000176bbd65d10_0, 0;
    %load/vec4 v00000176bbd656d0_0;
    %assign/vec4 v00000176bbd66ad0_0, 0;
    %load/vec4 v00000176bbd660d0_0;
    %assign/vec4 v00000176bbd66b70_0, 0;
    %load/vec4 v00000176bbd65810_0;
    %assign/vec4 v00000176bbd65bd0_0, 0;
    %load/vec4 v00000176bbd63f10_0;
    %assign/vec4 v00000176bbd66530_0, 0;
    %load/vec4 v00000176bbd658b0_0;
    %assign/vec4 v00000176bbd66a30_0, 0;
    %load/vec4 v00000176bbd667b0_0;
    %assign/vec4 v00000176bbd65630_0, 0;
    %load/vec4 v00000176bbd663f0_0;
    %assign/vec4 v00000176bbd66990_0, 0;
    %load/vec4 v00000176bbd65f90_0;
    %assign/vec4 v00000176bbd66710_0, 0;
    %load/vec4 v00000176bbd66030_0;
    %assign/vec4 v00000176bbd65b30_0, 0;
    %load/vec4 v00000176bbd66170_0;
    %assign/vec4 v00000176bbd66c10_0, 0;
    %load/vec4 v00000176bbd65590_0;
    %assign/vec4 v00000176bbd65a90_0, 0;
    %load/vec4 v00000176bbd66210_0;
    %assign/vec4 v00000176bbd659f0_0, 0;
    %load/vec4 v00000176bbd662b0_0;
    %assign/vec4 v00000176bbd665d0_0, 0;
    %load/vec4 v00000176bbd66350_0;
    %assign/vec4 v00000176bbd66670_0, 0;
    %load/vec4 v00000176bbd65770_0;
    %assign/vec4 v00000176bbd65c70_0, 0;
    %load/vec4 v00000176bbd65270_0;
    %assign/vec4 v00000176bbd65db0_0, 0;
    %load/vec4 v00000176bbd651d0_0;
    %assign/vec4 v00000176bbd65950_0, 0;
    %load/vec4 v00000176bbd65ef0_0;
    %assign/vec4 v00000176bbd668f0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000176bbd668f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd65950_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd65db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd65c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd66670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd665d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd659f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd65a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd66c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd65b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd66710_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd66990_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd65630_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd66a30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd66530_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000176bbd65bd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000176bbd66b70_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000176bbd66ad0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000176bbd65d10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd66490_0, 0;
    %assign/vec4 v00000176bbd65e50_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000176bbb60200;
T_13 ;
    %wait E_00000176bbcdb370;
    %load/vec4 v00000176bbd59a20_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000176bbd598e0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000176bbb19cf0;
T_14 ;
    %wait E_00000176bbcdb130;
    %load/vec4 v00000176bbd590c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000176bbd59840_0;
    %pad/u 33;
    %load/vec4 v00000176bbd59160_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000176bbd59520_0, 0;
    %assign/vec4 v00000176bbd59200_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000176bbd59840_0;
    %pad/u 33;
    %load/vec4 v00000176bbd59160_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000176bbd59520_0, 0;
    %assign/vec4 v00000176bbd59200_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000176bbd59840_0;
    %pad/u 33;
    %load/vec4 v00000176bbd59160_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000176bbd59520_0, 0;
    %assign/vec4 v00000176bbd59200_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000176bbd59840_0;
    %pad/u 33;
    %load/vec4 v00000176bbd59160_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000176bbd59520_0, 0;
    %assign/vec4 v00000176bbd59200_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000176bbd59840_0;
    %pad/u 33;
    %load/vec4 v00000176bbd59160_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000176bbd59520_0, 0;
    %assign/vec4 v00000176bbd59200_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000176bbd59840_0;
    %pad/u 33;
    %load/vec4 v00000176bbd59160_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000176bbd59520_0, 0;
    %assign/vec4 v00000176bbd59200_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000176bbd59160_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000176bbd59200_0;
    %load/vec4 v00000176bbd59160_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000176bbd59840_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000176bbd59160_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000176bbd59160_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000176bbd59200_0, 0;
    %load/vec4 v00000176bbd59840_0;
    %ix/getv 4, v00000176bbd59160_0;
    %shiftl 4;
    %assign/vec4 v00000176bbd59520_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000176bbd59160_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000176bbd59200_0;
    %load/vec4 v00000176bbd59160_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000176bbd59840_0;
    %load/vec4 v00000176bbd59160_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000176bbd59160_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000176bbd59200_0, 0;
    %load/vec4 v00000176bbd59840_0;
    %ix/getv 4, v00000176bbd59160_0;
    %shiftr 4;
    %assign/vec4 v00000176bbd59520_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176bbd59200_0, 0;
    %load/vec4 v00000176bbd59840_0;
    %load/vec4 v00000176bbd59160_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000176bbd59520_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176bbd59200_0, 0;
    %load/vec4 v00000176bbd59160_0;
    %load/vec4 v00000176bbd59840_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000176bbd59520_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000176bbaf61f0;
T_15 ;
    %wait E_00000176bbcdb730;
    %load/vec4 v00000176bbd55470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000176bbd54890_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd53df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd54610_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd544d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000176bbd54930_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000176bbd55650_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd538f0_0, 0;
    %assign/vec4 v00000176bbd547f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000176bbc77fc0_0;
    %assign/vec4 v00000176bbd547f0_0, 0;
    %load/vec4 v00000176bbd55970_0;
    %assign/vec4 v00000176bbd538f0_0, 0;
    %load/vec4 v00000176bbd53fd0_0;
    %assign/vec4 v00000176bbd55650_0, 0;
    %load/vec4 v00000176bbc601b0_0;
    %assign/vec4 v00000176bbd54930_0, 0;
    %load/vec4 v00000176bbc78380_0;
    %assign/vec4 v00000176bbd544d0_0, 0;
    %load/vec4 v00000176bbc5ff30_0;
    %assign/vec4 v00000176bbd54610_0, 0;
    %load/vec4 v00000176bbd546b0_0;
    %assign/vec4 v00000176bbd53df0_0, 0;
    %load/vec4 v00000176bbd556f0_0;
    %assign/vec4 v00000176bbd54890_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000176bbd61860;
T_16 ;
    %wait E_00000176bbcdab70;
    %load/vec4 v00000176bbd7f790_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000176bbd80550_0;
    %load/vec4 v00000176bbd80190_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd80410, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000176bbd61860;
T_17 ;
    %wait E_00000176bbcdab70;
    %load/vec4 v00000176bbd80190_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v00000176bbd80410, 4;
    %assign/vec4 v00000176bbd805f0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000176bbd61860;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176bbd7ec50_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000176bbd7ec50_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000176bbd7ec50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176bbd80410, 0, 4;
    %load/vec4 v00000176bbd7ec50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176bbd7ec50_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_00000176bbd61860;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176bbd7ec50_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000176bbd7ec50_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000176bbd7ec50_0;
    %load/vec4a v00000176bbd80410, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000176bbd7ec50_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000176bbd7ec50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176bbd7ec50_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000176bbd62030;
T_20 ;
    %wait E_00000176bbcdadf0;
    %load/vec4 v00000176bbd7e930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000176bbd80230_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd80e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd802d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000176bbd7f1f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000176bbd800f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000176bbd7ebb0_0, 0;
    %assign/vec4 v00000176bbd80cd0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000176bbd7fa10_0;
    %assign/vec4 v00000176bbd80cd0_0, 0;
    %load/vec4 v00000176bbd80af0_0;
    %assign/vec4 v00000176bbd7ebb0_0, 0;
    %load/vec4 v00000176bbd7ffb0_0;
    %assign/vec4 v00000176bbd7f1f0_0, 0;
    %load/vec4 v00000176bbd7fab0_0;
    %assign/vec4 v00000176bbd800f0_0, 0;
    %load/vec4 v00000176bbd7f150_0;
    %assign/vec4 v00000176bbd802d0_0, 0;
    %load/vec4 v00000176bbd7fb50_0;
    %assign/vec4 v00000176bbd80230_0, 0;
    %load/vec4 v00000176bbd7ecf0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000176bbd80e10_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000176bbb2a010;
T_21 ;
    %wait E_00000176bbcdb670;
    %load/vec4 v00000176bbd8e6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000176bbd90940_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000176bbd90940_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000176bbd90940_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000176bbcfdbf0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176bbd8f9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176bbd8fae0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000176bbcfdbf0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000176bbd8f9a0_0;
    %inv;
    %assign/vec4 v00000176bbd8f9a0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000176bbcfdbf0;
T_24 ;
    %vpi_call 2 63 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000176bbd8fae0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176bbd8fae0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000176bbd8f900_0;
    %addi 1, 0, 32;
    %vpi_call 2 78 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
