// Seed: 1567575771
module module_0 (
    input tri id_0,
    output uwire id_1,
    output supply0 id_2,
    input wor id_3,
    output wand id_4,
    output supply0 id_5,
    output wor id_6,
    output wand id_7
);
  wire id_9;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd50,
    parameter id_10 = 32'd84,
    parameter id_4  = 32'd58,
    parameter id_6  = 32'd20
) (
    input supply1 id_0,
    input wand _id_1,
    output supply0 id_2,
    output uwire id_3,
    input wand _id_4,
    output wor id_5,
    input tri0 _id_6,
    input wand id_7,
    input wire id_8
);
  assign id_2 = -id_4 ? id_1 : -1;
  wire [id_1 : id_4] _id_10;
  logic [id_6 : 1] id_11;
  ;
  wire [1 : id_10] id_12;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      id_0,
      id_2,
      id_3,
      id_5,
      id_5
  );
endmodule
