Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 810B2339705
	for <spacemit@lists.linux.dev>; Sun, 20 Sep 2026 07:18:54 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1789888736; cv=none; b=PwK4FJniY4cSAKv/6U6HS3mjStef0PjtG14kWQITMNKRizGSKWr52z2SBORPLThnpihFkeUVxdeRIm/f1paAd/uSSAa5Y05uKG70ZOWRfgnQ7wunAO0OuoHNKNAyn5KahVpfCNRL4NkLv55ysREhOWHyPEvqM3S/jayM9PThqK0=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1789888736; c=relaxed/simple;
	bh=Ywv1TsUttcCM2J4yTade/3h3J+sKnoKG55ghrwjk49I=;
	h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:
	 In-Reply-To:To:Cc; b=Ddt2wnU8Xt9n75Q9sc61EcFUVMtPPQ83AnqVuq+mnK+JG0MdV/x7+J87TViBPKFoNA1WUa6U39sN9VTbJSr3MHczXYrn/xtOihIiFmHMQXwb0DkV2K86m0ZD9nZwmEv5Xa3X0CJmkPRl7kzD9QtQu8HAdiSvHi+Oo8pADh+P7mE=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=GFXElVjw; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=gn82D83F; arc=none smtp.client-ip=205.220.180.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="GFXElVjw";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="gn82D83F"
Received: from pps.filterd (m0279872.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 68K551PL826147
	for <spacemit@lists.linux.dev>; Sun, 20 Sep 2026 07:18:53 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:content-type:date:from:in-reply-to
	:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
	NtVhaCBTcHcgnJGiMK+DPEueNRTd7gSRrfmajcTx3LM=; b=GFXElVjwanpHlUhf
	PTvWyA8QaBwiJEFwp1wARnqbKtUkawjlIDLJUa1gO5GacEimCFbUP/wO3SQiNtSZ
	DfZcXfSVud8w1h8vh8VddfZQrH8ZylQcZYKsQjY728WwaN4a7JPskiM17zL7USeK
	W32XXnFdlAhiL/EIOiZTCeT76m3MvAL0TATOGMmVSgmogrPELM14A2qlfMJiZML/
	HF864qxWmON26Zv594zjfpJXkH7dwTDxSJpJ9dplyWJPpasgzPnbeLgbHtnoVkRi
	2LVkLI4zSo0K48XiL+TgrRYrLb3IImLgxbImh6vfzXg34r8KGBIPTB6v34GbADuM
	7wCicg==
Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gsjs82drr-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <spacemit@lists.linux.dev>; Sun, 20 Sep 2026 07:18:53 +0000 (GMT)
Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2d6fb956002so28726795ad.1
        for <spacemit@lists.linux.dev>; Sun, 20 Sep 2026 00:18:53 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1789888732; x=1790493532; darn=lists.linux.dev;
        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
         :content-type:mime-version:subject:date:from:from:to:cc:subject:date
         :message-id:reply-to:content-type;
        bh=NtVhaCBTcHcgnJGiMK+DPEueNRTd7gSRrfmajcTx3LM=;
        b=gn82D83FrMNKow7kD59zIN1R5j35P6DyFP8oZWnONC0/DZ7+mxxB+z4hJhhNl/EkTp
         nEZtlUzzHPDQNEPz5SDHuy9x5nFdY+cGIfmdOMGRW4IBEsGEPzSbfskqzkJQAS5HKCIM
         di9yXER6D82BMbA/MHh616KcQxHdMX8hLha53n6s4/QAeoDP2DYGyQTqisdVM0l4G8M8
         fh1ohEZzIugn1xOehytVn1hCyzs9OZgdETBZqE5ctjJrA2kCQXFBhrxWjRnCC32N6WhE
         ammMp3+AtIZ5Z8uRh55N11ZKinlNlMUIEkBNMGazACKQzN2GN2V+Et7KdWvoCvTC6qs/
         4QFw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20260707; t=1789888732; x=1790493532;
        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
         :content-type:mime-version:subject:date:from:x-gm-gg
         :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to
         :content-type;
        bh=NtVhaCBTcHcgnJGiMK+DPEueNRTd7gSRrfmajcTx3LM=;
        b=II5chWEfOSdl7NQEoFzJnVi9EkBNWyyz+dpqwJAKLihs0mdobzShBBV4bx0DhibGhu
         W/nrziXO9MzF6eu7cNK3fXUIRrBooMYAacCMA5uyO53qDJcMgaUElSh6cxwyG8IJlMtU
         ODmtfjdM2ALUzX6tF5aVFyzAjT+7zlNsnG/n0bhumcLrB97FXzhvcSn29oGrHa0pKw8u
         SVf1sHoDpcAiz8vvOlWtVojIvhmvVv8UEXBpztq7xh+/LsmBNCrdGqyV+w9RgBgbb+yh
         iTRKg+A2xLwDAiGk7shpRMp3d+2VCwi0q8WZOctCfSSCCKqB37tIBw4UI8vMrRolcisR
         5/0Q==
X-Forwarded-Encrypted: i=1; AKwUvBxMzgqnPmBVVycY5a1Nav1tg3aMDEHzy7EpBuvBmZlniTeF76rGVr7M+Cz5vSXl+YDe7pdz9yq31w==@lists.linux.dev
X-Gm-Message-State: AFuF++k8eZXsy0sNPEqndoJydOS6R8q44ReeY5B++dMBMXhz8BkADFwb
	ybSHP/fy75lezpWG1dhCh388uNBA8OEV5SHAMqXqt2yRdpBOCMUhEyyurX2GjHHc8jcLop9Ujtj
	BlzwFqtec+MCXgmjT8Prf3zoVieVqyta4yyTBczVzyAZ0QrY/lLlEBoWoFxgQLQ==
X-Gm-Gg: AYBFou00WqWjKYuC7Dj7+WnNhiurv9IUsDde/DRhc5xom/l/mA7VjAHrH9EcNAFdPV7
	mrfdXQrTd7ym1+iyhdvdWlP9q+8laeZarQBnLzIimRxj294oKsETasfP+o8QXHHH5Frl93MRS+E
	PXJNqgaZGmcHU2VQbLrIYtVQmoWOk5hjf1RGnUGf6gRTqdqe7wAI2O39WvsQT2ZFMPdYTV+ELjs
	8AtQWGP5nlGGvp98Eu0XfvGBNn/3F9A6Avn4t4Kx1eFMCSkqdpB2rsGQdU8tha0ULOrba2oEx2b
	W/CHPTRhrRheW9a2PnD1e9oUMioKKWM46PsTOVso6V0yl9o3/gL4rmoxZu0=
X-Received: by 2002:a17:903:2f06:b0:2dd:8e7d:90f7 with SMTP id d9443c01a7336-2ddb1adb4a8mr123699555ad.9.1789888732345;
        Sun, 20 Sep 2026 00:18:52 -0700 (PDT)
X-Received: by 2002:a17:903:2f06:b0:2dd:8e7d:90f7 with SMTP id d9443c01a7336-2ddb1adb4a8mr123699205ad.9.1789888731774;
        Sun, 20 Sep 2026 00:18:51 -0700 (PDT)
Received: from [127.0.1.1] ([2a12:a305:4::30fb])
        by smtp.gmail.com with ESMTPSA id d9443c01a7336-2df346152d7sm13908655ad.16.2026.09.20.00.18.44
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Sun, 20 Sep 2026 00:18:51 -0700 (PDT)
From: Guodong Xu <guodong.xu@oss.qualcomm.com>
Date: Sun, 20 Sep 2026 03:18:21 -0400
Subject: [PATCH v8 01/11] riscv: Add B to hwcap and hwprobe
Precedence: bulk
X-Mailing-List: spacemit@lists.linux.dev
List-Id: <spacemit.lists.linux.dev>
List-Subscribe: <mailto:spacemit+subscribe@lists.linux.dev>
List-Unsubscribe: <mailto:spacemit+unsubscribe@lists.linux.dev>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20260920-rva23u64-hwprobe-v2-v8-1-5f14bc5c23d3@oss.qualcomm.com>
References: <20260920-rva23u64-hwprobe-v2-v8-0-5f14bc5c23d3@oss.qualcomm.com>
In-Reply-To: <20260920-rva23u64-hwprobe-v2-v8-0-5f14bc5c23d3@oss.qualcomm.com>
To: Jonathan Corbet <corbet@lwn.net>, Shuah Khan <skhan@linuxfoundation.org>,
        Paul Walmsley <pjw@kernel.org>, Palmer Dabbelt <palmer@dabbelt.com>,
        Albert Ou <aou@eecs.berkeley.edu>, Alexandre Ghiti <alex@ghiti.fr>,
        Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>, Yixun Lan <dlan@kernel.org>,
        Chen Wang <chen.wang@linux.dev>, Inochi Amaoto <inochiama@gmail.com>,
        Randy Dunlap <rdunlap@infradead.org>
Cc: linux-doc@vger.kernel.org, linux-riscv@lists.infradead.org,
        linux-kernel@vger.kernel.org, Paul Walmsley <paul.walmsley@sifive.com>,
        Conor Dooley <conor@kernel.org>, devicetree@vger.kernel.org,
        spacemit@lists.linux.dev, sophgo@lists.linux.dev,
        linux-kselftest@vger.kernel.org, Andy Chiu <tchiu@tenstorrent.com>,
        Florian Weimer <fweimer@redhat.com>,
        Peter Bergner <bergner@oss.tenstorrent.com>,
        Zihong Yao <zihong.plct@isrc.iscas.ac.cn>,
        Mark Harris <mark.hsj@gmail.com>,
        Aurelien Jarno <aurelien@aurel32.net>,
        Guodong Xu <guodong.xu@oss.qualcomm.com>,
        Andrew Jones <andrew.jones@oss.qualcomm.com>,
        Conor Dooley <conor.dooley@microchip.com>
X-Mailer: b4 0.15.1
X-Developer-Signature: v=1; a=openpgp-sha256; l=5580;
 i=guodong.xu@oss.qualcomm.com; s=default; h=from:subject:message-id;
 bh=evoTi1l8TpbQki9A+dpnP8+0GHQmhiwP30MSnsIzMwE=;
 b=owGbwMvMwCXWtEl1Z3CGpCDjabUkhqz1HSd+6XopHV763+TV93Q2qfnS/fbZKWsqP4fZci7de
 d4s9vuhjlIWBjEuBlkxRZbDR1uyt77yifZ9zvkDZg4rE8gQBi5OAZjIT02Gv5JaqWuX7lb+wCxk
 Od1r99EFz/lzv4YqKz1Yw+GUl31t+lFGhgb5Y5rpFRsnCok8urNe4GXuU60vv49t/bC22eaM9Mk
 f5SwA
X-Developer-Key: i=guodong.xu@oss.qualcomm.com; a=openpgp;
 fpr=90B1DC3DF0BD10FD1227BD6344F254AF42F143EE
X-Proofpoint-ORIG-GUID: qHsTAf4rjFAex-N0QOX1-MtOoKpWC3wY
X-Proofpoint-Spam-Info: AW1haW4tMjYwOTIwMDEwMyBTYWx0ZWRfX7rBVeC1BRZtR
 UjMWrHgwPjSAN8RCaniQuDdUJKwaCodxZ4aIoa9K7IqTE/ILHIeDQG797OwIroh2gBKEjBUoQ0q
 pOaV03zw7+9XgMqBsEPJ3fkf82bzcNI=
X-Authority-Analysis: v=2.4 cv=YqWa1IYX c=1 sm=1 tr=0 ts=6aaf88dd cx=c_pps
 a=IZJwPbhc+fLeJZngyXXI0A==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10
 a=VdqzKS8jKosA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22
 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=EUspDBNiAAAA:8
 a=XYAwZIGsAAAA:8 a=mioeM4dCHJ9OQqhfmfYA:9 a=QEXdDO2ut3YA:10
 a=uG9DUKGECoFWVXl0Dc02:22 a=E8ToXWR_bxluHZ7gmE-Z:22
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwOTIwMDEwMyBTYWx0ZWRfX7OEGLF3px2os
 8sF1QOV711p1DeHkcHGom69CoEK7Q655slYW566vziCxHSNS1CeyB8gA61AoeWoW0LBPmbDxcJn
 eTBxZzoOudQ8TnZhlEfHTL9aVtbtJWkLQH5SHXvr4IPkZiwtWc8seYaWoeZJqv+Vt7jjXB8iBit
 GF5wlsXmIF974DnB118EPeYTzMkmPghkRg1vkXquTWAXXOXElxN26H8lv46qxI3uKNI9itBZM3X
 AXffpqlQDVrQL3+YD4GK+9iuxpXBbDdh5YDYRcbhOlMuVxnFWNwNUlBVRnve25oXdnhZ4gCARJ3
 OaRsKnX83yTwQGxrL5AyEWb9DYl95G7/w7ANrlkTe34NYtv8vpdPoFdWKO8blKxdxgw6WAo18+i
 kLlNCnDnzStHE6P0ovdeFA5gjPZUGn09OErRL8DvSCgvZg0cJeFA8xA0xDEk1RX4qbGVHU23WVy
 2/S/ZmbZMRQspuCpntw==
X-Proofpoint-GUID: qHsTAf4rjFAex-N0QOX1-MtOoKpWC3wY
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49
 definitions=2026-09-20_02,2026-09-16_02,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 suspectscore=0 clxscore=1015 lowpriorityscore=0 spamscore=0 phishscore=0
 malwarescore=0 priorityscore=1501 bulkscore=0 impostorscore=0 adultscore=0
 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0
 reason=mlx scancount=1 engine=8.22.0-2609040000 definitions=main-2609200103

From: Andrew Jones <andrew.jones@oss.qualcomm.com>

Add B to hwcap and ensure when B is present that Zba, Zbb, and Zbs
are all set. Also expose B via hwprobe (RISCV_HWPROBE_EXT_B in
RISCV_HWPROBE_KEY_IMA_EXT_1) so that userspace can probe B directly,
mirroring the F/D/C/V pattern where each is reported via both hwcap
and hwprobe.

Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
Signed-off-by: Andrew Jones <andrew.jones@oss.qualcomm.com>
[Add B to hwprobe]
Signed-off-by: Guodong Xu <guodong.xu@oss.qualcomm.com>
---
v8: No change.
v7: No change.
v6: Rebase onto riscv/for-next: define RISCV_HWPROBE_EXT_B in the
    _BITULL() style of commit 8da45c93dfa9.
v5: Collected Reviewed-by from Conor Dooley.
v4: No change.
v3:
- Indent the added hwprobe.rst entry to match the normalized style.
- Rebased onto v7.1-rc6: index isa2hwcap[] via RISCV_ISA_EXT_B to match the
  macro-ization in commit 41337097f2823.
v2:
- Rebased to v7.1-rc2
- Add B to hwprobe (RISCV_HWPROBE_EXT_B at IMA_EXT_1 bit 6) and
  document it in hwprobe.rst, so userspace can probe B directly.
---
 Documentation/arch/riscv/hwprobe.rst  | 4 ++++
 arch/riscv/include/asm/hwcap.h        | 1 +
 arch/riscv/include/uapi/asm/hwcap.h   | 1 +
 arch/riscv/include/uapi/asm/hwprobe.h | 1 +
 arch/riscv/kernel/cpufeature.c        | 8 ++++++++
 arch/riscv/kernel/sys_hwprobe.c       | 1 +
 6 files changed, 16 insertions(+)

diff --git a/Documentation/arch/riscv/hwprobe.rst b/Documentation/arch/riscv/hwprobe.rst
index bb1e0cbab36f0..69a3fc0a29b71 100644
--- a/Documentation/arch/riscv/hwprobe.rst
+++ b/Documentation/arch/riscv/hwprobe.rst
@@ -423,3 +423,7 @@ * :c:macro:`RISCV_HWPROBE_KEY_IMA_EXT_1`: A bitmask containing additional
   * :c:macro:`RISCV_HWPROBE_EXT_ZA64RS`: The Za64rs extension is supported,
     as defined in the RISC-V Profiles specification starting from commit
     b1d80660 ("Updated to ratified state.")
+
+  * :c:macro:`RISCV_HWPROBE_EXT_B`: The B extension is supported, as defined
+    in version 1.0 of the Bit-Manipulation ISA extensions, and implies the
+    presence of the Zba, Zbb, and Zbs sub-extensions.
diff --git a/arch/riscv/include/asm/hwcap.h b/arch/riscv/include/asm/hwcap.h
index f8db798b2654b..6a693210b2519 100644
--- a/arch/riscv/include/asm/hwcap.h
+++ b/arch/riscv/include/asm/hwcap.h
@@ -11,6 +11,7 @@
 #include <uapi/asm/hwcap.h>
 
 #define RISCV_ISA_EXT_A		('a' - 'a')
+#define RISCV_ISA_EXT_B		('b' - 'a')
 #define RISCV_ISA_EXT_C		('c' - 'a')
 #define RISCV_ISA_EXT_D		('d' - 'a')
 #define RISCV_ISA_EXT_F		('f' - 'a')
diff --git a/arch/riscv/include/uapi/asm/hwcap.h b/arch/riscv/include/uapi/asm/hwcap.h
index c52bb7bbbabe9..96b7cf854e090 100644
--- a/arch/riscv/include/uapi/asm/hwcap.h
+++ b/arch/riscv/include/uapi/asm/hwcap.h
@@ -21,6 +21,7 @@
 #define COMPAT_HWCAP_ISA_F	(1 << ('F' - 'A'))
 #define COMPAT_HWCAP_ISA_D	(1 << ('D' - 'A'))
 #define COMPAT_HWCAP_ISA_C	(1 << ('C' - 'A'))
+#define COMPAT_HWCAP_ISA_B	(1 << ('B' - 'A'))
 #define COMPAT_HWCAP_ISA_V	(1 << ('V' - 'A'))
 
 #endif /* _UAPI_ASM_RISCV_HWCAP_H */
diff --git a/arch/riscv/include/uapi/asm/hwprobe.h b/arch/riscv/include/uapi/asm/hwprobe.h
index e6a394fbe7fce..9323feb7c3c81 100644
--- a/arch/riscv/include/uapi/asm/hwprobe.h
+++ b/arch/riscv/include/uapi/asm/hwprobe.h
@@ -122,6 +122,7 @@ struct riscv_hwprobe {
 #define		RISCV_HWPROBE_EXT_ZICCIF	_BITULL(3)
 #define		RISCV_HWPROBE_EXT_ZICCRSE	_BITULL(4)
 #define		RISCV_HWPROBE_EXT_ZA64RS	_BITULL(5)
+#define		RISCV_HWPROBE_EXT_B		_BITULL(6)
 
 /* Increase RISCV_HWPROBE_MAX_KEY when adding items. */
 
diff --git a/arch/riscv/kernel/cpufeature.c b/arch/riscv/kernel/cpufeature.c
index 61d21f7148305..beb766420b5bc 100644
--- a/arch/riscv/kernel/cpufeature.c
+++ b/arch/riscv/kernel/cpufeature.c
@@ -484,6 +484,12 @@ static const unsigned int riscv_c_exts[] = {
 	RISCV_ISA_EXT_ZCD,
 };
 
+static const unsigned int riscv_b_exts[] = {
+	RISCV_ISA_EXT_ZBA,
+	RISCV_ISA_EXT_ZBB,
+	RISCV_ISA_EXT_ZBS,
+};
+
 /*
  * The canonical order of ISA extension names in the ISA string is defined in
  * Chapter 27 of the RISC-V Instruction Set Manual Volume I Unprivileged ISA
@@ -532,6 +538,7 @@ const struct riscv_isa_ext_data riscv_isa_ext[] = {
 	__RISCV_ISA_EXT_DATA_VALIDATE(d, RISCV_ISA_EXT_D, riscv_ext_d_validate),
 	__RISCV_ISA_EXT_DATA(q, RISCV_ISA_EXT_Q),
 	__RISCV_ISA_EXT_SUPERSET(c, RISCV_ISA_EXT_C, riscv_c_exts),
+	__RISCV_ISA_EXT_SUPERSET(b, RISCV_ISA_EXT_B, riscv_b_exts),
 	__RISCV_ISA_EXT_SUPERSET_VALIDATE(v, RISCV_ISA_EXT_V, riscv_v_exts,
 					  riscv_ext_vector_float_validate),
 	__RISCV_ISA_EXT_DATA(h, RISCV_ISA_EXT_H),
@@ -1161,6 +1168,7 @@ void __init riscv_fill_hwcap(void)
 	isa2hwcap[RISCV_ISA_EXT_F] = COMPAT_HWCAP_ISA_F;
 	isa2hwcap[RISCV_ISA_EXT_D] = COMPAT_HWCAP_ISA_D;
 	isa2hwcap[RISCV_ISA_EXT_C] = COMPAT_HWCAP_ISA_C;
+	isa2hwcap[RISCV_ISA_EXT_B] = COMPAT_HWCAP_ISA_B;
 	isa2hwcap[RISCV_ISA_EXT_V] = COMPAT_HWCAP_ISA_V;
 
 	if (!acpi_disabled) {
diff --git a/arch/riscv/kernel/sys_hwprobe.c b/arch/riscv/kernel/sys_hwprobe.c
index 7818e1d32622d..c03c6e08dd4d0 100644
--- a/arch/riscv/kernel/sys_hwprobe.c
+++ b/arch/riscv/kernel/sys_hwprobe.c
@@ -207,6 +207,7 @@ static void hwprobe_isa_ext1(struct riscv_hwprobe *pair,
 		EXT_KEY(isainfo->isa, ZICCIF, pair->value, missing);
 		EXT_KEY(isainfo->isa, ZICCRSE, pair->value, missing);
 		EXT_KEY(isainfo->isa, ZA64RS, pair->value, missing);
+		EXT_KEY(isainfo->isa, B, pair->value, missing);
 	}
 
 	/* Now turn off reporting features if any CPU is missing it. */

-- 
2.43.0

