<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>openedv.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>DVI_Transmitter</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET_N.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PCLK.FREQ_HZ"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pclk_x5</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pclk_x5</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PCLK_X5.FREQ_HZ"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Video_In</spirit:name>
      <spirit:description>RGB888 Video</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACTIVE_VIDEO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>video_de</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>video_vsync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>video_din</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>HSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>video_hsync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>TMDS</spirit:name>
      <spirit:busType spirit:vendor="openedv.com" spirit:library="user" spirit:name="TMDS" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="openedv.com" spirit:library="user" spirit:name="TMDS_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tmds_data_p</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tmds_data_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tmds_clk_p</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tmds_clk_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tmds_data_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tmds_data_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tmds_clk_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tmds_clk_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>dvi_transmitter_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a6433998</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>dvi_transmitter_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a6433998</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>pclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pclk_x5</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>video_din</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>video_hsync</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>video_vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>video_de</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tmds_clk_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tmds_clk_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tmds_data_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tmds_data_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tmds_oen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/asyn_rst_syn.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dvi_encoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/serializer_10_to_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dvi_transmitter_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_1b9419a9</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/asyn_rst_syn.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dvi_encoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/serializer_10_to_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dvi_transmitter_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/DVI_Transmitter_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>RGB888 to DVI</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">serializer_10_to_1_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>DVI_Transmitter</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:serializer_10_to_1:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2019-09-20T03:13:01Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705cd417_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5392a3d5_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4870b559_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed62e01_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@320cf0a7_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a48ad76_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10055fb6_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a85ab9a_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38aed2cd_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46562cf2_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c4ab33_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40942de8_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8eff1_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a31d889_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e235a9b_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc48637_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ad614_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40cebb24_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7662e186_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747eaabd_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eaf4678_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8ff11c_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@699721f8_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b9101d_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bf215e0_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68def8ae_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dff29db_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51c5bef6_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8eb691_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c24c141_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e6711b5_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23687c04_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8e0348_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e810ba7_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3385c522_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23e68590_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fdf5f98_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3744031c_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77343d01_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18b3d9e7_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309ed024_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13e1f09a_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40d2222c_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a360532_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46a29cbf_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@677d26e7_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@168b8193_ARCHIVE_LOCATION">f:/zynq/DVI_TX/ip</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="704602e2"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="e8468c2a"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b3276825"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="a6d805dd"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
