/******************************************************************************
 * Copyright (C) 2021 Broadcom. The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries.
 *
 * <:label-BRCM:2022:DUAL/GPL:standard
 * 
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License, version 2, as published by
 * the Free Software Foundation (the "GPL").
 * 
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 * 
 * 
 * A copy of the GPL is available at http://www.broadcom.com/licenses/GPLv2.php, or by
 * writing to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
 * Boston, MA 02111-1307, USA.
 * 
 * :>
 *
 * Module Description:
 *
 *                      !!! DO NOT EDIT THIS FILE DIRECTLY !!!
 *
 * This module was generated automatically with RDB source input files.
 * You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://confluence.broadcom.com/pages/viewpage.action?spaceKey=BCGRDB&title=RDB+%28Confluence%29+Home
 *
 * Date:             Generated on               Tue Nov 30 14:58:39 2021
 *                   Full Compile MD5 Checksum  76b8a32dee8db5f48c3a89e0a6278540
 *                     (minus title and desc)
 *                   MD5 Checksum               7dcf8d7f58b10ccb563b99b1683d60ae
 *
 * lock_release:     n/a
 *
 * Command Line:     /tools/dvtsw/current/Linux/combo_header.pl --multi --style=hydra --output_file=bchp /lwork/CPE/ni889281/bld5_1/depot/CommEngine/widgets/tools/hal_generator/BCM6888_A0_MACSEC/BCM6888_A0/config/ru_gen/BCM6888_A0.rdb
 *
 * Compiled with:    RDB Utility                combo_header.pl
 *                   RDB.pm                     3676
 *                   unknown                    unknown
 *                   Perl Interpreter           5.026000
 *                   Operating System           linux
 *                   Script Source              r_3688/Linux/combo_header.pl
 *                   DVTSWVER                   LOCAL r_3688/Linux/combo_header.pl
 *
 *
 *******************************************************************************/

#ifndef BCHP_ETH_R2SBUS_BRIDGE_H__
#define BCHP_ETH_R2SBUS_BRIDGE_H__

/***************************************************************************
 *ETH_R2SBUS_BRIDGE
 ***************************************************************************/
#define BCHP_ETH_R2SBUS_BRIDGE_SBUS_ID           0x83705000 /* [RW][32] SBUS ID Register */
#define BCHP_ETH_R2SBUS_BRIDGE_TIMEOUT           0x83705004 /* [RW][32] Timeout Register */
#define BCHP_ETH_R2SBUS_BRIDGE_TIMEOUT_STATUS    0x83705008 /* [RO][32] Timeout Status Register */
#define BCHP_ETH_R2SBUS_BRIDGE_DIRECT_WRITE_DATA_HIGH 0x83705010 /* [RW][32] Direct Write Access MSB Register */
#define BCHP_ETH_R2SBUS_BRIDGE_DIRECT_READ_DATA_HIGH 0x83705014 /* [RO][32] Direct Read Access MSB Register */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND 0x83705018 /* [RW][32] Indirect Bank0 Command Register */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND 0x8370501c /* [RW][32] Indirect Bank1 Command Register */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA0 0x83705020 /* [RW][32] Indirect Bank0 Write Data Register 0 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA1 0x83705024 /* [RW][32] Indirect Bank0 Write Data Register 1 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA2 0x83705028 /* [RW][32] Indirect Bank0 Write Data Register 2 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA3 0x8370502c /* [RW][32] Indirect Bank0 Write Data Register 3 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA4 0x83705030 /* [RW][32] Indirect Bank0 Write Data Register 4 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA5 0x83705034 /* [RW][32] Indirect Bank0 Write Data Register 5 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA6 0x83705038 /* [RW][32] Indirect Bank0 Write Data Register 6 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA7 0x8370503c /* [RW][32] Indirect Bank0 Write Data Register 7 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA8 0x83705040 /* [RW][32] Indirect Bank0 Write Data Register 8 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA9 0x83705044 /* [RW][32] Indirect Bank0 Write Data Register 9 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA10 0x83705048 /* [RW][32] Indirect Bank0 Write Data Register 10 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA11 0x8370504c /* [RW][32] Indirect Bank0 Write Data Register 11 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA12 0x83705050 /* [RW][32] Indirect Bank0 Write Data Register 12 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA13 0x83705054 /* [RW][32] Indirect Bank0 Write Data Register 13 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA14 0x83705058 /* [RW][32] Indirect Bank0 Write Data Register 14 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA15 0x8370505c /* [RW][32] Indirect Bank0 Write Data Register 15 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA16 0x83705060 /* [RW][32] Indirect Bank0 Write Data Register 16 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA17 0x83705064 /* [RW][32] Indirect Bank0 Write Data Register 17 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA0 0x83705070 /* [RO][32] Indirect Bank0 Read Data Register 0 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA1 0x83705074 /* [RO][32] Indirect Bank0 Read Data Register 1 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA2 0x83705078 /* [RO][32] Indirect Bank0 Read Data Register 2 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA3 0x8370507c /* [RO][32] Indirect Bank0 Read Data Register 3 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA4 0x83705080 /* [RO][32] Indirect Bank0 Read Data Register 4 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA5 0x83705084 /* [RO][32] Indirect Bank0 Read Data Register 5 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA6 0x83705088 /* [RO][32] Indirect Bank0 Read Data Register 6 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA7 0x8370508c /* [RO][32] Indirect Bank0 Read Data Register 7 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA8 0x83705090 /* [RO][32] Indirect Bank0 Read Data Register 8 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA9 0x83705094 /* [RO][32] Indirect Bank0 Read Data Register 9 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA10 0x83705098 /* [RO][32] Indirect Bank0 Read Data Register 10 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA11 0x8370509c /* [RO][32] Indirect Bank0 Read Data Register 11 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA12 0x837050a0 /* [RO][32] Indirect Bank0 Read Data Register 12 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA13 0x837050a4 /* [RO][32] Indirect Bank0 Read Data Register 13 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA14 0x837050a8 /* [RO][32] Indirect Bank0 Read Data Register 14 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA15 0x837050ac /* [RO][32] Indirect Bank0 Read Data Register 15 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA16 0x837050b0 /* [RO][32] Indirect Bank0 Read Data Register 16 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA17 0x837050b4 /* [RO][32] Indirect Bank0 Read Data Register 17 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA0 0x837050c0 /* [RW][32] Indirect Bank1 Write Data Register 0 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA1 0x837050c4 /* [RW][32] Indirect Bank1 Write Data Register 1 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA2 0x837050c8 /* [RW][32] Indirect Bank1 Write Data Register 2 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA3 0x837050cc /* [RW][32] Indirect Bank1 Write Data Register 3 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA4 0x837050d0 /* [RW][32] Indirect Bank1 Write Data Register 4 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA5 0x837050d4 /* [RW][32] Indirect Bank1 Write Data Register 5 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA6 0x837050d8 /* [RW][32] Indirect Bank1 Write Data Register 6 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA7 0x837050dc /* [RW][32] Indirect Bank1 Write Data Register 7 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA8 0x837050e0 /* [RW][32] Indirect Bank1 Write Data Register 8 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA9 0x837050e4 /* [RW][32] Indirect Bank1 Write Data Register 9 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA10 0x837050e8 /* [RW][32] Indirect Bank1 Write Data Register 10 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA11 0x837050ec /* [RW][32] Indirect Bank1 Write Data Register 11 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA12 0x837050f0 /* [RW][32] Indirect Bank1 Write Data Register 12 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA13 0x837050f4 /* [RW][32] Indirect Bank1 Write Data Register 13 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA14 0x837050f8 /* [RW][32] Indirect Bank1 Write Data Register 14 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA15 0x837050fc /* [RW][32] Indirect Bank1 Write Data Register 15 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA16 0x83705100 /* [RW][32] Indirect Bank1 Write Data Register 16 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA17 0x83705104 /* [RW][32] Indirect Bank1 Write Data Register 17 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA0 0x83705110 /* [RO][32] Indirect Bank1 Read Data Register 0 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA1 0x83705114 /* [RO][32] Indirect Bank1 Read Data Register 1 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA2 0x83705118 /* [RO][32] Indirect Bank1 Read Data Register 2 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA3 0x8370511c /* [RO][32] Indirect Bank1 Read Data Register 3 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA4 0x83705120 /* [RO][32] Indirect Bank1 Read Data Register 4 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA5 0x83705124 /* [RO][32] Indirect Bank1 Read Data Register 5 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA6 0x83705128 /* [RO][32] Indirect Bank1 Read Data Register 6 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA7 0x8370512c /* [RO][32] Indirect Bank1 Read Data Register 7 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA8 0x83705130 /* [RO][32] Indirect Bank1 Read Data Register 8 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA9 0x83705134 /* [RO][32] Indirect Bank1 Read Data Register 9 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA10 0x83705138 /* [RO][32] Indirect Bank1 Read Data Register 10 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA11 0x8370513c /* [RO][32] Indirect Bank1 Read Data Register 11 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA12 0x83705140 /* [RO][32] Indirect Bank1 Read Data Register 12 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA13 0x83705144 /* [RO][32] Indirect Bank1 Read Data Register 13 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA14 0x83705148 /* [RO][32] Indirect Bank1 Read Data Register 14 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA15 0x8370514c /* [RO][32] Indirect Bank1 Read Data Register 15 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA16 0x83705150 /* [RO][32] Indirect Bank1 Read Data Register 16 */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA17 0x83705154 /* [RO][32] Indirect Bank1 Read Data Register 17 */

/***************************************************************************
 *SBUS_ID - SBUS ID Register
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: SBUS_ID :: reserved0 [31:16] */
#define BCHP_ETH_R2SBUS_BRIDGE_SBUS_ID_reserved0_MASK              0xffff0000u
#define BCHP_ETH_R2SBUS_BRIDGE_SBUS_ID_reserved0_SHIFT             16

/* ETH_R2SBUS_BRIDGE :: SBUS_ID :: cmic_id [15:08] */
#define BCHP_ETH_R2SBUS_BRIDGE_SBUS_ID_cmic_id_MASK                0x0000ff00u
#define BCHP_ETH_R2SBUS_BRIDGE_SBUS_ID_cmic_id_SHIFT               8
#define BCHP_ETH_R2SBUS_BRIDGE_SBUS_ID_cmic_id_DEFAULT             0x00000000

/* ETH_R2SBUS_BRIDGE :: SBUS_ID :: port_id [07:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_SBUS_ID_port_id_MASK                0x000000ffu
#define BCHP_ETH_R2SBUS_BRIDGE_SBUS_ID_port_id_SHIFT               0
#define BCHP_ETH_R2SBUS_BRIDGE_SBUS_ID_port_id_DEFAULT             0x00000000

/***************************************************************************
 *TIMEOUT - Timeout Register
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: TIMEOUT :: reserved0 [31:16] */
#define BCHP_ETH_R2SBUS_BRIDGE_TIMEOUT_reserved0_MASK              0xffff0000u
#define BCHP_ETH_R2SBUS_BRIDGE_TIMEOUT_reserved0_SHIFT             16

/* ETH_R2SBUS_BRIDGE :: TIMEOUT :: timeout_cnt [15:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_TIMEOUT_timeout_cnt_MASK            0x0000ffffu
#define BCHP_ETH_R2SBUS_BRIDGE_TIMEOUT_timeout_cnt_SHIFT           0
#define BCHP_ETH_R2SBUS_BRIDGE_TIMEOUT_timeout_cnt_DEFAULT         0x00000000

/***************************************************************************
 *TIMEOUT_STATUS - Timeout Status Register
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: TIMEOUT_STATUS :: reserved0 [31:03] */
#define BCHP_ETH_R2SBUS_BRIDGE_TIMEOUT_STATUS_reserved0_MASK       0xfffffff8u
#define BCHP_ETH_R2SBUS_BRIDGE_TIMEOUT_STATUS_reserved0_SHIFT      3

/* ETH_R2SBUS_BRIDGE :: TIMEOUT_STATUS :: status [02:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_TIMEOUT_STATUS_status_MASK          0x00000007u
#define BCHP_ETH_R2SBUS_BRIDGE_TIMEOUT_STATUS_status_SHIFT         0
#define BCHP_ETH_R2SBUS_BRIDGE_TIMEOUT_STATUS_status_DEFAULT       0x00000000

/***************************************************************************
 *DIRECT_WRITE_DATA_HIGH - Direct Write Access MSB Register
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: DIRECT_WRITE_DATA_HIGH :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_DIRECT_WRITE_DATA_HIGH_data_MASK    0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_DIRECT_WRITE_DATA_HIGH_data_SHIFT   0
#define BCHP_ETH_R2SBUS_BRIDGE_DIRECT_WRITE_DATA_HIGH_data_DEFAULT 0x00000000

/***************************************************************************
 *DIRECT_READ_DATA_HIGH - Direct Read Access MSB Register
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: DIRECT_READ_DATA_HIGH :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_DIRECT_READ_DATA_HIGH_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_DIRECT_READ_DATA_HIGH_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_DIRECT_READ_DATA_HIGH_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT0_COMMAND - Indirect Bank0 Command Register
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_COMMAND :: start_busy [31:31] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_start_busy_MASK   0x80000000u
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_start_busy_SHIFT  31
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_start_busy_DEFAULT 0x00000000

/* ETH_R2SBUS_BRIDGE :: INDIRECT0_COMMAND :: err [30:30] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_err_MASK          0x40000000u
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_err_SHIFT         30
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_err_DEFAULT       0x00000000

/* ETH_R2SBUS_BRIDGE :: INDIRECT0_COMMAND :: nack [29:29] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_nack_MASK         0x20000000u
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_nack_SHIFT        29
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_nack_DEFAULT      0x00000000

/* ETH_R2SBUS_BRIDGE :: INDIRECT0_COMMAND :: acc_type [28:28] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_acc_type_MASK     0x10000000u
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_acc_type_SHIFT    28
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_acc_type_DEFAULT  0x00000000

/* ETH_R2SBUS_BRIDGE :: INDIRECT0_COMMAND :: read [27:27] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_read_MASK         0x08000000u
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_read_SHIFT        27
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_read_DEFAULT      0x00000000

/* ETH_R2SBUS_BRIDGE :: INDIRECT0_COMMAND :: dlen [26:20] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_dlen_MASK         0x07f00000u
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_dlen_SHIFT        20
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_dlen_DEFAULT      0x00000000

/* ETH_R2SBUS_BRIDGE :: INDIRECT0_COMMAND :: mem_sel [19:17] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_mem_sel_MASK      0x000e0000u
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_mem_sel_SHIFT     17
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_mem_sel_DEFAULT   0x00000000

/* ETH_R2SBUS_BRIDGE :: INDIRECT0_COMMAND :: mem_id [16:12] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_mem_id_MASK       0x0001f000u
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_mem_id_SHIFT      12
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_mem_id_DEFAULT    0x00000000

/* ETH_R2SBUS_BRIDGE :: INDIRECT0_COMMAND :: index [11:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_index_MASK        0x00000fffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_index_SHIFT       0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_COMMAND_index_DEFAULT     0x00000000

/***************************************************************************
 *INDIRECT1_COMMAND - Indirect Bank1 Command Register
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_COMMAND :: start_busy [31:31] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_start_busy_MASK   0x80000000u
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_start_busy_SHIFT  31
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_start_busy_DEFAULT 0x00000000

/* ETH_R2SBUS_BRIDGE :: INDIRECT1_COMMAND :: err [30:30] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_err_MASK          0x40000000u
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_err_SHIFT         30
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_err_DEFAULT       0x00000000

/* ETH_R2SBUS_BRIDGE :: INDIRECT1_COMMAND :: nack [29:29] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_nack_MASK         0x20000000u
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_nack_SHIFT        29
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_nack_DEFAULT      0x00000000

/* ETH_R2SBUS_BRIDGE :: INDIRECT1_COMMAND :: acc_type [28:28] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_acc_type_MASK     0x10000000u
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_acc_type_SHIFT    28
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_acc_type_DEFAULT  0x00000000

/* ETH_R2SBUS_BRIDGE :: INDIRECT1_COMMAND :: read [27:27] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_read_MASK         0x08000000u
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_read_SHIFT        27
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_read_DEFAULT      0x00000000

/* ETH_R2SBUS_BRIDGE :: INDIRECT1_COMMAND :: dlen [26:20] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_dlen_MASK         0x07f00000u
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_dlen_SHIFT        20
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_dlen_DEFAULT      0x00000000

/* ETH_R2SBUS_BRIDGE :: INDIRECT1_COMMAND :: mem_sel [19:17] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_mem_sel_MASK      0x000e0000u
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_mem_sel_SHIFT     17
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_mem_sel_DEFAULT   0x00000000

/* ETH_R2SBUS_BRIDGE :: INDIRECT1_COMMAND :: mem_id [16:12] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_mem_id_MASK       0x0001f000u
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_mem_id_SHIFT      12
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_mem_id_DEFAULT    0x00000000

/* ETH_R2SBUS_BRIDGE :: INDIRECT1_COMMAND :: index [11:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_index_MASK        0x00000fffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_index_SHIFT       0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_COMMAND_index_DEFAULT     0x00000000

/***************************************************************************
 *INDIRECT0_WRITE_DATA0 - Indirect Bank0 Write Data Register 0
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_WRITE_DATA0 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA0_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA0_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA0_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT0_WRITE_DATA1 - Indirect Bank0 Write Data Register 1
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_WRITE_DATA1 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA1_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA1_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA1_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT0_WRITE_DATA2 - Indirect Bank0 Write Data Register 2
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_WRITE_DATA2 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA2_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA2_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA2_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT0_WRITE_DATA3 - Indirect Bank0 Write Data Register 3
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_WRITE_DATA3 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA3_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA3_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA3_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT0_WRITE_DATA4 - Indirect Bank0 Write Data Register 4
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_WRITE_DATA4 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA4_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA4_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA4_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT0_WRITE_DATA5 - Indirect Bank0 Write Data Register 5
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_WRITE_DATA5 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA5_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA5_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA5_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT0_WRITE_DATA6 - Indirect Bank0 Write Data Register 6
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_WRITE_DATA6 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA6_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA6_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA6_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT0_WRITE_DATA7 - Indirect Bank0 Write Data Register 7
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_WRITE_DATA7 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA7_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA7_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA7_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT0_WRITE_DATA8 - Indirect Bank0 Write Data Register 8
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_WRITE_DATA8 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA8_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA8_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA8_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT0_WRITE_DATA9 - Indirect Bank0 Write Data Register 9
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_WRITE_DATA9 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA9_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA9_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA9_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT0_WRITE_DATA10 - Indirect Bank0 Write Data Register 10
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_WRITE_DATA10 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA10_data_MASK    0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA10_data_SHIFT   0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA10_data_DEFAULT 0x00000000

/***************************************************************************
 *INDIRECT0_WRITE_DATA11 - Indirect Bank0 Write Data Register 11
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_WRITE_DATA11 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA11_data_MASK    0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA11_data_SHIFT   0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA11_data_DEFAULT 0x00000000

/***************************************************************************
 *INDIRECT0_WRITE_DATA12 - Indirect Bank0 Write Data Register 12
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_WRITE_DATA12 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA12_data_MASK    0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA12_data_SHIFT   0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA12_data_DEFAULT 0x00000000

/***************************************************************************
 *INDIRECT0_WRITE_DATA13 - Indirect Bank0 Write Data Register 13
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_WRITE_DATA13 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA13_data_MASK    0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA13_data_SHIFT   0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA13_data_DEFAULT 0x00000000

/***************************************************************************
 *INDIRECT0_WRITE_DATA14 - Indirect Bank0 Write Data Register 14
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_WRITE_DATA14 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA14_data_MASK    0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA14_data_SHIFT   0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA14_data_DEFAULT 0x00000000

/***************************************************************************
 *INDIRECT0_WRITE_DATA15 - Indirect Bank0 Write Data Register 15
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_WRITE_DATA15 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA15_data_MASK    0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA15_data_SHIFT   0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA15_data_DEFAULT 0x00000000

/***************************************************************************
 *INDIRECT0_WRITE_DATA16 - Indirect Bank0 Write Data Register 16
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_WRITE_DATA16 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA16_data_MASK    0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA16_data_SHIFT   0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA16_data_DEFAULT 0x00000000

/***************************************************************************
 *INDIRECT0_WRITE_DATA17 - Indirect Bank0 Write Data Register 17
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_WRITE_DATA17 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA17_data_MASK    0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA17_data_SHIFT   0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_WRITE_DATA17_data_DEFAULT 0x00000000

/***************************************************************************
 *INDIRECT0_READ_DATA0 - Indirect Bank0 Read Data Register 0
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_READ_DATA0 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA0_data_MASK      0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA0_data_SHIFT     0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA0_data_DEFAULT   0x00000000

/***************************************************************************
 *INDIRECT0_READ_DATA1 - Indirect Bank0 Read Data Register 1
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_READ_DATA1 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA1_data_MASK      0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA1_data_SHIFT     0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA1_data_DEFAULT   0x00000000

/***************************************************************************
 *INDIRECT0_READ_DATA2 - Indirect Bank0 Read Data Register 2
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_READ_DATA2 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA2_data_MASK      0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA2_data_SHIFT     0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA2_data_DEFAULT   0x00000000

/***************************************************************************
 *INDIRECT0_READ_DATA3 - Indirect Bank0 Read Data Register 3
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_READ_DATA3 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA3_data_MASK      0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA3_data_SHIFT     0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA3_data_DEFAULT   0x00000000

/***************************************************************************
 *INDIRECT0_READ_DATA4 - Indirect Bank0 Read Data Register 4
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_READ_DATA4 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA4_data_MASK      0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA4_data_SHIFT     0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA4_data_DEFAULT   0x00000000

/***************************************************************************
 *INDIRECT0_READ_DATA5 - Indirect Bank0 Read Data Register 5
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_READ_DATA5 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA5_data_MASK      0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA5_data_SHIFT     0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA5_data_DEFAULT   0x00000000

/***************************************************************************
 *INDIRECT0_READ_DATA6 - Indirect Bank0 Read Data Register 6
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_READ_DATA6 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA6_data_MASK      0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA6_data_SHIFT     0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA6_data_DEFAULT   0x00000000

/***************************************************************************
 *INDIRECT0_READ_DATA7 - Indirect Bank0 Read Data Register 7
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_READ_DATA7 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA7_data_MASK      0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA7_data_SHIFT     0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA7_data_DEFAULT   0x00000000

/***************************************************************************
 *INDIRECT0_READ_DATA8 - Indirect Bank0 Read Data Register 8
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_READ_DATA8 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA8_data_MASK      0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA8_data_SHIFT     0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA8_data_DEFAULT   0x00000000

/***************************************************************************
 *INDIRECT0_READ_DATA9 - Indirect Bank0 Read Data Register 9
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_READ_DATA9 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA9_data_MASK      0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA9_data_SHIFT     0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA9_data_DEFAULT   0x00000000

/***************************************************************************
 *INDIRECT0_READ_DATA10 - Indirect Bank0 Read Data Register 10
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_READ_DATA10 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA10_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA10_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA10_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT0_READ_DATA11 - Indirect Bank0 Read Data Register 11
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_READ_DATA11 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA11_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA11_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA11_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT0_READ_DATA12 - Indirect Bank0 Read Data Register 12
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_READ_DATA12 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA12_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA12_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA12_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT0_READ_DATA13 - Indirect Bank0 Read Data Register 13
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_READ_DATA13 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA13_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA13_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA13_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT0_READ_DATA14 - Indirect Bank0 Read Data Register 14
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_READ_DATA14 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA14_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA14_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA14_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT0_READ_DATA15 - Indirect Bank0 Read Data Register 15
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_READ_DATA15 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA15_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA15_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA15_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT0_READ_DATA16 - Indirect Bank0 Read Data Register 16
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_READ_DATA16 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA16_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA16_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA16_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT0_READ_DATA17 - Indirect Bank0 Read Data Register 17
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT0_READ_DATA17 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA17_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA17_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT0_READ_DATA17_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT1_WRITE_DATA0 - Indirect Bank1 Write Data Register 0
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_WRITE_DATA0 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA0_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA0_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA0_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT1_WRITE_DATA1 - Indirect Bank1 Write Data Register 1
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_WRITE_DATA1 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA1_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA1_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA1_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT1_WRITE_DATA2 - Indirect Bank1 Write Data Register 2
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_WRITE_DATA2 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA2_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA2_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA2_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT1_WRITE_DATA3 - Indirect Bank1 Write Data Register 3
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_WRITE_DATA3 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA3_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA3_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA3_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT1_WRITE_DATA4 - Indirect Bank1 Write Data Register 4
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_WRITE_DATA4 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA4_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA4_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA4_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT1_WRITE_DATA5 - Indirect Bank1 Write Data Register 5
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_WRITE_DATA5 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA5_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA5_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA5_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT1_WRITE_DATA6 - Indirect Bank1 Write Data Register 6
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_WRITE_DATA6 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA6_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA6_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA6_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT1_WRITE_DATA7 - Indirect Bank1 Write Data Register 7
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_WRITE_DATA7 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA7_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA7_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA7_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT1_WRITE_DATA8 - Indirect Bank1 Write Data Register 8
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_WRITE_DATA8 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA8_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA8_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA8_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT1_WRITE_DATA9 - Indirect Bank1 Write Data Register 9
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_WRITE_DATA9 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA9_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA9_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA9_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT1_WRITE_DATA10 - Indirect Bank1 Write Data Register 10
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_WRITE_DATA10 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA10_data_MASK    0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA10_data_SHIFT   0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA10_data_DEFAULT 0x00000000

/***************************************************************************
 *INDIRECT1_WRITE_DATA11 - Indirect Bank1 Write Data Register 11
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_WRITE_DATA11 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA11_data_MASK    0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA11_data_SHIFT   0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA11_data_DEFAULT 0x00000000

/***************************************************************************
 *INDIRECT1_WRITE_DATA12 - Indirect Bank1 Write Data Register 12
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_WRITE_DATA12 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA12_data_MASK    0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA12_data_SHIFT   0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA12_data_DEFAULT 0x00000000

/***************************************************************************
 *INDIRECT1_WRITE_DATA13 - Indirect Bank1 Write Data Register 13
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_WRITE_DATA13 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA13_data_MASK    0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA13_data_SHIFT   0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA13_data_DEFAULT 0x00000000

/***************************************************************************
 *INDIRECT1_WRITE_DATA14 - Indirect Bank1 Write Data Register 14
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_WRITE_DATA14 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA14_data_MASK    0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA14_data_SHIFT   0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA14_data_DEFAULT 0x00000000

/***************************************************************************
 *INDIRECT1_WRITE_DATA15 - Indirect Bank1 Write Data Register 15
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_WRITE_DATA15 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA15_data_MASK    0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA15_data_SHIFT   0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA15_data_DEFAULT 0x00000000

/***************************************************************************
 *INDIRECT1_WRITE_DATA16 - Indirect Bank1 Write Data Register 16
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_WRITE_DATA16 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA16_data_MASK    0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA16_data_SHIFT   0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA16_data_DEFAULT 0x00000000

/***************************************************************************
 *INDIRECT1_WRITE_DATA17 - Indirect Bank1 Write Data Register 17
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_WRITE_DATA17 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA17_data_MASK    0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA17_data_SHIFT   0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_WRITE_DATA17_data_DEFAULT 0x00000000

/***************************************************************************
 *INDIRECT1_READ_DATA0 - Indirect Bank1 Read Data Register 0
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_READ_DATA0 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA0_data_MASK      0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA0_data_SHIFT     0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA0_data_DEFAULT   0x00000000

/***************************************************************************
 *INDIRECT1_READ_DATA1 - Indirect Bank1 Read Data Register 1
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_READ_DATA1 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA1_data_MASK      0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA1_data_SHIFT     0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA1_data_DEFAULT   0x00000000

/***************************************************************************
 *INDIRECT1_READ_DATA2 - Indirect Bank1 Read Data Register 2
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_READ_DATA2 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA2_data_MASK      0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA2_data_SHIFT     0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA2_data_DEFAULT   0x00000000

/***************************************************************************
 *INDIRECT1_READ_DATA3 - Indirect Bank1 Read Data Register 3
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_READ_DATA3 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA3_data_MASK      0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA3_data_SHIFT     0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA3_data_DEFAULT   0x00000000

/***************************************************************************
 *INDIRECT1_READ_DATA4 - Indirect Bank1 Read Data Register 4
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_READ_DATA4 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA4_data_MASK      0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA4_data_SHIFT     0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA4_data_DEFAULT   0x00000000

/***************************************************************************
 *INDIRECT1_READ_DATA5 - Indirect Bank1 Read Data Register 5
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_READ_DATA5 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA5_data_MASK      0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA5_data_SHIFT     0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA5_data_DEFAULT   0x00000000

/***************************************************************************
 *INDIRECT1_READ_DATA6 - Indirect Bank1 Read Data Register 6
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_READ_DATA6 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA6_data_MASK      0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA6_data_SHIFT     0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA6_data_DEFAULT   0x00000000

/***************************************************************************
 *INDIRECT1_READ_DATA7 - Indirect Bank1 Read Data Register 7
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_READ_DATA7 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA7_data_MASK      0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA7_data_SHIFT     0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA7_data_DEFAULT   0x00000000

/***************************************************************************
 *INDIRECT1_READ_DATA8 - Indirect Bank1 Read Data Register 8
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_READ_DATA8 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA8_data_MASK      0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA8_data_SHIFT     0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA8_data_DEFAULT   0x00000000

/***************************************************************************
 *INDIRECT1_READ_DATA9 - Indirect Bank1 Read Data Register 9
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_READ_DATA9 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA9_data_MASK      0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA9_data_SHIFT     0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA9_data_DEFAULT   0x00000000

/***************************************************************************
 *INDIRECT1_READ_DATA10 - Indirect Bank1 Read Data Register 10
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_READ_DATA10 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA10_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA10_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA10_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT1_READ_DATA11 - Indirect Bank1 Read Data Register 11
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_READ_DATA11 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA11_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA11_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA11_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT1_READ_DATA12 - Indirect Bank1 Read Data Register 12
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_READ_DATA12 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA12_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA12_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA12_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT1_READ_DATA13 - Indirect Bank1 Read Data Register 13
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_READ_DATA13 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA13_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA13_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA13_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT1_READ_DATA14 - Indirect Bank1 Read Data Register 14
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_READ_DATA14 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA14_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA14_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA14_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT1_READ_DATA15 - Indirect Bank1 Read Data Register 15
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_READ_DATA15 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA15_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA15_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA15_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT1_READ_DATA16 - Indirect Bank1 Read Data Register 16
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_READ_DATA16 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA16_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA16_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA16_data_DEFAULT  0x00000000

/***************************************************************************
 *INDIRECT1_READ_DATA17 - Indirect Bank1 Read Data Register 17
 ***************************************************************************/
/* ETH_R2SBUS_BRIDGE :: INDIRECT1_READ_DATA17 :: data [31:00] */
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA17_data_MASK     0xffffffffu
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA17_data_SHIFT    0
#define BCHP_ETH_R2SBUS_BRIDGE_INDIRECT1_READ_DATA17_data_DEFAULT  0x00000000

#endif /* #ifndef BCHP_ETH_R2SBUS_BRIDGE_H__ */

/* End of File */
