#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d985b8baf0 .scope module, "tbDacRamp" "tbDacRamp" 2 4;
 .timescale 0 0;
v000001d985b8cff0_0 .var "button_press", 0 0;
v000001d985c1c840_0 .var "clk", 0 0;
v000001d985c1c8e0_0 .net "dac_a_c", 0 0, L_000001d985b8d090;  1 drivers
v000001d985c1c980_0 .net "dac_a_d", 7 0, L_000001d985bd3cf0;  1 drivers
v000001d985c1ca20_0 .net "led_display", 2 0, L_000001d985c1ccf0;  1 drivers
S_000001d985b8cc80 .scope module, "dut" "TEST_ADC_RAMP" 2 13, 3 1 0, S_000001d985b8baf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "button";
    .port_info 2 /OUTPUT 3 "led";
    .port_info 3 /OUTPUT 8 "dac_a_d";
    .port_info 4 /OUTPUT 1 "dac_a_c";
L_000001d985b8d090 .functor BUFZ 1, v000001d985c1c840_0, C4<0>, C4<0>, C4<0>;
L_000001d985bd3cf0 .functor BUFZ 8, v000001d985b86780_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001d985b86c20_0 .net *"_ivl_5", 1 0, L_000001d985c1d510;  1 drivers
v000001d985b86a00_0 .var "buf1", 7 0;
v000001d985b86780_0 .var "buf2", 7 0;
v000001d985b8b010_0 .net "button", 0 0, v000001d985b8cff0_0;  1 drivers
v000001d985b8a520_0 .net "clk", 0 0, v000001d985c1c840_0;  1 drivers
v000001d985b8a360_0 .net "dac_a_c", 0 0, L_000001d985b8d090;  alias, 1 drivers
v000001d985b8ce10_0 .net "dac_a_d", 7 0, L_000001d985bd3cf0;  alias, 1 drivers
v000001d985b8ceb0_0 .net "led", 2 0, L_000001d985c1ccf0;  alias, 1 drivers
v000001d985b8cf50_0 .var "ramp", 7 0;
E_000001d985bd9070 .event negedge, v000001d985b8a520_0;
E_000001d985bd9370 .event posedge, v000001d985b8a520_0;
L_000001d985c1d510 .part v000001d985b8cf50_0, 6, 2;
L_000001d985c1ccf0 .concat [ 1 2 0 0], v000001d985b8cff0_0, L_000001d985c1d510;
    .scope S_000001d985b8cc80;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d985b8cf50_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_000001d985b8cc80;
T_1 ;
    %wait E_000001d985bd9370;
    %load/vec4 v000001d985b8cf50_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001d985b8cf50_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d985b8cc80;
T_2 ;
    %wait E_000001d985bd9070;
    %load/vec4 v000001d985b8cf50_0;
    %assign/vec4 v000001d985b86a00_0, 0;
    %load/vec4 v000001d985b86a00_0;
    %assign/vec4 v000001d985b86780_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d985b8baf0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d985c1c840_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001d985b8baf0;
T_4 ;
    %vpi_call 2 16 "$display", "Starting" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d985b8cff0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d985b8cff0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d985b8cff0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %vpi_call 2 24 "$display", "Finished" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001d985b8baf0;
T_5 ;
    %vpi_call 2 29 "$dumpfile", "tbDacRamp.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000010, S_000001d985b8baf0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001d985b8baf0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v000001d985c1c840_0;
    %inv;
    %assign/vec4 v000001d985c1c840_0, 0;
    %jmp T_6.0;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tbAdcRamp.v";
    "./../verilog/TEST_ADC_RAMP.v";
