// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/07/2024 16:02:50"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Data_Path (
	CLK,
	DataIn,
	IE,
	WAA,
	WEA,
	WAB,
	WEB,
	RAA,
	REA,
	RAB,
	REB,
	OE,
	S_ALU1,
	S_ALU2,
	Out,
	Datapath);
input 	CLK;
input 	[15:0] DataIn;
input 	IE;
input 	[3:0] WAA;
input 	WEA;
input 	[3:0] WAB;
input 	WEB;
input 	[3:0] RAA;
input 	REA;
input 	[3:0] RAB;
input 	REB;
input 	OE;
input 	[3:0] S_ALU1;
input 	[3:0] S_ALU2;
output 	[15:0] Out;
output 	[15:0] Datapath;

// Design Ports Information
// WAA[2]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WAA[3]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WAB[2]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WAB[3]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RAA[2]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RAA[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// REA	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RAB[2]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RAB[3]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// REB	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Out[0]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out[1]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out[2]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out[3]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out[4]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out[5]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out[6]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out[7]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out[8]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out[9]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out[10]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out[11]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out[12]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out[13]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out[14]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out[15]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Datapath[0]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Datapath[1]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Datapath[2]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Datapath[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Datapath[4]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Datapath[5]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Datapath[6]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Datapath[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Datapath[8]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Datapath[9]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Datapath[10]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Datapath[11]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Datapath[12]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Datapath[13]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Datapath[14]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Datapath[15]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataIn[0]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RAB[0]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RAB[1]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S_ALU2[1]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S_ALU2[3]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S_ALU2[0]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S_ALU2[2]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IE	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[1]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[2]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[4]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[5]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[6]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[7]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[8]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[9]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[10]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[11]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[12]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[13]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[14]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[15]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RAA[1]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RAA[0]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S_ALU1[1]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S_ALU1[2]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S_ALU1[0]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S_ALU1[3]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OE	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WAB[1]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WAB[0]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WEB	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WAA[1]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WAA[0]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WEA	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ALU1|Mul|Mult0|auto_generated|op_1~6_combout ;
wire \ALU2|mux16_1|Mux15~0_combout ;
wire \ALU2|mux16_1|Mux14~0_combout ;
wire \ALU2|mux16_1|Mux13~7_combout ;
wire \Mux2_1|muxout[4]~1_combout ;
wire \ALU1|mux16_1|Mux12~0_combout ;
wire \ALU1|mux16_1|Mux12~1_combout ;
wire \ALU1|mux16_1|Mux13~10_combout ;
wire \ALU1|Mul|Mult0|auto_generated|cs2a[1]~0_combout ;
wire \CLK~combout ;
wire \CLK~clkctrl_outclk ;
wire \WEB~combout ;
wire \Reg|regfile[3][0]~15_combout ;
wire \IE~combout ;
wire \ALU2|mux16_1|Mux15~1_combout ;
wire \Reg|regfile[2][0]~feeder_combout ;
wire \Reg|regfile[2][1]~10_combout ;
wire \WEA~combout ;
wire \Reg|regfile[2][1]~11_combout ;
wire \Reg|regfile[2][0]~regout ;
wire \Reg|regfile~18_combout ;
wire \Reg|regfile[0][1]~12_combout ;
wire \Reg|regfile[0][1]~14_combout ;
wire \Reg|regfile[0][0]~regout ;
wire \Reg|regfile[1][0]~feeder_combout ;
wire \Reg|regfile[1][1]~8_combout ;
wire \Reg|regfile[1][1]~9_combout ;
wire \Reg|regfile[1][0]~regout ;
wire \Reg|Mux7~0_combout ;
wire \Reg|Mux7~1_combout ;
wire \ALU2|mux16_1|Mux14~2_combout ;
wire \ALU2|mux16_1|Mux13~2_combout ;
wire \ALU2|mux16_1|Mux13~0_combout ;
wire \ALU2|mux16_1|Mux13~4_combout ;
wire \ALU1|mux16_1|Mux13~1_combout ;
wire \ALU1|Mul|Mult0|auto_generated|op_3~1 ;
wire \ALU1|Mul|Mult0|auto_generated|op_3~2_combout ;
wire \ALU1|mux16_1|Mux13~3_combout ;
wire \ALU1|mux16_1|Mux13~2_combout ;
wire \ALU1|mux16_1|Mux14~0_combout ;
wire \ALU1|mux16_1|Mux14~1_combout ;
wire \ALU1|mux16_1|Mux14~2_combout ;
wire \ALU1|mux16_1|Mux14~5_combout ;
wire \ALU1|mux16_1|Mux13~0_combout ;
wire \ALU1|mux16_1|Mux14~6_combout ;
wire \ALU1|mux16_1|Mux14~3_combout ;
wire \ALU1|mux16_1|Mux14~4_combout ;
wire \Reg|regfile[2][1]~1_combout ;
wire \Reg|regfile~16_combout ;
wire \Reg|regfile[3][0]~17_combout ;
wire \Reg|regfile[3][1]~regout ;
wire \Reg|regfile~13_combout ;
wire \Reg|regfile[0][1]~regout ;
wire \Reg|regfile[2][1]~regout ;
wire \Reg|Mux2~0_combout ;
wire \Reg|Mux2~1_combout ;
wire \Reg|regfile~20_combout ;
wire \ALU1|mux16_1|Mux13~11_combout ;
wire \ALU1|Add|co1~0_combout ;
wire \ALU1|Sub|co1~0_combout ;
wire \ALU1|mux16_1|Mux13~5_combout ;
wire \ALU1|mux16_1|Mux13~6_combout ;
wire \ALU1|mux16_1|Mux13~7_combout ;
wire \ALU1|mux16_1|Mux13~12_combout ;
wire \ALU1|Mul|Mult0|auto_generated|op_1~0_combout ;
wire \ALU1|Mul|Mult0|auto_generated|op_3~3 ;
wire \ALU1|Mul|Mult0|auto_generated|op_3~4_combout ;
wire \ALU1|mux16_1|Mux13~8_combout ;
wire \ALU1|mux16_1|Mux13~9_combout ;
wire \Reg|regfile~21_combout ;
wire \Reg|regfile[0][2]~regout ;
wire \Reg|regfile[1][2]~5_combout ;
wire \Reg|regfile[1][2]~feeder_combout ;
wire \Reg|regfile[1][2]~regout ;
wire \Reg|Mux1~0_combout ;
wire \Reg|regfile[2][2]~feeder_combout ;
wire \Reg|regfile[2][2]~regout ;
wire \Reg|Mux1~1_combout ;
wire \ALU1|Incre|co2~0_combout ;
wire \ALU1|mux16_1|Mux15~7_combout ;
wire \ALU1|mux16_1|Mux15~8_combout ;
wire \ALU2|mux16_1|Mux13~10_combout ;
wire \ALU2|mux16_1|Mux13~11_combout ;
wire \ALU2|Incre|co2~0_combout ;
wire \ALU2|mux16_1|Mux13~8_combout ;
wire \ALU2|mux16_1|Mux13~9_combout ;
wire \ALU2|mux16_1|Mux12~0_combout ;
wire \ALU2|mux16_1|Mux12~1_combout ;
wire \Reg|regfile[1][3]~6_combout ;
wire \Reg|regfile[1][3]~regout ;
wire \Reg|regfile[2][3]~feeder_combout ;
wire \Reg|regfile[2][3]~regout ;
wire \Reg|regfile~24_combout ;
wire \Reg|regfile[0][3]~regout ;
wire \Reg|Mux0~0_combout ;
wire \Reg|Mux0~1_combout ;
wire \ALU1|Sub|co2~0_combout ;
wire \ALU1|mux16_1|Mux15~5_combout ;
wire \ALU1|mux16_1|Mux15~6_combout ;
wire \ALU1|mux16_1|Mux12~2_combout ;
wire \ALU1|Mul|Mult0|auto_generated|op_1~1 ;
wire \ALU1|Mul|Mult0|auto_generated|op_1~2_combout ;
wire \ALU1|Mul|Mult0|auto_generated|op_3~5 ;
wire \ALU1|Mul|Mult0|auto_generated|op_3~6_combout ;
wire \ALU1|mux16_1|Mux12~3_combout ;
wire \ALU1|mux16_1|Mux12~4_combout ;
wire \Reg|regfile[2][3]~7_combout ;
wire \Reg|regfile~25_combout ;
wire \Reg|regfile[3][3]~regout ;
wire \Reg|Mux4~0_combout ;
wire \Reg|Mux4~1_combout ;
wire \ALU2|mux16_1|Mux13~3_combout ;
wire \ALU2|mux16_1|Mux13~5_combout ;
wire \ALU2|mux16_1|Mux13~1_combout ;
wire \ALU2|mux16_1|Mux13~6_combout ;
wire \Reg|regfile[2][2]~4_combout ;
wire \ALU1|mux16_1|Mux13~4_combout ;
wire \Reg|regfile~22_combout ;
wire \Reg|regfile~23_combout ;
wire \Reg|regfile[3][2]~regout ;
wire \Reg|Mux5~0_combout ;
wire \Reg|Mux5~1_combout ;
wire \ALU2|mux16_1|Mux14~1_combout ;
wire \ALU2|mux16_1|Mux14~3_combout ;
wire \ALU2|mux16_1|Mux14~4_combout ;
wire \Reg|regfile[1][1]~0_combout ;
wire \Reg|regfile[1][1]~regout ;
wire \Reg|Mux6~0_combout ;
wire \ALU2|mux16_1|Mux15~2_combout ;
wire \Reg|regfile[2][0]~2_combout ;
wire \Reg|regfile~19_combout ;
wire \Reg|regfile[3][0]~regout ;
wire \Reg|Mux3~0_combout ;
wire \Reg|Mux3~1_combout ;
wire \ALU1|mux16_1|Mux15~0_combout ;
wire \ALU1|mux16_1|Mux15~1_combout ;
wire \ALU1|mux16_1|Mux15~2_combout ;
wire \ALU1|Mul|Mult0|auto_generated|op_3~0_combout ;
wire \ALU1|mux16_1|Mux15~3_combout ;
wire \ALU1|mux16_1|Mux15~4_combout ;
wire \Reg|regfile[1][0]~3_combout ;
wire \OE~combout ;
wire \ALU1|mux16_1|Mux10~0_combout ;
wire \ALU1|Mul|Mult0|auto_generated|op_1~3 ;
wire \ALU1|Mul|Mult0|auto_generated|op_1~4_combout ;
wire \ALU1|Mul|Mult0|auto_generated|op_3~7 ;
wire \ALU1|Mul|Mult0|auto_generated|op_3~8_combout ;
wire \ALU1|mux16_1|Mux11~2_combout ;
wire \ALU1|Add|co3~0_combout ;
wire \ALU1|Add|co3~1_combout ;
wire \ALU1|mux16_1|Mux11~0_combout ;
wire \ALU1|mux16_1|Mux15~9_combout ;
wire \ALU1|mux16_1|Mux15~10_combout ;
wire \ALU1|mux16_1|Mux11~1_combout ;
wire \ALU1|mux16_1|Mux11~3_combout ;
wire \ALU1|Mul|Mult0|auto_generated|op_3~9 ;
wire \ALU1|Mul|Mult0|auto_generated|op_3~10_combout ;
wire \ALU1|mux16_1|Mux10~1_combout ;
wire \ALU1|mux16_1|Mux10~2_combout ;
wire \ALU1|Mul|Mult0|auto_generated|op_1~5 ;
wire \ALU1|Mul|Mult0|auto_generated|op_1~7 ;
wire \ALU1|Mul|Mult0|auto_generated|op_1~8_combout ;
wire \ALU1|Mul|Mult0|auto_generated|op_3~11 ;
wire \ALU1|Mul|Mult0|auto_generated|op_3~12_combout ;
wire \ALU1|mux16_1|Mux9~0_combout ;
wire \ALU1|Mul|Mult0|auto_generated|op_1~9 ;
wire \ALU1|Mul|Mult0|auto_generated|op_1~10_combout ;
wire \ALU1|Mul|Mult0|auto_generated|op_3~13 ;
wire \ALU1|Mul|Mult0|auto_generated|op_3~14_combout ;
wire \ALU1|mux16_1|Mux8~0_combout ;
wire \ALU1|mux16_1|Mux7~2_combout ;
wire \Reg1|data_out[8]~feeder_combout ;
wire \Reg1|data_out[9]~feeder_combout ;
wire \Reg1|data_out[11]~feeder_combout ;
wire \Reg1|data_out[12]~feeder_combout ;
wire \Reg1|data_out[13]~feeder_combout ;
wire \Reg1|data_out[14]~feeder_combout ;
wire \Reg1|data_out[15]~feeder_combout ;
wire \Mux2_1|muxout[4]~0_combout ;
wire \Mux2_1|muxout[4]~3_combout ;
wire \Mux2_1|muxout[4]~4_combout ;
wire \Mux2_1|muxout[4]~5_combout ;
wire \Mux2_1|muxout[5]~6_combout ;
wire \Mux2_1|muxout[5]~2_combout ;
wire \Mux2_1|muxout[5]~7_combout ;
wire \Mux2_1|muxout[5]~8_combout ;
wire \Mux2_1|muxout[6]~9_combout ;
wire \Mux2_1|muxout[6]~10_combout ;
wire \Mux2_1|muxout[7]~11_combout ;
wire \Mux2_1|muxout[7]~12_combout ;
wire \Mux2_1|muxout[8]~13_combout ;
wire \Mux2_1|muxout[8]~14_combout ;
wire \Mux2_1|muxout[9]~15_combout ;
wire \Mux2_1|muxout[9]~16_combout ;
wire \Mux2_1|muxout[10]~17_combout ;
wire \Mux2_1|muxout[10]~18_combout ;
wire \Mux2_1|muxout[11]~19_combout ;
wire \Mux2_1|muxout[11]~20_combout ;
wire \Mux2_1|muxout[12]~21_combout ;
wire \Mux2_1|muxout[12]~22_combout ;
wire \Mux2_1|muxout[13]~23_combout ;
wire \Mux2_1|muxout[13]~24_combout ;
wire \Mux2_1|muxout[14]~25_combout ;
wire \Mux2_1|muxout[14]~26_combout ;
wire \Mux2_1|muxout[15]~27_combout ;
wire \Mux2_1|muxout[15]~28_combout ;
wire [4:0] \ALU1|Mul|Mult0|auto_generated|le5a ;
wire [5:0] \ALU1|Mul|Mult0|auto_generated|le4a ;
wire [5:0] \ALU1|Mul|Mult0|auto_generated|le3a ;
wire [15:0] \ALU1|Incre|s ;
wire [15:0] \Reg1|data_out ;
wire [15:0] \DataIn~combout ;
wire [3:0] \S_ALU1~combout ;
wire [3:0] \WAA~combout ;
wire [3:0] \S_ALU2~combout ;
wire [3:0] \RAA~combout ;
wire [3:0] \RAB~combout ;
wire [15:0] \ALU1|Add|s ;
wire [3:0] \WAB~combout ;


// Location: LCCOMB_X28_Y29_N6
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|op_1~6_combout  = (\ALU1|Mul|Mult0|auto_generated|le5a [1] & ((\ALU1|Mul|Mult0|auto_generated|le4a [3] & (\ALU1|Mul|Mult0|auto_generated|op_1~5  & VCC)) # (!\ALU1|Mul|Mult0|auto_generated|le4a [3] & 
// (!\ALU1|Mul|Mult0|auto_generated|op_1~5 )))) # (!\ALU1|Mul|Mult0|auto_generated|le5a [1] & ((\ALU1|Mul|Mult0|auto_generated|le4a [3] & (!\ALU1|Mul|Mult0|auto_generated|op_1~5 )) # (!\ALU1|Mul|Mult0|auto_generated|le4a [3] & 
// ((\ALU1|Mul|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \ALU1|Mul|Mult0|auto_generated|op_1~7  = CARRY((\ALU1|Mul|Mult0|auto_generated|le5a [1] & (!\ALU1|Mul|Mult0|auto_generated|le4a [3] & !\ALU1|Mul|Mult0|auto_generated|op_1~5 )) # (!\ALU1|Mul|Mult0|auto_generated|le5a [1] & 
// ((!\ALU1|Mul|Mult0|auto_generated|op_1~5 ) # (!\ALU1|Mul|Mult0|auto_generated|le4a [3]))))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le5a [1]),
	.datab(\ALU1|Mul|Mult0|auto_generated|le4a [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|Mul|Mult0|auto_generated|op_1~5 ),
	.combout(\ALU1|Mul|Mult0|auto_generated|op_1~6_combout ),
	.cout(\ALU1|Mul|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \ALU1|Mul|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N12
cycloneii_lcell_comb \ALU2|mux16_1|Mux15~0 (
// Equation(s):
// \ALU2|mux16_1|Mux15~0_combout  = (\S_ALU2~combout [3] & (!\S_ALU2~combout [2] & ((!\S_ALU2~combout [0])))) # (!\S_ALU2~combout [3] & (!\S_ALU2~combout [1] & ((\S_ALU2~combout [2]) # (\S_ALU2~combout [0]))))

	.dataa(\S_ALU2~combout [2]),
	.datab(\S_ALU2~combout [3]),
	.datac(\S_ALU2~combout [1]),
	.datad(\S_ALU2~combout [0]),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux15~0 .lut_mask = 16'h0346;
defparam \ALU2|mux16_1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N6
cycloneii_lcell_comb \ALU2|mux16_1|Mux14~0 (
// Equation(s):
// \ALU2|mux16_1|Mux14~0_combout  = (\S_ALU2~combout [2] & ((\S_ALU2~combout [3]) # ((\S_ALU2~combout [1])))) # (!\S_ALU2~combout [2] & ((\S_ALU2~combout [1] & (\S_ALU2~combout [3] & !\S_ALU2~combout [0])) # (!\S_ALU2~combout [1] & ((\S_ALU2~combout [0])))))

	.dataa(\S_ALU2~combout [2]),
	.datab(\S_ALU2~combout [3]),
	.datac(\S_ALU2~combout [1]),
	.datad(\S_ALU2~combout [0]),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux14~0 .lut_mask = 16'hADE8;
defparam \ALU2|mux16_1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N16
cycloneii_lcell_comb \ALU2|mux16_1|Mux13~7 (
// Equation(s):
// \ALU2|mux16_1|Mux13~7_combout  = (\S_ALU2~combout [1] & (((\Reg|Mux4~1_combout  & \S_ALU2~combout [0])))) # (!\S_ALU2~combout [1] & (\Reg|Mux5~1_combout  & ((!\S_ALU2~combout [0]))))

	.dataa(\Reg|Mux5~1_combout ),
	.datab(\S_ALU2~combout [1]),
	.datac(\Reg|Mux4~1_combout ),
	.datad(\S_ALU2~combout [0]),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux13~7 .lut_mask = 16'hC022;
defparam \ALU2|mux16_1|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N6
cycloneii_lcell_comb \Mux2_1|muxout[4]~1 (
// Equation(s):
// \Mux2_1|muxout[4]~1_combout  = (\S_ALU2~combout [0] & (\ALU2|Incre|co2~0_combout  & ((\Reg|Mux7~1_combout ) # (\S_ALU2~combout [1])))) # (!\S_ALU2~combout [0] & (((\S_ALU2~combout [1]))))

	.dataa(\S_ALU2~combout [0]),
	.datab(\ALU2|Incre|co2~0_combout ),
	.datac(\Reg|Mux7~1_combout ),
	.datad(\S_ALU2~combout [1]),
	.cin(gnd),
	.combout(\Mux2_1|muxout[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[4]~1 .lut_mask = 16'hDD80;
defparam \Mux2_1|muxout[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N10
cycloneii_lcell_comb \ALU1|Incre|s[2] (
// Equation(s):
// \ALU1|Incre|s [2] = \Reg|Mux1~1_combout  $ (((\Reg|Mux2~1_combout  & \Reg|Mux3~1_combout )))

	.dataa(\Reg|Mux1~1_combout ),
	.datab(vcc),
	.datac(\Reg|Mux2~1_combout ),
	.datad(\Reg|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Incre|s [2]),
	.cout());
// synopsys translate_off
defparam \ALU1|Incre|s[2] .lut_mask = 16'h5AAA;
defparam \ALU1|Incre|s[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N2
cycloneii_lcell_comb \ALU1|mux16_1|Mux12~0 (
// Equation(s):
// \ALU1|mux16_1|Mux12~0_combout  = (\S_ALU1~combout [1] & ((\Reg|Mux0~1_combout  & ((\S_ALU1~combout [0]) # (!\Reg|Mux4~1_combout ))) # (!\Reg|Mux0~1_combout  & ((\Reg|Mux4~1_combout ))))) # (!\S_ALU1~combout [1] & (\Reg|Mux0~1_combout  & 
// ((\Reg|Mux4~1_combout ) # (!\S_ALU1~combout [0]))))

	.dataa(\S_ALU1~combout [0]),
	.datab(\S_ALU1~combout [1]),
	.datac(\Reg|Mux0~1_combout ),
	.datad(\Reg|Mux4~1_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux12~0 .lut_mask = 16'hBCD0;
defparam \ALU1|mux16_1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N16
cycloneii_lcell_comb \ALU1|mux16_1|Mux12~1 (
// Equation(s):
// \ALU1|mux16_1|Mux12~1_combout  = (\S_ALU1~combout [2] & (\S_ALU1~combout [0])) # (!\S_ALU1~combout [2] & ((\ALU1|mux16_1|Mux12~0_combout )))

	.dataa(\S_ALU1~combout [0]),
	.datab(\S_ALU1~combout [2]),
	.datac(vcc),
	.datad(\ALU1|mux16_1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux12~1 .lut_mask = 16'hBB88;
defparam \ALU1|mux16_1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N10
cycloneii_lcell_comb \ALU1|mux16_1|Mux13~10 (
// Equation(s):
// \ALU1|mux16_1|Mux13~10_combout  = (!\S_ALU1~combout [0] & !\S_ALU1~combout [2])

	.dataa(\S_ALU1~combout [0]),
	.datab(vcc),
	.datac(\S_ALU1~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux13~10 .lut_mask = 16'h0505;
defparam \ALU1|mux16_1|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N26
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|le3a[2] (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|le3a [2] = (\Reg|Mux7~1_combout  & (\ALU1|Mul|Mult0|auto_generated|le3a [5] $ (((\Reg|Mux1~1_combout ))))) # (!\Reg|Mux7~1_combout  & (\ALU1|Mul|Mult0|auto_generated|le3a [5] & (!\Reg|Mux2~1_combout )))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datab(\Reg|Mux2~1_combout ),
	.datac(\Reg|Mux7~1_combout ),
	.datad(\Reg|Mux1~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mul|Mult0|auto_generated|le3a [2]),
	.cout());
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|le3a[2] .lut_mask = 16'h52A2;
defparam \ALU1|Mul|Mult0|auto_generated|le3a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N30
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|le4a[0] (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|le4a [0] = \Reg|Mux4~1_combout  $ (((\ALU1|Mul|Mult0|auto_generated|le3a [5] & ((\Reg|Mux5~1_combout ) # (\Reg|Mux3~1_combout ))) # (!\ALU1|Mul|Mult0|auto_generated|le3a [5] & (\Reg|Mux5~1_combout  & \Reg|Mux3~1_combout ))))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datab(\Reg|Mux5~1_combout ),
	.datac(\Reg|Mux4~1_combout ),
	.datad(\Reg|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mul|Mult0|auto_generated|le4a [0]),
	.cout());
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|le4a[0] .lut_mask = 16'h1E78;
defparam \ALU1|Mul|Mult0|auto_generated|le4a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N16
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|cs2a[1]~0 (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|cs2a[1]~0_combout  = \Reg|Mux5~1_combout  $ (\ALU1|Mul|Mult0|auto_generated|le3a [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Reg|Mux5~1_combout ),
	.datad(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\ALU1|Mul|Mult0|auto_generated|cs2a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|cs2a[1]~0 .lut_mask = 16'h0FF0;
defparam \ALU1|Mul|Mult0|auto_generated|cs2a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N14
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|le4a[1] (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|le4a [1] = (\ALU1|Mul|Mult0|auto_generated|cs2a[1]~0_combout  & ((\Reg|Mux2~1_combout  $ (\ALU1|Mul|Mult0|auto_generated|le4a [5])))) # (!\ALU1|Mul|Mult0|auto_generated|cs2a[1]~0_combout  & (!\Reg|Mux3~1_combout  & 
// ((\ALU1|Mul|Mult0|auto_generated|le4a [5]))))

	.dataa(\Reg|Mux3~1_combout ),
	.datab(\Reg|Mux2~1_combout ),
	.datac(\ALU1|Mul|Mult0|auto_generated|cs2a[1]~0_combout ),
	.datad(\ALU1|Mul|Mult0|auto_generated|le4a [5]),
	.cin(gnd),
	.combout(\ALU1|Mul|Mult0|auto_generated|le4a [1]),
	.cout());
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|le4a[1] .lut_mask = 16'h35C0;
defparam \ALU1|Mul|Mult0|auto_generated|le4a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N2
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|le4a[2] (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|le4a [2] = (\ALU1|Mul|Mult0|auto_generated|cs2a[1]~0_combout  & (\Reg|Mux1~1_combout  $ (((\ALU1|Mul|Mult0|auto_generated|le4a [5]))))) # (!\ALU1|Mul|Mult0|auto_generated|cs2a[1]~0_combout  & (((!\Reg|Mux2~1_combout  & 
// \ALU1|Mul|Mult0|auto_generated|le4a [5]))))

	.dataa(\Reg|Mux1~1_combout ),
	.datab(\Reg|Mux2~1_combout ),
	.datac(\ALU1|Mul|Mult0|auto_generated|cs2a[1]~0_combout ),
	.datad(\ALU1|Mul|Mult0|auto_generated|le4a [5]),
	.cin(gnd),
	.combout(\ALU1|Mul|Mult0|auto_generated|le4a [2]),
	.cout());
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|le4a[2] .lut_mask = 16'h53A0;
defparam \ALU1|Mul|Mult0|auto_generated|le4a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N20
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|le5a[0] (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|le5a [0] = (\Reg|Mux3~1_combout  & ((\Reg|Mux4~1_combout ) # ((\ALU1|Mul|Mult0|auto_generated|le3a [5] & \Reg|Mux5~1_combout ))))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datab(\Reg|Mux3~1_combout ),
	.datac(\Reg|Mux5~1_combout ),
	.datad(\Reg|Mux4~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mul|Mult0|auto_generated|le5a [0]),
	.cout());
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|le5a[0] .lut_mask = 16'hCC80;
defparam \ALU1|Mul|Mult0|auto_generated|le5a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N0
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|le5a[1] (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|le5a [1] = (\Reg|Mux2~1_combout  & ((\Reg|Mux4~1_combout ) # ((\ALU1|Mul|Mult0|auto_generated|le3a [5] & \Reg|Mux5~1_combout ))))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datab(\Reg|Mux2~1_combout ),
	.datac(\Reg|Mux5~1_combout ),
	.datad(\Reg|Mux4~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mul|Mult0|auto_generated|le5a [1]),
	.cout());
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|le5a[1] .lut_mask = 16'hCC80;
defparam \ALU1|Mul|Mult0|auto_generated|le5a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N8
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|le5a[2] (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|le5a [2] = (\Reg|Mux1~1_combout  & ((\Reg|Mux4~1_combout ) # ((\ALU1|Mul|Mult0|auto_generated|le3a [5] & \Reg|Mux5~1_combout ))))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datab(\Reg|Mux5~1_combout ),
	.datac(\Reg|Mux1~1_combout ),
	.datad(\Reg|Mux4~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mul|Mult0|auto_generated|le5a [2]),
	.cout());
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|le5a[2] .lut_mask = 16'hF080;
defparam \ALU1|Mul|Mult0|auto_generated|le5a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[1]));
// synopsys translate_off
defparam \DataIn[1]~I .input_async_reset = "none";
defparam \DataIn[1]~I .input_power_up = "low";
defparam \DataIn[1]~I .input_register_mode = "none";
defparam \DataIn[1]~I .input_sync_reset = "none";
defparam \DataIn[1]~I .oe_async_reset = "none";
defparam \DataIn[1]~I .oe_power_up = "low";
defparam \DataIn[1]~I .oe_register_mode = "none";
defparam \DataIn[1]~I .oe_sync_reset = "none";
defparam \DataIn[1]~I .operation_mode = "input";
defparam \DataIn[1]~I .output_async_reset = "none";
defparam \DataIn[1]~I .output_power_up = "low";
defparam \DataIn[1]~I .output_register_mode = "none";
defparam \DataIn[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[3]));
// synopsys translate_off
defparam \DataIn[3]~I .input_async_reset = "none";
defparam \DataIn[3]~I .input_power_up = "low";
defparam \DataIn[3]~I .input_register_mode = "none";
defparam \DataIn[3]~I .input_sync_reset = "none";
defparam \DataIn[3]~I .oe_async_reset = "none";
defparam \DataIn[3]~I .oe_power_up = "low";
defparam \DataIn[3]~I .oe_register_mode = "none";
defparam \DataIn[3]~I .oe_sync_reset = "none";
defparam \DataIn[3]~I .operation_mode = "input";
defparam \DataIn[3]~I .output_async_reset = "none";
defparam \DataIn[3]~I .output_power_up = "low";
defparam \DataIn[3]~I .output_register_mode = "none";
defparam \DataIn[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[9]));
// synopsys translate_off
defparam \DataIn[9]~I .input_async_reset = "none";
defparam \DataIn[9]~I .input_power_up = "low";
defparam \DataIn[9]~I .input_register_mode = "none";
defparam \DataIn[9]~I .input_sync_reset = "none";
defparam \DataIn[9]~I .oe_async_reset = "none";
defparam \DataIn[9]~I .oe_power_up = "low";
defparam \DataIn[9]~I .oe_register_mode = "none";
defparam \DataIn[9]~I .oe_sync_reset = "none";
defparam \DataIn[9]~I .operation_mode = "input";
defparam \DataIn[9]~I .output_async_reset = "none";
defparam \DataIn[9]~I .output_power_up = "low";
defparam \DataIn[9]~I .output_register_mode = "none";
defparam \DataIn[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[13]));
// synopsys translate_off
defparam \DataIn[13]~I .input_async_reset = "none";
defparam \DataIn[13]~I .input_power_up = "low";
defparam \DataIn[13]~I .input_register_mode = "none";
defparam \DataIn[13]~I .input_sync_reset = "none";
defparam \DataIn[13]~I .oe_async_reset = "none";
defparam \DataIn[13]~I .oe_power_up = "low";
defparam \DataIn[13]~I .oe_register_mode = "none";
defparam \DataIn[13]~I .oe_sync_reset = "none";
defparam \DataIn[13]~I .operation_mode = "input";
defparam \DataIn[13]~I .output_async_reset = "none";
defparam \DataIn[13]~I .output_power_up = "low";
defparam \DataIn[13]~I .output_register_mode = "none";
defparam \DataIn[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WAA[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WAA~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WAA[1]));
// synopsys translate_off
defparam \WAA[1]~I .input_async_reset = "none";
defparam \WAA[1]~I .input_power_up = "low";
defparam \WAA[1]~I .input_register_mode = "none";
defparam \WAA[1]~I .input_sync_reset = "none";
defparam \WAA[1]~I .oe_async_reset = "none";
defparam \WAA[1]~I .oe_power_up = "low";
defparam \WAA[1]~I .oe_register_mode = "none";
defparam \WAA[1]~I .oe_sync_reset = "none";
defparam \WAA[1]~I .operation_mode = "input";
defparam \WAA[1]~I .output_async_reset = "none";
defparam \WAA[1]~I .output_power_up = "low";
defparam \WAA[1]~I .output_register_mode = "none";
defparam \WAA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK~clkctrl .clock_type = "global clock";
defparam \CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S_ALU1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S_ALU1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S_ALU1[3]));
// synopsys translate_off
defparam \S_ALU1[3]~I .input_async_reset = "none";
defparam \S_ALU1[3]~I .input_power_up = "low";
defparam \S_ALU1[3]~I .input_register_mode = "none";
defparam \S_ALU1[3]~I .input_sync_reset = "none";
defparam \S_ALU1[3]~I .oe_async_reset = "none";
defparam \S_ALU1[3]~I .oe_power_up = "low";
defparam \S_ALU1[3]~I .oe_register_mode = "none";
defparam \S_ALU1[3]~I .oe_sync_reset = "none";
defparam \S_ALU1[3]~I .operation_mode = "input";
defparam \S_ALU1[3]~I .output_async_reset = "none";
defparam \S_ALU1[3]~I .output_power_up = "low";
defparam \S_ALU1[3]~I .output_register_mode = "none";
defparam \S_ALU1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S_ALU1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S_ALU1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S_ALU1[2]));
// synopsys translate_off
defparam \S_ALU1[2]~I .input_async_reset = "none";
defparam \S_ALU1[2]~I .input_power_up = "low";
defparam \S_ALU1[2]~I .input_register_mode = "none";
defparam \S_ALU1[2]~I .input_sync_reset = "none";
defparam \S_ALU1[2]~I .oe_async_reset = "none";
defparam \S_ALU1[2]~I .oe_power_up = "low";
defparam \S_ALU1[2]~I .oe_register_mode = "none";
defparam \S_ALU1[2]~I .oe_sync_reset = "none";
defparam \S_ALU1[2]~I .operation_mode = "input";
defparam \S_ALU1[2]~I .output_async_reset = "none";
defparam \S_ALU1[2]~I .output_power_up = "low";
defparam \S_ALU1[2]~I .output_register_mode = "none";
defparam \S_ALU1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RAA[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RAA~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAA[1]));
// synopsys translate_off
defparam \RAA[1]~I .input_async_reset = "none";
defparam \RAA[1]~I .input_power_up = "low";
defparam \RAA[1]~I .input_register_mode = "none";
defparam \RAA[1]~I .input_sync_reset = "none";
defparam \RAA[1]~I .oe_async_reset = "none";
defparam \RAA[1]~I .oe_power_up = "low";
defparam \RAA[1]~I .oe_register_mode = "none";
defparam \RAA[1]~I .oe_sync_reset = "none";
defparam \RAA[1]~I .operation_mode = "input";
defparam \RAA[1]~I .output_async_reset = "none";
defparam \RAA[1]~I .output_power_up = "low";
defparam \RAA[1]~I .output_register_mode = "none";
defparam \RAA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WAB[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WAB~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WAB[0]));
// synopsys translate_off
defparam \WAB[0]~I .input_async_reset = "none";
defparam \WAB[0]~I .input_power_up = "low";
defparam \WAB[0]~I .input_register_mode = "none";
defparam \WAB[0]~I .input_sync_reset = "none";
defparam \WAB[0]~I .oe_async_reset = "none";
defparam \WAB[0]~I .oe_power_up = "low";
defparam \WAB[0]~I .oe_register_mode = "none";
defparam \WAB[0]~I .oe_sync_reset = "none";
defparam \WAB[0]~I .operation_mode = "input";
defparam \WAB[0]~I .output_async_reset = "none";
defparam \WAB[0]~I .output_power_up = "low";
defparam \WAB[0]~I .output_register_mode = "none";
defparam \WAB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WAB[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WAB~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WAB[1]));
// synopsys translate_off
defparam \WAB[1]~I .input_async_reset = "none";
defparam \WAB[1]~I .input_power_up = "low";
defparam \WAB[1]~I .input_register_mode = "none";
defparam \WAB[1]~I .input_sync_reset = "none";
defparam \WAB[1]~I .oe_async_reset = "none";
defparam \WAB[1]~I .oe_power_up = "low";
defparam \WAB[1]~I .oe_register_mode = "none";
defparam \WAB[1]~I .oe_sync_reset = "none";
defparam \WAB[1]~I .operation_mode = "input";
defparam \WAB[1]~I .output_async_reset = "none";
defparam \WAB[1]~I .output_power_up = "low";
defparam \WAB[1]~I .output_register_mode = "none";
defparam \WAB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WEB~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WEB~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WEB));
// synopsys translate_off
defparam \WEB~I .input_async_reset = "none";
defparam \WEB~I .input_power_up = "low";
defparam \WEB~I .input_register_mode = "none";
defparam \WEB~I .input_sync_reset = "none";
defparam \WEB~I .oe_async_reset = "none";
defparam \WEB~I .oe_power_up = "low";
defparam \WEB~I .oe_register_mode = "none";
defparam \WEB~I .oe_sync_reset = "none";
defparam \WEB~I .operation_mode = "input";
defparam \WEB~I .output_async_reset = "none";
defparam \WEB~I .output_power_up = "low";
defparam \WEB~I .output_register_mode = "none";
defparam \WEB~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N6
cycloneii_lcell_comb \Reg|regfile[3][0]~15 (
// Equation(s):
// \Reg|regfile[3][0]~15_combout  = ((!\WEB~combout ) # (!\WAB~combout [1])) # (!\WAB~combout [0])

	.dataa(vcc),
	.datab(\WAB~combout [0]),
	.datac(\WAB~combout [1]),
	.datad(\WEB~combout ),
	.cin(gnd),
	.combout(\Reg|regfile[3][0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile[3][0]~15 .lut_mask = 16'h3FFF;
defparam \Reg|regfile[3][0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[0]));
// synopsys translate_off
defparam \DataIn[0]~I .input_async_reset = "none";
defparam \DataIn[0]~I .input_power_up = "low";
defparam \DataIn[0]~I .input_register_mode = "none";
defparam \DataIn[0]~I .input_sync_reset = "none";
defparam \DataIn[0]~I .oe_async_reset = "none";
defparam \DataIn[0]~I .oe_power_up = "low";
defparam \DataIn[0]~I .oe_register_mode = "none";
defparam \DataIn[0]~I .oe_sync_reset = "none";
defparam \DataIn[0]~I .operation_mode = "input";
defparam \DataIn[0]~I .output_async_reset = "none";
defparam \DataIn[0]~I .output_power_up = "low";
defparam \DataIn[0]~I .output_register_mode = "none";
defparam \DataIn[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IE~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IE~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IE));
// synopsys translate_off
defparam \IE~I .input_async_reset = "none";
defparam \IE~I .input_power_up = "low";
defparam \IE~I .input_register_mode = "none";
defparam \IE~I .input_sync_reset = "none";
defparam \IE~I .oe_async_reset = "none";
defparam \IE~I .oe_power_up = "low";
defparam \IE~I .oe_register_mode = "none";
defparam \IE~I .oe_sync_reset = "none";
defparam \IE~I .operation_mode = "input";
defparam \IE~I .output_async_reset = "none";
defparam \IE~I .output_power_up = "low";
defparam \IE~I .output_register_mode = "none";
defparam \IE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S_ALU2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S_ALU2~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S_ALU2[3]));
// synopsys translate_off
defparam \S_ALU2[3]~I .input_async_reset = "none";
defparam \S_ALU2[3]~I .input_power_up = "low";
defparam \S_ALU2[3]~I .input_register_mode = "none";
defparam \S_ALU2[3]~I .input_sync_reset = "none";
defparam \S_ALU2[3]~I .oe_async_reset = "none";
defparam \S_ALU2[3]~I .oe_power_up = "low";
defparam \S_ALU2[3]~I .oe_register_mode = "none";
defparam \S_ALU2[3]~I .oe_sync_reset = "none";
defparam \S_ALU2[3]~I .operation_mode = "input";
defparam \S_ALU2[3]~I .output_async_reset = "none";
defparam \S_ALU2[3]~I .output_power_up = "low";
defparam \S_ALU2[3]~I .output_register_mode = "none";
defparam \S_ALU2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S_ALU2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S_ALU2~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S_ALU2[1]));
// synopsys translate_off
defparam \S_ALU2[1]~I .input_async_reset = "none";
defparam \S_ALU2[1]~I .input_power_up = "low";
defparam \S_ALU2[1]~I .input_register_mode = "none";
defparam \S_ALU2[1]~I .input_sync_reset = "none";
defparam \S_ALU2[1]~I .oe_async_reset = "none";
defparam \S_ALU2[1]~I .oe_power_up = "low";
defparam \S_ALU2[1]~I .oe_register_mode = "none";
defparam \S_ALU2[1]~I .oe_sync_reset = "none";
defparam \S_ALU2[1]~I .operation_mode = "input";
defparam \S_ALU2[1]~I .output_async_reset = "none";
defparam \S_ALU2[1]~I .output_power_up = "low";
defparam \S_ALU2[1]~I .output_register_mode = "none";
defparam \S_ALU2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S_ALU2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S_ALU2~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S_ALU2[0]));
// synopsys translate_off
defparam \S_ALU2[0]~I .input_async_reset = "none";
defparam \S_ALU2[0]~I .input_power_up = "low";
defparam \S_ALU2[0]~I .input_register_mode = "none";
defparam \S_ALU2[0]~I .input_sync_reset = "none";
defparam \S_ALU2[0]~I .oe_async_reset = "none";
defparam \S_ALU2[0]~I .oe_power_up = "low";
defparam \S_ALU2[0]~I .oe_register_mode = "none";
defparam \S_ALU2[0]~I .oe_sync_reset = "none";
defparam \S_ALU2[0]~I .operation_mode = "input";
defparam \S_ALU2[0]~I .output_async_reset = "none";
defparam \S_ALU2[0]~I .output_power_up = "low";
defparam \S_ALU2[0]~I .output_register_mode = "none";
defparam \S_ALU2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N18
cycloneii_lcell_comb \ALU2|mux16_1|Mux15~1 (
// Equation(s):
// \ALU2|mux16_1|Mux15~1_combout  = (!\S_ALU2~combout [1] & ((\S_ALU2~combout [2] & (!\S_ALU2~combout [3])) # (!\S_ALU2~combout [2] & (\S_ALU2~combout [3] & \S_ALU2~combout [0]))))

	.dataa(\S_ALU2~combout [2]),
	.datab(\S_ALU2~combout [3]),
	.datac(\S_ALU2~combout [1]),
	.datad(\S_ALU2~combout [0]),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux15~1 .lut_mask = 16'h0602;
defparam \ALU2|mux16_1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N24
cycloneii_lcell_comb \Reg|regfile[2][0]~feeder (
// Equation(s):
// \Reg|regfile[2][0]~feeder_combout  = \Reg|regfile[2][0]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Reg|regfile[2][0]~2_combout ),
	.cin(gnd),
	.combout(\Reg|regfile[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile[2][0]~feeder .lut_mask = 16'hFF00;
defparam \Reg|regfile[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N20
cycloneii_lcell_comb \Reg|regfile[2][1]~10 (
// Equation(s):
// \Reg|regfile[2][1]~10_combout  = (\WAB~combout [1] & (!\WAB~combout [0] & \WEB~combout ))

	.dataa(\WAB~combout [1]),
	.datab(vcc),
	.datac(\WAB~combout [0]),
	.datad(\WEB~combout ),
	.cin(gnd),
	.combout(\Reg|regfile[2][1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile[2][1]~10 .lut_mask = 16'h0A00;
defparam \Reg|regfile[2][1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WEA~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WEA~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WEA));
// synopsys translate_off
defparam \WEA~I .input_async_reset = "none";
defparam \WEA~I .input_power_up = "low";
defparam \WEA~I .input_register_mode = "none";
defparam \WEA~I .input_sync_reset = "none";
defparam \WEA~I .oe_async_reset = "none";
defparam \WEA~I .oe_power_up = "low";
defparam \WEA~I .oe_register_mode = "none";
defparam \WEA~I .oe_sync_reset = "none";
defparam \WEA~I .operation_mode = "input";
defparam \WEA~I .output_async_reset = "none";
defparam \WEA~I .output_power_up = "low";
defparam \WEA~I .output_register_mode = "none";
defparam \WEA~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WAA[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WAA~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WAA[0]));
// synopsys translate_off
defparam \WAA[0]~I .input_async_reset = "none";
defparam \WAA[0]~I .input_power_up = "low";
defparam \WAA[0]~I .input_register_mode = "none";
defparam \WAA[0]~I .input_sync_reset = "none";
defparam \WAA[0]~I .oe_async_reset = "none";
defparam \WAA[0]~I .oe_power_up = "low";
defparam \WAA[0]~I .oe_register_mode = "none";
defparam \WAA[0]~I .oe_sync_reset = "none";
defparam \WAA[0]~I .operation_mode = "input";
defparam \WAA[0]~I .output_async_reset = "none";
defparam \WAA[0]~I .output_power_up = "low";
defparam \WAA[0]~I .output_register_mode = "none";
defparam \WAA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N22
cycloneii_lcell_comb \Reg|regfile[2][1]~11 (
// Equation(s):
// \Reg|regfile[2][1]~11_combout  = (\Reg|regfile[2][1]~10_combout ) # ((\WAA~combout [1] & (\WEA~combout  & !\WAA~combout [0])))

	.dataa(\WAA~combout [1]),
	.datab(\Reg|regfile[2][1]~10_combout ),
	.datac(\WEA~combout ),
	.datad(\WAA~combout [0]),
	.cin(gnd),
	.combout(\Reg|regfile[2][1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile[2][1]~11 .lut_mask = 16'hCCEC;
defparam \Reg|regfile[2][1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N25
cycloneii_lcell_ff \Reg|regfile[2][0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg|regfile[2][0]~feeder_combout ),
	.sdata(\Reg|regfile[1][0]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\Reg|regfile[2][1]~10_combout ),
	.ena(\Reg|regfile[2][1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg|regfile[2][0]~regout ));

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RAB[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RAB~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAB[0]));
// synopsys translate_off
defparam \RAB[0]~I .input_async_reset = "none";
defparam \RAB[0]~I .input_power_up = "low";
defparam \RAB[0]~I .input_register_mode = "none";
defparam \RAB[0]~I .input_sync_reset = "none";
defparam \RAB[0]~I .oe_async_reset = "none";
defparam \RAB[0]~I .oe_power_up = "low";
defparam \RAB[0]~I .oe_register_mode = "none";
defparam \RAB[0]~I .oe_sync_reset = "none";
defparam \RAB[0]~I .operation_mode = "input";
defparam \RAB[0]~I .output_async_reset = "none";
defparam \RAB[0]~I .output_power_up = "low";
defparam \RAB[0]~I .output_register_mode = "none";
defparam \RAB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N24
cycloneii_lcell_comb \Reg|regfile~18 (
// Equation(s):
// \Reg|regfile~18_combout  = (\Reg|regfile[0][1]~12_combout  & ((\Reg|regfile[1][0]~3_combout ))) # (!\Reg|regfile[0][1]~12_combout  & (\Reg|regfile[2][0]~2_combout ))

	.dataa(\Reg|regfile[0][1]~12_combout ),
	.datab(vcc),
	.datac(\Reg|regfile[2][0]~2_combout ),
	.datad(\Reg|regfile[1][0]~3_combout ),
	.cin(gnd),
	.combout(\Reg|regfile~18_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile~18 .lut_mask = 16'hFA50;
defparam \Reg|regfile~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N16
cycloneii_lcell_comb \Reg|regfile[0][1]~12 (
// Equation(s):
// \Reg|regfile[0][1]~12_combout  = (\WAB~combout [0]) # ((\WAB~combout [1]) # (!\WEB~combout ))

	.dataa(vcc),
	.datab(\WAB~combout [0]),
	.datac(\WAB~combout [1]),
	.datad(\WEB~combout ),
	.cin(gnd),
	.combout(\Reg|regfile[0][1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile[0][1]~12 .lut_mask = 16'hFCFF;
defparam \Reg|regfile[0][1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N24
cycloneii_lcell_comb \Reg|regfile[0][1]~14 (
// Equation(s):
// \Reg|regfile[0][1]~14_combout  = ((!\WAA~combout [1] & (!\WAA~combout [0] & \WEA~combout ))) # (!\Reg|regfile[0][1]~12_combout )

	.dataa(\WAA~combout [1]),
	.datab(\WAA~combout [0]),
	.datac(\WEA~combout ),
	.datad(\Reg|regfile[0][1]~12_combout ),
	.cin(gnd),
	.combout(\Reg|regfile[0][1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile[0][1]~14 .lut_mask = 16'h10FF;
defparam \Reg|regfile[0][1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y29_N25
cycloneii_lcell_ff \Reg|regfile[0][0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg|regfile~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg|regfile[0][1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg|regfile[0][0]~regout ));

// Location: LCCOMB_X32_Y29_N28
cycloneii_lcell_comb \Reg|regfile[1][0]~feeder (
// Equation(s):
// \Reg|regfile[1][0]~feeder_combout  = \Reg|regfile[1][0]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Reg|regfile[1][0]~3_combout ),
	.cin(gnd),
	.combout(\Reg|regfile[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile[1][0]~feeder .lut_mask = 16'hFF00;
defparam \Reg|regfile[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N18
cycloneii_lcell_comb \Reg|regfile[1][1]~8 (
// Equation(s):
// \Reg|regfile[1][1]~8_combout  = ((\WAB~combout [1]) # (!\WEB~combout )) # (!\WAB~combout [0])

	.dataa(vcc),
	.datab(\WAB~combout [0]),
	.datac(\WAB~combout [1]),
	.datad(\WEB~combout ),
	.cin(gnd),
	.combout(\Reg|regfile[1][1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile[1][1]~8 .lut_mask = 16'hF3FF;
defparam \Reg|regfile[1][1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N12
cycloneii_lcell_comb \Reg|regfile[1][1]~9 (
// Equation(s):
// \Reg|regfile[1][1]~9_combout  = ((!\WAA~combout [1] & (\WAA~combout [0] & \WEA~combout ))) # (!\Reg|regfile[1][1]~8_combout )

	.dataa(\WAA~combout [1]),
	.datab(\WAA~combout [0]),
	.datac(\WEA~combout ),
	.datad(\Reg|regfile[1][1]~8_combout ),
	.cin(gnd),
	.combout(\Reg|regfile[1][1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile[1][1]~9 .lut_mask = 16'h40FF;
defparam \Reg|regfile[1][1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y29_N29
cycloneii_lcell_ff \Reg|regfile[1][0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg|regfile[1][0]~feeder_combout ),
	.sdata(\Reg|regfile[2][0]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\Reg|regfile[1][1]~8_combout ),
	.ena(\Reg|regfile[1][1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg|regfile[1][0]~regout ));

// Location: LCCOMB_X32_Y29_N14
cycloneii_lcell_comb \Reg|Mux7~0 (
// Equation(s):
// \Reg|Mux7~0_combout  = (\RAB~combout [1] & (\RAB~combout [0])) # (!\RAB~combout [1] & ((\RAB~combout [0] & ((\Reg|regfile[1][0]~regout ))) # (!\RAB~combout [0] & (\Reg|regfile[0][0]~regout ))))

	.dataa(\RAB~combout [1]),
	.datab(\RAB~combout [0]),
	.datac(\Reg|regfile[0][0]~regout ),
	.datad(\Reg|regfile[1][0]~regout ),
	.cin(gnd),
	.combout(\Reg|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Mux7~0 .lut_mask = 16'hDC98;
defparam \Reg|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N0
cycloneii_lcell_comb \Reg|Mux7~1 (
// Equation(s):
// \Reg|Mux7~1_combout  = (\RAB~combout [1] & ((\Reg|Mux7~0_combout  & ((\Reg|regfile[3][0]~regout ))) # (!\Reg|Mux7~0_combout  & (\Reg|regfile[2][0]~regout )))) # (!\RAB~combout [1] & (((\Reg|Mux7~0_combout ))))

	.dataa(\RAB~combout [1]),
	.datab(\Reg|regfile[2][0]~regout ),
	.datac(\Reg|Mux7~0_combout ),
	.datad(\Reg|regfile[3][0]~regout ),
	.cin(gnd),
	.combout(\Reg|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Mux7~1 .lut_mask = 16'hF858;
defparam \Reg|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N22
cycloneii_lcell_comb \ALU2|mux16_1|Mux14~2 (
// Equation(s):
// \ALU2|mux16_1|Mux14~2_combout  = (\S_ALU2~combout [2] & (!\S_ALU2~combout [3] & ((\S_ALU2~combout [0])))) # (!\S_ALU2~combout [2] & (\S_ALU2~combout [3] & (!\S_ALU2~combout [1])))

	.dataa(\S_ALU2~combout [2]),
	.datab(\S_ALU2~combout [3]),
	.datac(\S_ALU2~combout [1]),
	.datad(\S_ALU2~combout [0]),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux14~2 .lut_mask = 16'h2604;
defparam \ALU2|mux16_1|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[2]));
// synopsys translate_off
defparam \DataIn[2]~I .input_async_reset = "none";
defparam \DataIn[2]~I .input_power_up = "low";
defparam \DataIn[2]~I .input_register_mode = "none";
defparam \DataIn[2]~I .input_sync_reset = "none";
defparam \DataIn[2]~I .oe_async_reset = "none";
defparam \DataIn[2]~I .oe_power_up = "low";
defparam \DataIn[2]~I .oe_register_mode = "none";
defparam \DataIn[2]~I .oe_sync_reset = "none";
defparam \DataIn[2]~I .operation_mode = "input";
defparam \DataIn[2]~I .output_async_reset = "none";
defparam \DataIn[2]~I .output_power_up = "low";
defparam \DataIn[2]~I .output_register_mode = "none";
defparam \DataIn[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N28
cycloneii_lcell_comb \ALU2|mux16_1|Mux13~2 (
// Equation(s):
// \ALU2|mux16_1|Mux13~2_combout  = (\S_ALU2~combout [2] & ((\S_ALU2~combout [3]) # ((\S_ALU2~combout [1])))) # (!\S_ALU2~combout [2] & ((\S_ALU2~combout [1] & (\S_ALU2~combout [3] & !\S_ALU2~combout [0])) # (!\S_ALU2~combout [1] & ((\S_ALU2~combout [0])))))

	.dataa(\S_ALU2~combout [2]),
	.datab(\S_ALU2~combout [3]),
	.datac(\S_ALU2~combout [1]),
	.datad(\S_ALU2~combout [0]),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux13~2 .lut_mask = 16'hADE8;
defparam \ALU2|mux16_1|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N0
cycloneii_lcell_comb \ALU2|mux16_1|Mux13~0 (
// Equation(s):
// \ALU2|mux16_1|Mux13~0_combout  = (\S_ALU2~combout [2] & (!\S_ALU2~combout [3] & ((\S_ALU2~combout [0])))) # (!\S_ALU2~combout [2] & (\S_ALU2~combout [3] & (!\S_ALU2~combout [1])))

	.dataa(\S_ALU2~combout [2]),
	.datab(\S_ALU2~combout [3]),
	.datac(\S_ALU2~combout [1]),
	.datad(\S_ALU2~combout [0]),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux13~0 .lut_mask = 16'h2604;
defparam \ALU2|mux16_1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N20
cycloneii_lcell_comb \ALU2|mux16_1|Mux13~4 (
// Equation(s):
// \ALU2|mux16_1|Mux13~4_combout  = \ALU2|mux16_1|Mux13~0_combout  $ (((\S_ALU2~combout [2] & \ALU1|Mul|Mult0|auto_generated|le3a [5])))

	.dataa(\S_ALU2~combout [2]),
	.datab(\ALU2|mux16_1|Mux13~0_combout ),
	.datac(vcc),
	.datad(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux13~4 .lut_mask = 16'h66CC;
defparam \ALU2|mux16_1|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S_ALU1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S_ALU1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S_ALU1[1]));
// synopsys translate_off
defparam \S_ALU1[1]~I .input_async_reset = "none";
defparam \S_ALU1[1]~I .input_power_up = "low";
defparam \S_ALU1[1]~I .input_register_mode = "none";
defparam \S_ALU1[1]~I .input_sync_reset = "none";
defparam \S_ALU1[1]~I .oe_async_reset = "none";
defparam \S_ALU1[1]~I .oe_power_up = "low";
defparam \S_ALU1[1]~I .oe_register_mode = "none";
defparam \S_ALU1[1]~I .oe_sync_reset = "none";
defparam \S_ALU1[1]~I .operation_mode = "input";
defparam \S_ALU1[1]~I .output_async_reset = "none";
defparam \S_ALU1[1]~I .output_power_up = "low";
defparam \S_ALU1[1]~I .output_register_mode = "none";
defparam \S_ALU1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N16
cycloneii_lcell_comb \ALU1|mux16_1|Mux13~1 (
// Equation(s):
// \ALU1|mux16_1|Mux13~1_combout  = (\S_ALU1~combout [3] & ((\S_ALU1~combout [0]) # (\S_ALU1~combout [1])))

	.dataa(\S_ALU1~combout [0]),
	.datab(vcc),
	.datac(\S_ALU1~combout [3]),
	.datad(\S_ALU1~combout [1]),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux13~1 .lut_mask = 16'hF0A0;
defparam \ALU1|mux16_1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N22
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|le3a[1] (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|le3a [1] = (\Reg|Mux7~1_combout  & (\ALU1|Mul|Mult0|auto_generated|le3a [5] $ ((\Reg|Mux2~1_combout )))) # (!\Reg|Mux7~1_combout  & (\ALU1|Mul|Mult0|auto_generated|le3a [5] & ((!\Reg|Mux3~1_combout ))))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datab(\Reg|Mux2~1_combout ),
	.datac(\Reg|Mux7~1_combout ),
	.datad(\Reg|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mul|Mult0|auto_generated|le3a [1]),
	.cout());
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|le3a[1] .lut_mask = 16'h606A;
defparam \ALU1|Mul|Mult0|auto_generated|le3a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N4
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|le3a[0] (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|le3a [0] = \ALU1|Mul|Mult0|auto_generated|le3a [5] $ (((\Reg|Mux7~1_combout  & \Reg|Mux3~1_combout )))

	.dataa(vcc),
	.datab(\Reg|Mux7~1_combout ),
	.datac(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datad(\Reg|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mul|Mult0|auto_generated|le3a [0]),
	.cout());
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|le3a[0] .lut_mask = 16'h3CF0;
defparam \ALU1|Mul|Mult0|auto_generated|le3a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N14
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|op_3~0 (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|op_3~0_combout  = (\ALU1|Mul|Mult0|auto_generated|le3a [5] & (\ALU1|Mul|Mult0|auto_generated|le3a [0] $ (VCC))) # (!\ALU1|Mul|Mult0|auto_generated|le3a [5] & (\ALU1|Mul|Mult0|auto_generated|le3a [0] & VCC))
// \ALU1|Mul|Mult0|auto_generated|op_3~1  = CARRY((\ALU1|Mul|Mult0|auto_generated|le3a [5] & \ALU1|Mul|Mult0|auto_generated|le3a [0]))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datab(\ALU1|Mul|Mult0|auto_generated|le3a [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU1|Mul|Mult0|auto_generated|op_3~0_combout ),
	.cout(\ALU1|Mul|Mult0|auto_generated|op_3~1 ));
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|op_3~0 .lut_mask = 16'h6688;
defparam \ALU1|Mul|Mult0|auto_generated|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N16
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|op_3~2 (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|op_3~2_combout  = (\ALU1|Mul|Mult0|auto_generated|le3a [1] & (!\ALU1|Mul|Mult0|auto_generated|op_3~1 )) # (!\ALU1|Mul|Mult0|auto_generated|le3a [1] & ((\ALU1|Mul|Mult0|auto_generated|op_3~1 ) # (GND)))
// \ALU1|Mul|Mult0|auto_generated|op_3~3  = CARRY((!\ALU1|Mul|Mult0|auto_generated|op_3~1 ) # (!\ALU1|Mul|Mult0|auto_generated|le3a [1]))

	.dataa(vcc),
	.datab(\ALU1|Mul|Mult0|auto_generated|le3a [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|Mul|Mult0|auto_generated|op_3~1 ),
	.combout(\ALU1|Mul|Mult0|auto_generated|op_3~2_combout ),
	.cout(\ALU1|Mul|Mult0|auto_generated|op_3~3 ));
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|op_3~2 .lut_mask = 16'h3C3F;
defparam \ALU1|Mul|Mult0|auto_generated|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S_ALU1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S_ALU1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S_ALU1[0]));
// synopsys translate_off
defparam \S_ALU1[0]~I .input_async_reset = "none";
defparam \S_ALU1[0]~I .input_power_up = "low";
defparam \S_ALU1[0]~I .input_register_mode = "none";
defparam \S_ALU1[0]~I .input_sync_reset = "none";
defparam \S_ALU1[0]~I .oe_async_reset = "none";
defparam \S_ALU1[0]~I .oe_power_up = "low";
defparam \S_ALU1[0]~I .oe_register_mode = "none";
defparam \S_ALU1[0]~I .oe_sync_reset = "none";
defparam \S_ALU1[0]~I .operation_mode = "input";
defparam \S_ALU1[0]~I .output_async_reset = "none";
defparam \S_ALU1[0]~I .output_power_up = "low";
defparam \S_ALU1[0]~I .output_register_mode = "none";
defparam \S_ALU1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N18
cycloneii_lcell_comb \ALU1|mux16_1|Mux13~3 (
// Equation(s):
// \ALU1|mux16_1|Mux13~3_combout  = (\S_ALU1~combout [0]) # (!\S_ALU1~combout [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\S_ALU1~combout [0]),
	.datad(\S_ALU1~combout [3]),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux13~3 .lut_mask = 16'hF0FF;
defparam \ALU1|mux16_1|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N14
cycloneii_lcell_comb \ALU1|mux16_1|Mux13~2 (
// Equation(s):
// \ALU1|mux16_1|Mux13~2_combout  = (\S_ALU1~combout [0] & !\S_ALU1~combout [2])

	.dataa(\S_ALU1~combout [0]),
	.datab(vcc),
	.datac(\S_ALU1~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux13~2 .lut_mask = 16'h0A0A;
defparam \ALU1|mux16_1|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N24
cycloneii_lcell_comb \ALU1|mux16_1|Mux14~0 (
// Equation(s):
// \ALU1|mux16_1|Mux14~0_combout  = \ALU1|Mul|Mult0|auto_generated|le3a [5] $ (((\Reg|Mux7~1_combout  & \Reg|Mux3~1_combout )))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datab(\Reg|Mux7~1_combout ),
	.datac(\Reg|Mux3~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux14~0 .lut_mask = 16'h6A6A;
defparam \ALU1|mux16_1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N10
cycloneii_lcell_comb \ALU1|mux16_1|Mux14~1 (
// Equation(s):
// \ALU1|mux16_1|Mux14~1_combout  = \Reg|Mux2~1_combout  $ (((\S_ALU1~combout [1] & \Reg|Mux3~1_combout )))

	.dataa(vcc),
	.datab(\S_ALU1~combout [1]),
	.datac(\Reg|Mux3~1_combout ),
	.datad(\Reg|Mux2~1_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux14~1 .lut_mask = 16'h3FC0;
defparam \ALU1|mux16_1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N16
cycloneii_lcell_comb \ALU1|mux16_1|Mux14~2 (
// Equation(s):
// \ALU1|mux16_1|Mux14~2_combout  = \ALU1|mux16_1|Mux14~1_combout  $ (((\ALU1|mux16_1|Mux14~0_combout  & ((!\S_ALU1~combout [1]))) # (!\ALU1|mux16_1|Mux14~0_combout  & (!\S_ALU1~combout [0]))))

	.dataa(\S_ALU1~combout [0]),
	.datab(\S_ALU1~combout [1]),
	.datac(\ALU1|mux16_1|Mux14~0_combout ),
	.datad(\ALU1|mux16_1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux14~2 .lut_mask = 16'hCA35;
defparam \ALU1|mux16_1|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N4
cycloneii_lcell_comb \ALU1|mux16_1|Mux14~5 (
// Equation(s):
// \ALU1|mux16_1|Mux14~5_combout  = (\ALU1|mux16_1|Mux13~0_combout  & ((\ALU1|mux16_1|Mux13~2_combout  & ((\Reg|Mux2~1_combout ))) # (!\ALU1|mux16_1|Mux13~2_combout  & (\ALU1|mux16_1|Mux14~2_combout )))) # (!\ALU1|mux16_1|Mux13~0_combout  & 
// (((\Reg|Mux2~1_combout ))))

	.dataa(\ALU1|mux16_1|Mux13~0_combout ),
	.datab(\ALU1|mux16_1|Mux13~2_combout ),
	.datac(\ALU1|mux16_1|Mux14~2_combout ),
	.datad(\Reg|Mux2~1_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux14~5 .lut_mask = 16'hFD20;
defparam \ALU1|mux16_1|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N6
cycloneii_lcell_comb \ALU1|mux16_1|Mux13~0 (
// Equation(s):
// \ALU1|mux16_1|Mux13~0_combout  = (\S_ALU1~combout [2]) # ((\S_ALU1~combout [0] & \S_ALU1~combout [1]))

	.dataa(\S_ALU1~combout [0]),
	.datab(vcc),
	.datac(\S_ALU1~combout [2]),
	.datad(\S_ALU1~combout [1]),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux13~0 .lut_mask = 16'hFAF0;
defparam \ALU1|mux16_1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N6
cycloneii_lcell_comb \ALU1|mux16_1|Mux14~6 (
// Equation(s):
// \ALU1|mux16_1|Mux14~6_combout  = (\ALU1|mux16_1|Mux14~5_combout  & ((\ALU1|mux16_1|Mux13~0_combout ) # (\ALU1|Mul|Mult0|auto_generated|le3a [5] $ (!\ALU1|mux16_1|Mux13~2_combout )))) # (!\ALU1|mux16_1|Mux14~5_combout  & 
// (\ALU1|Mul|Mult0|auto_generated|le3a [5] & (\ALU1|mux16_1|Mux13~2_combout  $ (!\ALU1|mux16_1|Mux13~0_combout ))))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datab(\ALU1|mux16_1|Mux13~2_combout ),
	.datac(\ALU1|mux16_1|Mux14~5_combout ),
	.datad(\ALU1|mux16_1|Mux13~0_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux14~6 .lut_mask = 16'hF892;
defparam \ALU1|mux16_1|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N18
cycloneii_lcell_comb \ALU1|mux16_1|Mux14~3 (
// Equation(s):
// \ALU1|mux16_1|Mux14~3_combout  = (\ALU1|mux16_1|Mux13~1_combout  & (\ALU1|mux16_1|Mux13~3_combout )) # (!\ALU1|mux16_1|Mux13~1_combout  & ((\ALU1|mux16_1|Mux13~3_combout  & ((\ALU1|mux16_1|Mux14~6_combout ))) # (!\ALU1|mux16_1|Mux13~3_combout  & 
// (\Reg|Mux3~1_combout ))))

	.dataa(\ALU1|mux16_1|Mux13~1_combout ),
	.datab(\ALU1|mux16_1|Mux13~3_combout ),
	.datac(\Reg|Mux3~1_combout ),
	.datad(\ALU1|mux16_1|Mux14~6_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux14~3 .lut_mask = 16'hDC98;
defparam \ALU1|mux16_1|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N28
cycloneii_lcell_comb \ALU1|mux16_1|Mux14~4 (
// Equation(s):
// \ALU1|mux16_1|Mux14~4_combout  = (\ALU1|mux16_1|Mux13~1_combout  & ((\ALU1|mux16_1|Mux14~3_combout  & (\Reg|Mux1~1_combout )) # (!\ALU1|mux16_1|Mux14~3_combout  & ((\ALU1|Mul|Mult0|auto_generated|op_3~2_combout ))))) # (!\ALU1|mux16_1|Mux13~1_combout  & 
// (((\ALU1|mux16_1|Mux14~3_combout ))))

	.dataa(\Reg|Mux1~1_combout ),
	.datab(\ALU1|mux16_1|Mux13~1_combout ),
	.datac(\ALU1|Mul|Mult0|auto_generated|op_3~2_combout ),
	.datad(\ALU1|mux16_1|Mux14~3_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux14~4 .lut_mask = 16'hBBC0;
defparam \ALU1|mux16_1|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N12
cycloneii_lcell_comb \Reg|regfile[2][1]~1 (
// Equation(s):
// \Reg|regfile[2][1]~1_combout  = (\ALU1|mux16_1|Mux13~4_combout  & (\Reg|Mux2~1_combout )) # (!\ALU1|mux16_1|Mux13~4_combout  & ((\ALU1|mux16_1|Mux14~4_combout )))

	.dataa(\ALU1|mux16_1|Mux13~4_combout ),
	.datab(\Reg|Mux2~1_combout ),
	.datac(vcc),
	.datad(\ALU1|mux16_1|Mux14~4_combout ),
	.cin(gnd),
	.combout(\Reg|regfile[2][1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile[2][1]~1 .lut_mask = 16'hDD88;
defparam \Reg|regfile[2][1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N20
cycloneii_lcell_comb \Reg|regfile~16 (
// Equation(s):
// \Reg|regfile~16_combout  = (\Reg|regfile[3][0]~15_combout  & (\Reg|regfile[2][1]~1_combout )) # (!\Reg|regfile[3][0]~15_combout  & ((\Reg|regfile[1][1]~0_combout )))

	.dataa(vcc),
	.datab(\Reg|regfile[3][0]~15_combout ),
	.datac(\Reg|regfile[2][1]~1_combout ),
	.datad(\Reg|regfile[1][1]~0_combout ),
	.cin(gnd),
	.combout(\Reg|regfile~16_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile~16 .lut_mask = 16'hF3C0;
defparam \Reg|regfile~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N26
cycloneii_lcell_comb \Reg|regfile[3][0]~17 (
// Equation(s):
// \Reg|regfile[3][0]~17_combout  = ((\WAA~combout [1] & (\WEA~combout  & \WAA~combout [0]))) # (!\Reg|regfile[3][0]~15_combout )

	.dataa(\WAA~combout [1]),
	.datab(\Reg|regfile[3][0]~15_combout ),
	.datac(\WEA~combout ),
	.datad(\WAA~combout [0]),
	.cin(gnd),
	.combout(\Reg|regfile[3][0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile[3][0]~17 .lut_mask = 16'hB333;
defparam \Reg|regfile[3][0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y29_N21
cycloneii_lcell_ff \Reg|regfile[3][1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg|regfile~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg|regfile[3][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg|regfile[3][1]~regout ));

// Location: LCCOMB_X31_Y29_N8
cycloneii_lcell_comb \Reg|regfile~13 (
// Equation(s):
// \Reg|regfile~13_combout  = (\Reg|regfile[0][1]~12_combout  & (\Reg|regfile[2][1]~1_combout )) # (!\Reg|regfile[0][1]~12_combout  & ((\Reg|regfile[1][1]~0_combout )))

	.dataa(vcc),
	.datab(\Reg|regfile[2][1]~1_combout ),
	.datac(\Reg|regfile[1][1]~0_combout ),
	.datad(\Reg|regfile[0][1]~12_combout ),
	.cin(gnd),
	.combout(\Reg|regfile~13_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile~13 .lut_mask = 16'hCCF0;
defparam \Reg|regfile~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N9
cycloneii_lcell_ff \Reg|regfile[0][1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg|regfile~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg|regfile[0][1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg|regfile[0][1]~regout ));

// Location: LCFF_X31_Y29_N13
cycloneii_lcell_ff \Reg|regfile[2][1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg|regfile[2][1]~1_combout ),
	.sdata(\Reg|regfile[1][1]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Reg|regfile[2][1]~10_combout ),
	.ena(\Reg|regfile[2][1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg|regfile[2][1]~regout ));

// Location: LCCOMB_X31_Y29_N0
cycloneii_lcell_comb \Reg|Mux2~0 (
// Equation(s):
// \Reg|Mux2~0_combout  = (\RAA~combout [0] & (\RAA~combout [1])) # (!\RAA~combout [0] & ((\RAA~combout [1] & ((\Reg|regfile[2][1]~regout ))) # (!\RAA~combout [1] & (\Reg|regfile[0][1]~regout ))))

	.dataa(\RAA~combout [0]),
	.datab(\RAA~combout [1]),
	.datac(\Reg|regfile[0][1]~regout ),
	.datad(\Reg|regfile[2][1]~regout ),
	.cin(gnd),
	.combout(\Reg|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Mux2~0 .lut_mask = 16'hDC98;
defparam \Reg|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N26
cycloneii_lcell_comb \Reg|Mux2~1 (
// Equation(s):
// \Reg|Mux2~1_combout  = (\RAA~combout [0] & ((\Reg|Mux2~0_combout  & ((\Reg|regfile[3][1]~regout ))) # (!\Reg|Mux2~0_combout  & (\Reg|regfile[1][1]~regout )))) # (!\RAA~combout [0] & (((\Reg|Mux2~0_combout ))))

	.dataa(\RAA~combout [0]),
	.datab(\Reg|regfile[1][1]~regout ),
	.datac(\Reg|regfile[3][1]~regout ),
	.datad(\Reg|Mux2~0_combout ),
	.cin(gnd),
	.combout(\Reg|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Mux2~1 .lut_mask = 16'hF588;
defparam \Reg|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N12
cycloneii_lcell_comb \Reg|regfile~20 (
// Equation(s):
// \Reg|regfile~20_combout  = (\Reg|regfile[0][1]~12_combout  & (!\ALU1|mux16_1|Mux13~4_combout )) # (!\Reg|regfile[0][1]~12_combout  & ((\Reg|regfile[2][2]~4_combout )))

	.dataa(\ALU1|mux16_1|Mux13~4_combout ),
	.datab(vcc),
	.datac(\Reg|regfile[0][1]~12_combout ),
	.datad(\Reg|regfile[2][2]~4_combout ),
	.cin(gnd),
	.combout(\Reg|regfile~20_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile~20 .lut_mask = 16'h5F50;
defparam \Reg|regfile~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N8
cycloneii_lcell_comb \ALU1|mux16_1|Mux13~11 (
// Equation(s):
// \ALU1|mux16_1|Mux13~11_combout  = (\Reg|Mux1~1_combout  & ((\ALU1|mux16_1|Mux13~0_combout ) # (\ALU1|mux16_1|Mux13~2_combout  $ (!\Reg|Mux5~1_combout )))) # (!\Reg|Mux1~1_combout  & ((\ALU1|mux16_1|Mux13~2_combout  & (\ALU1|mux16_1|Mux13~0_combout  & 
// \Reg|Mux5~1_combout )) # (!\ALU1|mux16_1|Mux13~2_combout  & ((\ALU1|mux16_1|Mux13~0_combout ) # (\Reg|Mux5~1_combout )))))

	.dataa(\Reg|Mux1~1_combout ),
	.datab(\ALU1|mux16_1|Mux13~2_combout ),
	.datac(\ALU1|mux16_1|Mux13~0_combout ),
	.datad(\Reg|Mux5~1_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux13~11 .lut_mask = 16'hF9B2;
defparam \ALU1|mux16_1|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N20
cycloneii_lcell_comb \ALU1|Add|co1~0 (
// Equation(s):
// \ALU1|Add|co1~0_combout  = (\ALU1|Mul|Mult0|auto_generated|le3a [5] & ((\Reg|Mux2~1_combout ) # ((\Reg|Mux7~1_combout  & \Reg|Mux3~1_combout )))) # (!\ALU1|Mul|Mult0|auto_generated|le3a [5] & (\Reg|Mux2~1_combout  & (\Reg|Mux7~1_combout  & 
// \Reg|Mux3~1_combout )))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datab(\Reg|Mux2~1_combout ),
	.datac(\Reg|Mux7~1_combout ),
	.datad(\Reg|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Add|co1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Add|co1~0 .lut_mask = 16'hE888;
defparam \ALU1|Add|co1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N20
cycloneii_lcell_comb \ALU1|Add|s[2] (
// Equation(s):
// \ALU1|Add|s [2] = \Reg|Mux1~1_combout  $ (\ALU1|Add|co1~0_combout  $ (\Reg|Mux5~1_combout ))

	.dataa(\Reg|Mux1~1_combout ),
	.datab(vcc),
	.datac(\ALU1|Add|co1~0_combout ),
	.datad(\Reg|Mux5~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Add|s [2]),
	.cout());
// synopsys translate_off
defparam \ALU1|Add|s[2] .lut_mask = 16'hA55A;
defparam \ALU1|Add|s[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N6
cycloneii_lcell_comb \ALU1|Sub|co1~0 (
// Equation(s):
// \ALU1|Sub|co1~0_combout  = (\ALU1|Mul|Mult0|auto_generated|le3a [5] & (\Reg|Mux2~1_combout  & (!\Reg|Mux7~1_combout  & \Reg|Mux3~1_combout ))) # (!\ALU1|Mul|Mult0|auto_generated|le3a [5] & ((\Reg|Mux2~1_combout ) # ((!\Reg|Mux7~1_combout  & 
// \Reg|Mux3~1_combout ))))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datab(\Reg|Mux2~1_combout ),
	.datac(\Reg|Mux7~1_combout ),
	.datad(\Reg|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Sub|co1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Sub|co1~0 .lut_mask = 16'h4D44;
defparam \ALU1|Sub|co1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N26
cycloneii_lcell_comb \ALU1|mux16_1|Mux13~5 (
// Equation(s):
// \ALU1|mux16_1|Mux13~5_combout  = \Reg|Mux1~1_combout  $ (((\S_ALU1~combout [1] & ((\Reg|Mux5~1_combout ))) # (!\S_ALU1~combout [1] & (\Reg|Mux2~1_combout ))))

	.dataa(\Reg|Mux1~1_combout ),
	.datab(\S_ALU1~combout [1]),
	.datac(\Reg|Mux2~1_combout ),
	.datad(\Reg|Mux5~1_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux13~5 .lut_mask = 16'h569A;
defparam \ALU1|mux16_1|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N0
cycloneii_lcell_comb \ALU1|mux16_1|Mux13~6 (
// Equation(s):
// \ALU1|mux16_1|Mux13~6_combout  = (\S_ALU1~combout [0] & (\S_ALU1~combout [1])) # (!\S_ALU1~combout [0] & (\ALU1|mux16_1|Mux13~5_combout  $ (((!\ALU1|Sub|co1~0_combout ) # (!\S_ALU1~combout [1])))))

	.dataa(\S_ALU1~combout [0]),
	.datab(\S_ALU1~combout [1]),
	.datac(\ALU1|Sub|co1~0_combout ),
	.datad(\ALU1|mux16_1|Mux13~5_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux13~6 .lut_mask = 16'hC89D;
defparam \ALU1|mux16_1|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N24
cycloneii_lcell_comb \ALU1|mux16_1|Mux13~7 (
// Equation(s):
// \ALU1|mux16_1|Mux13~7_combout  = (\S_ALU1~combout [0] & ((\ALU1|mux16_1|Mux13~6_combout  & (\ALU1|Incre|s [2])) # (!\ALU1|mux16_1|Mux13~6_combout  & ((\ALU1|Add|s [2]))))) # (!\S_ALU1~combout [0] & (((\ALU1|mux16_1|Mux13~6_combout ))))

	.dataa(\ALU1|Incre|s [2]),
	.datab(\S_ALU1~combout [0]),
	.datac(\ALU1|Add|s [2]),
	.datad(\ALU1|mux16_1|Mux13~6_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux13~7 .lut_mask = 16'hBBC0;
defparam \ALU1|mux16_1|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N14
cycloneii_lcell_comb \ALU1|mux16_1|Mux13~12 (
// Equation(s):
// \ALU1|mux16_1|Mux13~12_combout  = (\ALU1|mux16_1|Mux13~11_combout  & (((\ALU1|mux16_1|Mux13~2_combout ) # (\ALU1|mux16_1|Mux13~7_combout )) # (!\ALU1|mux16_1|Mux13~0_combout )))

	.dataa(\ALU1|mux16_1|Mux13~0_combout ),
	.datab(\ALU1|mux16_1|Mux13~2_combout ),
	.datac(\ALU1|mux16_1|Mux13~11_combout ),
	.datad(\ALU1|mux16_1|Mux13~7_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux13~12 .lut_mask = 16'hF0D0;
defparam \ALU1|mux16_1|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N30
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|le4a[5] (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|le4a [5] = \Reg|Mux4~1_combout  $ (((\ALU1|Mul|Mult0|auto_generated|le3a [5] & \Reg|Mux5~1_combout )))

	.dataa(vcc),
	.datab(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datac(\Reg|Mux4~1_combout ),
	.datad(\Reg|Mux5~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mul|Mult0|auto_generated|le4a [5]),
	.cout());
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|le4a[5] .lut_mask = 16'h3CF0;
defparam \ALU1|Mul|Mult0|auto_generated|le4a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N0
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|op_1~0_combout  = (\ALU1|Mul|Mult0|auto_generated|le3a [2] & (\ALU1|Mul|Mult0|auto_generated|le4a [5] $ (VCC))) # (!\ALU1|Mul|Mult0|auto_generated|le3a [2] & (\ALU1|Mul|Mult0|auto_generated|le4a [5] & VCC))
// \ALU1|Mul|Mult0|auto_generated|op_1~1  = CARRY((\ALU1|Mul|Mult0|auto_generated|le3a [2] & \ALU1|Mul|Mult0|auto_generated|le4a [5]))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le3a [2]),
	.datab(\ALU1|Mul|Mult0|auto_generated|le4a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU1|Mul|Mult0|auto_generated|op_1~0_combout ),
	.cout(\ALU1|Mul|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \ALU1|Mul|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N18
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|op_3~4 (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|op_3~4_combout  = ((\ALU1|Mul|Mult0|auto_generated|le4a [0] $ (\ALU1|Mul|Mult0|auto_generated|op_1~0_combout  $ (!\ALU1|Mul|Mult0|auto_generated|op_3~3 )))) # (GND)
// \ALU1|Mul|Mult0|auto_generated|op_3~5  = CARRY((\ALU1|Mul|Mult0|auto_generated|le4a [0] & ((\ALU1|Mul|Mult0|auto_generated|op_1~0_combout ) # (!\ALU1|Mul|Mult0|auto_generated|op_3~3 ))) # (!\ALU1|Mul|Mult0|auto_generated|le4a [0] & 
// (\ALU1|Mul|Mult0|auto_generated|op_1~0_combout  & !\ALU1|Mul|Mult0|auto_generated|op_3~3 )))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le4a [0]),
	.datab(\ALU1|Mul|Mult0|auto_generated|op_1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|Mul|Mult0|auto_generated|op_3~3 ),
	.combout(\ALU1|Mul|Mult0|auto_generated|op_3~4_combout ),
	.cout(\ALU1|Mul|Mult0|auto_generated|op_3~5 ));
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|op_3~4 .lut_mask = 16'h698E;
defparam \ALU1|Mul|Mult0|auto_generated|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N2
cycloneii_lcell_comb \ALU1|mux16_1|Mux13~8 (
// Equation(s):
// \ALU1|mux16_1|Mux13~8_combout  = (\ALU1|mux16_1|Mux13~1_combout  & ((\ALU1|mux16_1|Mux13~3_combout ) # ((\ALU1|Mul|Mult0|auto_generated|op_3~4_combout )))) # (!\ALU1|mux16_1|Mux13~1_combout  & (!\ALU1|mux16_1|Mux13~3_combout  & (\Reg|Mux2~1_combout )))

	.dataa(\ALU1|mux16_1|Mux13~1_combout ),
	.datab(\ALU1|mux16_1|Mux13~3_combout ),
	.datac(\Reg|Mux2~1_combout ),
	.datad(\ALU1|Mul|Mult0|auto_generated|op_3~4_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux13~8 .lut_mask = 16'hBA98;
defparam \ALU1|mux16_1|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N28
cycloneii_lcell_comb \ALU1|mux16_1|Mux13~9 (
// Equation(s):
// \ALU1|mux16_1|Mux13~9_combout  = (\ALU1|mux16_1|Mux13~3_combout  & ((\ALU1|mux16_1|Mux13~8_combout  & (\Reg|Mux0~1_combout )) # (!\ALU1|mux16_1|Mux13~8_combout  & ((\ALU1|mux16_1|Mux13~12_combout ))))) # (!\ALU1|mux16_1|Mux13~3_combout  & 
// (((\ALU1|mux16_1|Mux13~8_combout ))))

	.dataa(\Reg|Mux0~1_combout ),
	.datab(\ALU1|mux16_1|Mux13~3_combout ),
	.datac(\ALU1|mux16_1|Mux13~12_combout ),
	.datad(\ALU1|mux16_1|Mux13~8_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux13~9 .lut_mask = 16'hBBC0;
defparam \ALU1|mux16_1|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N2
cycloneii_lcell_comb \Reg|regfile~21 (
// Equation(s):
// \Reg|regfile~21_combout  = (\Reg|regfile[0][1]~12_combout  & ((\Reg|regfile~20_combout  & ((\ALU1|mux16_1|Mux13~9_combout ))) # (!\Reg|regfile~20_combout  & (\Reg|Mux1~1_combout )))) # (!\Reg|regfile[0][1]~12_combout  & (((\Reg|regfile~20_combout ))))

	.dataa(\Reg|Mux1~1_combout ),
	.datab(\Reg|regfile[0][1]~12_combout ),
	.datac(\Reg|regfile~20_combout ),
	.datad(\ALU1|mux16_1|Mux13~9_combout ),
	.cin(gnd),
	.combout(\Reg|regfile~21_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile~21 .lut_mask = 16'hF838;
defparam \Reg|regfile~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y29_N3
cycloneii_lcell_ff \Reg|regfile[0][2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg|regfile~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg|regfile[0][1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg|regfile[0][2]~regout ));

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RAA[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RAA~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAA[0]));
// synopsys translate_off
defparam \RAA[0]~I .input_async_reset = "none";
defparam \RAA[0]~I .input_power_up = "low";
defparam \RAA[0]~I .input_register_mode = "none";
defparam \RAA[0]~I .input_sync_reset = "none";
defparam \RAA[0]~I .oe_async_reset = "none";
defparam \RAA[0]~I .oe_power_up = "low";
defparam \RAA[0]~I .oe_register_mode = "none";
defparam \RAA[0]~I .oe_sync_reset = "none";
defparam \RAA[0]~I .operation_mode = "input";
defparam \RAA[0]~I .output_async_reset = "none";
defparam \RAA[0]~I .output_power_up = "low";
defparam \RAA[0]~I .output_register_mode = "none";
defparam \RAA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N4
cycloneii_lcell_comb \Reg|regfile[1][2]~5 (
// Equation(s):
// \Reg|regfile[1][2]~5_combout  = (\ALU1|mux16_1|Mux13~4_combout  & (\Reg|Mux1~1_combout )) # (!\ALU1|mux16_1|Mux13~4_combout  & ((\ALU1|mux16_1|Mux13~9_combout )))

	.dataa(\ALU1|mux16_1|Mux13~4_combout ),
	.datab(vcc),
	.datac(\Reg|Mux1~1_combout ),
	.datad(\ALU1|mux16_1|Mux13~9_combout ),
	.cin(gnd),
	.combout(\Reg|regfile[1][2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile[1][2]~5 .lut_mask = 16'hF5A0;
defparam \Reg|regfile[1][2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N22
cycloneii_lcell_comb \Reg|regfile[1][2]~feeder (
// Equation(s):
// \Reg|regfile[1][2]~feeder_combout  = \Reg|regfile[1][2]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Reg|regfile[1][2]~5_combout ),
	.cin(gnd),
	.combout(\Reg|regfile[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile[1][2]~feeder .lut_mask = 16'hFF00;
defparam \Reg|regfile[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y29_N23
cycloneii_lcell_ff \Reg|regfile[1][2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg|regfile[1][2]~feeder_combout ),
	.sdata(\Reg|regfile[2][2]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\Reg|regfile[1][1]~8_combout ),
	.ena(\Reg|regfile[1][1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg|regfile[1][2]~regout ));

// Location: LCCOMB_X32_Y29_N8
cycloneii_lcell_comb \Reg|Mux1~0 (
// Equation(s):
// \Reg|Mux1~0_combout  = (\RAA~combout [1] & (((\RAA~combout [0])))) # (!\RAA~combout [1] & ((\RAA~combout [0] & ((\Reg|regfile[1][2]~regout ))) # (!\RAA~combout [0] & (\Reg|regfile[0][2]~regout ))))

	.dataa(\RAA~combout [1]),
	.datab(\Reg|regfile[0][2]~regout ),
	.datac(\RAA~combout [0]),
	.datad(\Reg|regfile[1][2]~regout ),
	.cin(gnd),
	.combout(\Reg|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Mux1~0 .lut_mask = 16'hF4A4;
defparam \Reg|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N12
cycloneii_lcell_comb \Reg|regfile[2][2]~feeder (
// Equation(s):
// \Reg|regfile[2][2]~feeder_combout  = \Reg|regfile[2][2]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Reg|regfile[2][2]~4_combout ),
	.cin(gnd),
	.combout(\Reg|regfile[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile[2][2]~feeder .lut_mask = 16'hFF00;
defparam \Reg|regfile[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N13
cycloneii_lcell_ff \Reg|regfile[2][2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg|regfile[2][2]~feeder_combout ),
	.sdata(\Reg|regfile[1][2]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\Reg|regfile[2][1]~10_combout ),
	.ena(\Reg|regfile[2][1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg|regfile[2][2]~regout ));

// Location: LCCOMB_X32_Y29_N10
cycloneii_lcell_comb \Reg|Mux1~1 (
// Equation(s):
// \Reg|Mux1~1_combout  = (\RAA~combout [1] & ((\Reg|Mux1~0_combout  & (\Reg|regfile[3][2]~regout )) # (!\Reg|Mux1~0_combout  & ((\Reg|regfile[2][2]~regout ))))) # (!\RAA~combout [1] & (((\Reg|Mux1~0_combout ))))

	.dataa(\RAA~combout [1]),
	.datab(\Reg|regfile[3][2]~regout ),
	.datac(\Reg|Mux1~0_combout ),
	.datad(\Reg|regfile[2][2]~regout ),
	.cin(gnd),
	.combout(\Reg|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Mux1~1 .lut_mask = 16'hDAD0;
defparam \Reg|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N14
cycloneii_lcell_comb \ALU1|Incre|co2~0 (
// Equation(s):
// \ALU1|Incre|co2~0_combout  = (\Reg|Mux2~1_combout  & (\Reg|Mux3~1_combout  & \Reg|Mux1~1_combout ))

	.dataa(vcc),
	.datab(\Reg|Mux2~1_combout ),
	.datac(\Reg|Mux3~1_combout ),
	.datad(\Reg|Mux1~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Incre|co2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Incre|co2~0 .lut_mask = 16'hC000;
defparam \ALU1|Incre|co2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N2
cycloneii_lcell_comb \ALU1|mux16_1|Mux15~7 (
// Equation(s):
// \ALU1|mux16_1|Mux15~7_combout  = \Reg|Mux4~1_combout  $ (((\Reg|Mux5~1_combout  & ((\ALU1|Add|co1~0_combout ) # (\Reg|Mux1~1_combout ))) # (!\Reg|Mux5~1_combout  & (\ALU1|Add|co1~0_combout  & \Reg|Mux1~1_combout ))))

	.dataa(\Reg|Mux5~1_combout ),
	.datab(\Reg|Mux4~1_combout ),
	.datac(\ALU1|Add|co1~0_combout ),
	.datad(\Reg|Mux1~1_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux15~7 .lut_mask = 16'h366C;
defparam \ALU1|mux16_1|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N4
cycloneii_lcell_comb \ALU1|mux16_1|Mux15~8 (
// Equation(s):
// \ALU1|mux16_1|Mux15~8_combout  = \Reg|Mux0~1_combout  $ (((\S_ALU1~combout [1] & (\ALU1|Incre|co2~0_combout )) # (!\S_ALU1~combout [1] & ((\ALU1|mux16_1|Mux15~7_combout )))))

	.dataa(\Reg|Mux0~1_combout ),
	.datab(\S_ALU1~combout [1]),
	.datac(\ALU1|Incre|co2~0_combout ),
	.datad(\ALU1|mux16_1|Mux15~7_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux15~8 .lut_mask = 16'h596A;
defparam \ALU1|mux16_1|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N8
cycloneii_lcell_comb \ALU2|mux16_1|Mux13~10 (
// Equation(s):
// \ALU2|mux16_1|Mux13~10_combout  = (\Reg|Mux7~1_combout  & (\S_ALU2~combout [0] & (\ALU1|Mul|Mult0|auto_generated|le3a [5] & \Reg|Mux5~1_combout ))) # (!\Reg|Mux7~1_combout  & (!\S_ALU2~combout [0] & (!\ALU1|Mul|Mult0|auto_generated|le3a [5] & 
// !\Reg|Mux5~1_combout )))

	.dataa(\Reg|Mux7~1_combout ),
	.datab(\S_ALU2~combout [0]),
	.datac(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datad(\Reg|Mux5~1_combout ),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux13~10 .lut_mask = 16'h8001;
defparam \ALU2|mux16_1|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N14
cycloneii_lcell_comb \ALU2|mux16_1|Mux13~11 (
// Equation(s):
// \ALU2|mux16_1|Mux13~11_combout  = (\S_ALU2~combout [1] & (\S_ALU2~combout [0])) # (!\S_ALU2~combout [1] & ((\Reg|Mux4~1_combout  $ (\ALU2|mux16_1|Mux13~10_combout ))))

	.dataa(\S_ALU2~combout [0]),
	.datab(\Reg|Mux4~1_combout ),
	.datac(\ALU2|mux16_1|Mux13~10_combout ),
	.datad(\S_ALU2~combout [1]),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux13~11 .lut_mask = 16'hAA3C;
defparam \ALU2|mux16_1|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N18
cycloneii_lcell_comb \ALU2|Incre|co2~0 (
// Equation(s):
// \ALU2|Incre|co2~0_combout  = (\ALU1|Mul|Mult0|auto_generated|le3a [5] & \Reg|Mux5~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datad(\Reg|Mux5~1_combout ),
	.cin(gnd),
	.combout(\ALU2|Incre|co2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|Incre|co2~0 .lut_mask = 16'hF000;
defparam \ALU2|Incre|co2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N24
cycloneii_lcell_comb \ALU2|mux16_1|Mux13~8 (
// Equation(s):
// \ALU2|mux16_1|Mux13~8_combout  = (\S_ALU2~combout [1] & (\Reg|Mux4~1_combout  $ (((\ALU2|mux16_1|Mux13~11_combout  & \ALU2|Incre|co2~0_combout ))))) # (!\S_ALU2~combout [1] & (((\ALU2|mux16_1|Mux13~11_combout ))))

	.dataa(\S_ALU2~combout [1]),
	.datab(\Reg|Mux4~1_combout ),
	.datac(\ALU2|mux16_1|Mux13~11_combout ),
	.datad(\ALU2|Incre|co2~0_combout ),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux13~8 .lut_mask = 16'h78D8;
defparam \ALU2|mux16_1|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N2
cycloneii_lcell_comb \ALU2|mux16_1|Mux13~9 (
// Equation(s):
// \ALU2|mux16_1|Mux13~9_combout  = (\Reg|Mux4~1_combout  & ((\S_ALU2~combout [1]) # (!\S_ALU2~combout [0])))

	.dataa(\S_ALU2~combout [1]),
	.datab(\S_ALU2~combout [0]),
	.datac(\Reg|Mux4~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux13~9 .lut_mask = 16'hB0B0;
defparam \ALU2|mux16_1|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N28
cycloneii_lcell_comb \ALU2|mux16_1|Mux12~0 (
// Equation(s):
// \ALU2|mux16_1|Mux12~0_combout  = (\S_ALU2~combout [2] & ((\S_ALU2~combout [3]) # ((\ALU2|mux16_1|Mux13~8_combout )))) # (!\S_ALU2~combout [2] & (!\S_ALU2~combout [3] & ((\ALU2|mux16_1|Mux13~9_combout ))))

	.dataa(\S_ALU2~combout [2]),
	.datab(\S_ALU2~combout [3]),
	.datac(\ALU2|mux16_1|Mux13~8_combout ),
	.datad(\ALU2|mux16_1|Mux13~9_combout ),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux12~0 .lut_mask = 16'hB9A8;
defparam \ALU2|mux16_1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N26
cycloneii_lcell_comb \ALU2|mux16_1|Mux12~1 (
// Equation(s):
// \ALU2|mux16_1|Mux12~1_combout  = (\S_ALU2~combout [3] & ((\ALU2|mux16_1|Mux12~0_combout  & ((\Reg|Mux4~1_combout ))) # (!\ALU2|mux16_1|Mux12~0_combout  & (\ALU2|mux16_1|Mux13~7_combout )))) # (!\S_ALU2~combout [3] & (((\ALU2|mux16_1|Mux12~0_combout ))))

	.dataa(\ALU2|mux16_1|Mux13~7_combout ),
	.datab(\S_ALU2~combout [3]),
	.datac(\Reg|Mux4~1_combout ),
	.datad(\ALU2|mux16_1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux12~1 .lut_mask = 16'hF388;
defparam \ALU2|mux16_1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N6
cycloneii_lcell_comb \Reg|regfile[1][3]~6 (
// Equation(s):
// \Reg|regfile[1][3]~6_combout  = (\IE~combout  & (\DataIn~combout [3])) # (!\IE~combout  & ((\ALU2|mux16_1|Mux12~1_combout )))

	.dataa(\DataIn~combout [3]),
	.datab(\IE~combout ),
	.datac(vcc),
	.datad(\ALU2|mux16_1|Mux12~1_combout ),
	.cin(gnd),
	.combout(\Reg|regfile[1][3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile[1][3]~6 .lut_mask = 16'hBB88;
defparam \Reg|regfile[1][3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y29_N7
cycloneii_lcell_ff \Reg|regfile[1][3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg|regfile[1][3]~6_combout ),
	.sdata(\Reg|regfile[2][3]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Reg|regfile[1][1]~8_combout ),
	.ena(\Reg|regfile[1][1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg|regfile[1][3]~regout ));

// Location: LCCOMB_X31_Y29_N30
cycloneii_lcell_comb \Reg|regfile[2][3]~feeder (
// Equation(s):
// \Reg|regfile[2][3]~feeder_combout  = \Reg|regfile[2][3]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Reg|regfile[2][3]~7_combout ),
	.cin(gnd),
	.combout(\Reg|regfile[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile[2][3]~feeder .lut_mask = 16'hFF00;
defparam \Reg|regfile[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N31
cycloneii_lcell_ff \Reg|regfile[2][3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg|regfile[2][3]~feeder_combout ),
	.sdata(\Reg|regfile[1][3]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Reg|regfile[2][1]~10_combout ),
	.ena(\Reg|regfile[2][1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg|regfile[2][3]~regout ));

// Location: LCCOMB_X29_Y29_N20
cycloneii_lcell_comb \Reg|regfile~24 (
// Equation(s):
// \Reg|regfile~24_combout  = (\Reg|regfile[0][1]~12_combout  & (\Reg|regfile[2][3]~7_combout )) # (!\Reg|regfile[0][1]~12_combout  & ((\Reg|regfile[1][3]~6_combout )))

	.dataa(vcc),
	.datab(\Reg|regfile[0][1]~12_combout ),
	.datac(\Reg|regfile[2][3]~7_combout ),
	.datad(\Reg|regfile[1][3]~6_combout ),
	.cin(gnd),
	.combout(\Reg|regfile~24_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile~24 .lut_mask = 16'hF3C0;
defparam \Reg|regfile~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y29_N21
cycloneii_lcell_ff \Reg|regfile[0][3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg|regfile~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg|regfile[0][1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg|regfile[0][3]~regout ));

// Location: LCCOMB_X32_Y29_N12
cycloneii_lcell_comb \Reg|Mux0~0 (
// Equation(s):
// \Reg|Mux0~0_combout  = (\RAA~combout [1] & ((\RAA~combout [0]) # ((\Reg|regfile[2][3]~regout )))) # (!\RAA~combout [1] & (!\RAA~combout [0] & ((\Reg|regfile[0][3]~regout ))))

	.dataa(\RAA~combout [1]),
	.datab(\RAA~combout [0]),
	.datac(\Reg|regfile[2][3]~regout ),
	.datad(\Reg|regfile[0][3]~regout ),
	.cin(gnd),
	.combout(\Reg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Mux0~0 .lut_mask = 16'hB9A8;
defparam \Reg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N30
cycloneii_lcell_comb \Reg|Mux0~1 (
// Equation(s):
// \Reg|Mux0~1_combout  = (\RAA~combout [0] & ((\Reg|Mux0~0_combout  & ((\Reg|regfile[3][3]~regout ))) # (!\Reg|Mux0~0_combout  & (\Reg|regfile[1][3]~regout )))) # (!\RAA~combout [0] & (((\Reg|Mux0~0_combout ))))

	.dataa(\RAA~combout [0]),
	.datab(\Reg|regfile[1][3]~regout ),
	.datac(\Reg|regfile[3][3]~regout ),
	.datad(\Reg|Mux0~0_combout ),
	.cin(gnd),
	.combout(\Reg|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Mux0~1 .lut_mask = 16'hF588;
defparam \Reg|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N0
cycloneii_lcell_comb \ALU1|Sub|co2~0 (
// Equation(s):
// \ALU1|Sub|co2~0_combout  = (\Reg|Mux5~1_combout  & (\Reg|Mux1~1_combout  & \ALU1|Sub|co1~0_combout )) # (!\Reg|Mux5~1_combout  & ((\Reg|Mux1~1_combout ) # (\ALU1|Sub|co1~0_combout )))

	.dataa(\Reg|Mux5~1_combout ),
	.datab(vcc),
	.datac(\Reg|Mux1~1_combout ),
	.datad(\ALU1|Sub|co1~0_combout ),
	.cin(gnd),
	.combout(\ALU1|Sub|co2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Sub|co2~0 .lut_mask = 16'hF550;
defparam \ALU1|Sub|co2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N6
cycloneii_lcell_comb \ALU1|mux16_1|Mux15~5 (
// Equation(s):
// \ALU1|mux16_1|Mux15~5_combout  = (\S_ALU1~combout [1] & (\Reg|Mux4~1_combout )) # (!\S_ALU1~combout [1] & (((\Reg|Mux2~1_combout ) # (\Reg|Mux1~1_combout ))))

	.dataa(\S_ALU1~combout [1]),
	.datab(\Reg|Mux4~1_combout ),
	.datac(\Reg|Mux2~1_combout ),
	.datad(\Reg|Mux1~1_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux15~5 .lut_mask = 16'hDDD8;
defparam \ALU1|mux16_1|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N24
cycloneii_lcell_comb \ALU1|mux16_1|Mux15~6 (
// Equation(s):
// \ALU1|mux16_1|Mux15~6_combout  = \Reg|Mux0~1_combout  $ (\ALU1|mux16_1|Mux15~5_combout  $ (((\S_ALU1~combout [1] & \ALU1|Sub|co2~0_combout ))))

	.dataa(\S_ALU1~combout [1]),
	.datab(\Reg|Mux0~1_combout ),
	.datac(\ALU1|Sub|co2~0_combout ),
	.datad(\ALU1|mux16_1|Mux15~5_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux15~6 .lut_mask = 16'h936C;
defparam \ALU1|mux16_1|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N30
cycloneii_lcell_comb \ALU1|mux16_1|Mux12~2 (
// Equation(s):
// \ALU1|mux16_1|Mux12~2_combout  = (\ALU1|mux16_1|Mux12~1_combout  & (((\ALU1|mux16_1|Mux15~8_combout )) # (!\S_ALU1~combout [2]))) # (!\ALU1|mux16_1|Mux12~1_combout  & (\S_ALU1~combout [2] & ((!\ALU1|mux16_1|Mux15~6_combout ))))

	.dataa(\ALU1|mux16_1|Mux12~1_combout ),
	.datab(\S_ALU1~combout [2]),
	.datac(\ALU1|mux16_1|Mux15~8_combout ),
	.datad(\ALU1|mux16_1|Mux15~6_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux12~2 .lut_mask = 16'hA2E6;
defparam \ALU1|mux16_1|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N26
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|le3a[3] (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|le3a [3] = (\Reg|Mux7~1_combout  & ((\ALU1|Mul|Mult0|auto_generated|le3a [5] $ (\Reg|Mux0~1_combout )))) # (!\Reg|Mux7~1_combout  & (!\Reg|Mux1~1_combout  & (\ALU1|Mul|Mult0|auto_generated|le3a [5])))

	.dataa(\Reg|Mux1~1_combout ),
	.datab(\Reg|Mux7~1_combout ),
	.datac(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datad(\Reg|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mul|Mult0|auto_generated|le3a [3]),
	.cout());
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|le3a[3] .lut_mask = 16'h1CD0;
defparam \ALU1|Mul|Mult0|auto_generated|le3a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N2
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|op_1~2_combout  = (\ALU1|Mul|Mult0|auto_generated|le3a [3] & (!\ALU1|Mul|Mult0|auto_generated|op_1~1 )) # (!\ALU1|Mul|Mult0|auto_generated|le3a [3] & ((\ALU1|Mul|Mult0|auto_generated|op_1~1 ) # (GND)))
// \ALU1|Mul|Mult0|auto_generated|op_1~3  = CARRY((!\ALU1|Mul|Mult0|auto_generated|op_1~1 ) # (!\ALU1|Mul|Mult0|auto_generated|le3a [3]))

	.dataa(vcc),
	.datab(\ALU1|Mul|Mult0|auto_generated|le3a [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|Mul|Mult0|auto_generated|op_1~1 ),
	.combout(\ALU1|Mul|Mult0|auto_generated|op_1~2_combout ),
	.cout(\ALU1|Mul|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|op_1~2 .lut_mask = 16'h3C3F;
defparam \ALU1|Mul|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N20
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|op_3~6 (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|op_3~6_combout  = (\ALU1|Mul|Mult0|auto_generated|le4a [1] & ((\ALU1|Mul|Mult0|auto_generated|op_1~2_combout  & (\ALU1|Mul|Mult0|auto_generated|op_3~5  & VCC)) # (!\ALU1|Mul|Mult0|auto_generated|op_1~2_combout  & 
// (!\ALU1|Mul|Mult0|auto_generated|op_3~5 )))) # (!\ALU1|Mul|Mult0|auto_generated|le4a [1] & ((\ALU1|Mul|Mult0|auto_generated|op_1~2_combout  & (!\ALU1|Mul|Mult0|auto_generated|op_3~5 )) # (!\ALU1|Mul|Mult0|auto_generated|op_1~2_combout  & 
// ((\ALU1|Mul|Mult0|auto_generated|op_3~5 ) # (GND)))))
// \ALU1|Mul|Mult0|auto_generated|op_3~7  = CARRY((\ALU1|Mul|Mult0|auto_generated|le4a [1] & (!\ALU1|Mul|Mult0|auto_generated|op_1~2_combout  & !\ALU1|Mul|Mult0|auto_generated|op_3~5 )) # (!\ALU1|Mul|Mult0|auto_generated|le4a [1] & 
// ((!\ALU1|Mul|Mult0|auto_generated|op_3~5 ) # (!\ALU1|Mul|Mult0|auto_generated|op_1~2_combout ))))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le4a [1]),
	.datab(\ALU1|Mul|Mult0|auto_generated|op_1~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|Mul|Mult0|auto_generated|op_3~5 ),
	.combout(\ALU1|Mul|Mult0|auto_generated|op_3~6_combout ),
	.cout(\ALU1|Mul|Mult0|auto_generated|op_3~7 ));
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|op_3~6 .lut_mask = 16'h9617;
defparam \ALU1|Mul|Mult0|auto_generated|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N28
cycloneii_lcell_comb \ALU1|mux16_1|Mux12~3 (
// Equation(s):
// \ALU1|mux16_1|Mux12~3_combout  = (\S_ALU1~combout [1] & (\ALU1|Mul|Mult0|auto_generated|op_3~6_combout )) # (!\S_ALU1~combout [1] & ((\Reg|Mux1~1_combout )))

	.dataa(\S_ALU1~combout [1]),
	.datab(vcc),
	.datac(\ALU1|Mul|Mult0|auto_generated|op_3~6_combout ),
	.datad(\Reg|Mux1~1_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux12~3 .lut_mask = 16'hF5A0;
defparam \ALU1|mux16_1|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N30
cycloneii_lcell_comb \ALU1|mux16_1|Mux12~4 (
// Equation(s):
// \ALU1|mux16_1|Mux12~4_combout  = (\ALU1|mux16_1|Mux13~10_combout  & ((\ALU1|mux16_1|Mux12~3_combout ) # ((\Reg|Mux0~1_combout  & \ALU1|mux16_1|Mux13~0_combout )))) # (!\ALU1|mux16_1|Mux13~10_combout  & (\Reg|Mux0~1_combout  & 
// (\ALU1|mux16_1|Mux13~0_combout )))

	.dataa(\ALU1|mux16_1|Mux13~10_combout ),
	.datab(\Reg|Mux0~1_combout ),
	.datac(\ALU1|mux16_1|Mux13~0_combout ),
	.datad(\ALU1|mux16_1|Mux12~3_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux12~4 .lut_mask = 16'hEAC0;
defparam \ALU1|mux16_1|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N4
cycloneii_lcell_comb \Reg|regfile[2][3]~7 (
// Equation(s):
// \Reg|regfile[2][3]~7_combout  = (\S_ALU1~combout [3] & ((\ALU1|mux16_1|Mux12~4_combout ))) # (!\S_ALU1~combout [3] & (\ALU1|mux16_1|Mux12~2_combout ))

	.dataa(\S_ALU1~combout [3]),
	.datab(\ALU1|mux16_1|Mux12~2_combout ),
	.datac(vcc),
	.datad(\ALU1|mux16_1|Mux12~4_combout ),
	.cin(gnd),
	.combout(\Reg|regfile[2][3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile[2][3]~7 .lut_mask = 16'hEE44;
defparam \Reg|regfile[2][3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N0
cycloneii_lcell_comb \Reg|regfile~25 (
// Equation(s):
// \Reg|regfile~25_combout  = (\Reg|regfile[3][0]~15_combout  & (\Reg|regfile[2][3]~7_combout )) # (!\Reg|regfile[3][0]~15_combout  & ((\Reg|regfile[1][3]~6_combout )))

	.dataa(vcc),
	.datab(\Reg|regfile[3][0]~15_combout ),
	.datac(\Reg|regfile[2][3]~7_combout ),
	.datad(\Reg|regfile[1][3]~6_combout ),
	.cin(gnd),
	.combout(\Reg|regfile~25_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile~25 .lut_mask = 16'hF3C0;
defparam \Reg|regfile~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y29_N1
cycloneii_lcell_ff \Reg|regfile[3][3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg|regfile~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg|regfile[3][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg|regfile[3][3]~regout ));

// Location: LCCOMB_X30_Y29_N10
cycloneii_lcell_comb \Reg|Mux4~0 (
// Equation(s):
// \Reg|Mux4~0_combout  = (\RAB~combout [1] & ((\RAB~combout [0]) # ((\Reg|regfile[2][3]~regout )))) # (!\RAB~combout [1] & (!\RAB~combout [0] & (\Reg|regfile[0][3]~regout )))

	.dataa(\RAB~combout [1]),
	.datab(\RAB~combout [0]),
	.datac(\Reg|regfile[0][3]~regout ),
	.datad(\Reg|regfile[2][3]~regout ),
	.cin(gnd),
	.combout(\Reg|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Mux4~0 .lut_mask = 16'hBA98;
defparam \Reg|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N18
cycloneii_lcell_comb \Reg|Mux4~1 (
// Equation(s):
// \Reg|Mux4~1_combout  = (\RAB~combout [0] & ((\Reg|Mux4~0_combout  & (\Reg|regfile[3][3]~regout )) # (!\Reg|Mux4~0_combout  & ((\Reg|regfile[1][3]~regout ))))) # (!\RAB~combout [0] & (((\Reg|Mux4~0_combout ))))

	.dataa(\RAB~combout [0]),
	.datab(\Reg|regfile[3][3]~regout ),
	.datac(\Reg|regfile[1][3]~regout ),
	.datad(\Reg|Mux4~0_combout ),
	.cin(gnd),
	.combout(\Reg|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Mux4~1 .lut_mask = 16'hDDA0;
defparam \Reg|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N30
cycloneii_lcell_comb \ALU2|mux16_1|Mux13~3 (
// Equation(s):
// \ALU2|mux16_1|Mux13~3_combout  = (\S_ALU2~combout [3] & (\Reg|Mux4~1_combout )) # (!\S_ALU2~combout [3] & ((\Reg|Mux7~1_combout )))

	.dataa(vcc),
	.datab(\S_ALU2~combout [3]),
	.datac(\Reg|Mux4~1_combout ),
	.datad(\Reg|Mux7~1_combout ),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux13~3 .lut_mask = 16'hF3C0;
defparam \ALU2|mux16_1|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N14
cycloneii_lcell_comb \ALU2|mux16_1|Mux13~5 (
// Equation(s):
// \ALU2|mux16_1|Mux13~5_combout  = (\ALU2|mux16_1|Mux13~2_combout  & (\ALU2|mux16_1|Mux13~4_combout  & \ALU2|mux16_1|Mux13~3_combout )) # (!\ALU2|mux16_1|Mux13~2_combout  & ((\ALU2|mux16_1|Mux13~4_combout ) # (\ALU2|mux16_1|Mux13~3_combout )))

	.dataa(vcc),
	.datab(\ALU2|mux16_1|Mux13~2_combout ),
	.datac(\ALU2|mux16_1|Mux13~4_combout ),
	.datad(\ALU2|mux16_1|Mux13~3_combout ),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux13~5 .lut_mask = 16'hF330;
defparam \ALU2|mux16_1|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N26
cycloneii_lcell_comb \ALU2|mux16_1|Mux13~1 (
// Equation(s):
// \ALU2|mux16_1|Mux13~1_combout  = (\ALU2|mux16_1|Mux13~0_combout  & (\ALU1|Mul|Mult0|auto_generated|le3a [5] $ (((\S_ALU2~combout [2] & \Reg|Mux5~1_combout ))))) # (!\ALU2|mux16_1|Mux13~0_combout  & (((\Reg|Mux5~1_combout ))))

	.dataa(\S_ALU2~combout [2]),
	.datab(\ALU2|mux16_1|Mux13~0_combout ),
	.datac(\Reg|Mux5~1_combout ),
	.datad(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux13~1 .lut_mask = 16'h7CB0;
defparam \ALU2|mux16_1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N4
cycloneii_lcell_comb \ALU2|mux16_1|Mux13~6 (
// Equation(s):
// \ALU2|mux16_1|Mux13~6_combout  = (\S_ALU2~combout [2] & (\ALU2|mux16_1|Mux13~1_combout  $ (((!\ALU2|mux16_1|Mux13~2_combout  & !\ALU2|mux16_1|Mux13~5_combout ))))) # (!\S_ALU2~combout [2] & ((\ALU2|mux16_1|Mux13~2_combout  & (\ALU2|mux16_1|Mux13~5_combout 
// )) # (!\ALU2|mux16_1|Mux13~2_combout  & ((\ALU2|mux16_1|Mux13~1_combout )))))

	.dataa(\S_ALU2~combout [2]),
	.datab(\ALU2|mux16_1|Mux13~2_combout ),
	.datac(\ALU2|mux16_1|Mux13~5_combout ),
	.datad(\ALU2|mux16_1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux13~6 .lut_mask = 16'hF942;
defparam \ALU2|mux16_1|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N30
cycloneii_lcell_comb \Reg|regfile[2][2]~4 (
// Equation(s):
// \Reg|regfile[2][2]~4_combout  = (\IE~combout  & (\DataIn~combout [2])) # (!\IE~combout  & ((\ALU2|mux16_1|Mux13~6_combout )))

	.dataa(vcc),
	.datab(\DataIn~combout [2]),
	.datac(\IE~combout ),
	.datad(\ALU2|mux16_1|Mux13~6_combout ),
	.cin(gnd),
	.combout(\Reg|regfile[2][2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile[2][2]~4 .lut_mask = 16'hCFC0;
defparam \Reg|regfile[2][2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N28
cycloneii_lcell_comb \ALU1|mux16_1|Mux13~4 (
// Equation(s):
// \ALU1|mux16_1|Mux13~4_combout  = (\S_ALU1~combout [2] & (((\S_ALU1~combout [3])))) # (!\S_ALU1~combout [2] & ((\S_ALU1~combout [0] & (\S_ALU1~combout [3] & \S_ALU1~combout [1])) # (!\S_ALU1~combout [0] & (!\S_ALU1~combout [3] & !\S_ALU1~combout [1]))))

	.dataa(\S_ALU1~combout [0]),
	.datab(\S_ALU1~combout [2]),
	.datac(\S_ALU1~combout [3]),
	.datad(\S_ALU1~combout [1]),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux13~4 .lut_mask = 16'hE0C1;
defparam \ALU1|mux16_1|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N22
cycloneii_lcell_comb \Reg|regfile~22 (
// Equation(s):
// \Reg|regfile~22_combout  = (\Reg|regfile[3][0]~15_combout  & ((!\ALU1|mux16_1|Mux13~4_combout ))) # (!\Reg|regfile[3][0]~15_combout  & (\Reg|regfile[2][2]~4_combout ))

	.dataa(\Reg|regfile[3][0]~15_combout ),
	.datab(\Reg|regfile[2][2]~4_combout ),
	.datac(vcc),
	.datad(\ALU1|mux16_1|Mux13~4_combout ),
	.cin(gnd),
	.combout(\Reg|regfile~22_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile~22 .lut_mask = 16'h44EE;
defparam \Reg|regfile~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N30
cycloneii_lcell_comb \Reg|regfile~23 (
// Equation(s):
// \Reg|regfile~23_combout  = (\Reg|regfile[3][0]~15_combout  & ((\Reg|regfile~22_combout  & ((\ALU1|mux16_1|Mux13~9_combout ))) # (!\Reg|regfile~22_combout  & (\Reg|Mux1~1_combout )))) # (!\Reg|regfile[3][0]~15_combout  & (\Reg|regfile~22_combout ))

	.dataa(\Reg|regfile[3][0]~15_combout ),
	.datab(\Reg|regfile~22_combout ),
	.datac(\Reg|Mux1~1_combout ),
	.datad(\ALU1|mux16_1|Mux13~9_combout ),
	.cin(gnd),
	.combout(\Reg|regfile~23_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile~23 .lut_mask = 16'hEC64;
defparam \Reg|regfile~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N31
cycloneii_lcell_ff \Reg|regfile[3][2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg|regfile~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg|regfile[3][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg|regfile[3][2]~regout ));

// Location: LCCOMB_X32_Y29_N16
cycloneii_lcell_comb \Reg|Mux5~0 (
// Equation(s):
// \Reg|Mux5~0_combout  = (\RAB~combout [1] & (((\RAB~combout [0])))) # (!\RAB~combout [1] & ((\RAB~combout [0] & (\Reg|regfile[1][2]~regout )) # (!\RAB~combout [0] & ((\Reg|regfile[0][2]~regout )))))

	.dataa(\RAB~combout [1]),
	.datab(\Reg|regfile[1][2]~regout ),
	.datac(\RAB~combout [0]),
	.datad(\Reg|regfile[0][2]~regout ),
	.cin(gnd),
	.combout(\Reg|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Mux5~0 .lut_mask = 16'hE5E0;
defparam \Reg|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N12
cycloneii_lcell_comb \Reg|Mux5~1 (
// Equation(s):
// \Reg|Mux5~1_combout  = (\RAB~combout [1] & ((\Reg|Mux5~0_combout  & (\Reg|regfile[3][2]~regout )) # (!\Reg|Mux5~0_combout  & ((\Reg|regfile[2][2]~regout ))))) # (!\RAB~combout [1] & (((\Reg|Mux5~0_combout ))))

	.dataa(\RAB~combout [1]),
	.datab(\Reg|regfile[3][2]~regout ),
	.datac(\Reg|regfile[2][2]~regout ),
	.datad(\Reg|Mux5~0_combout ),
	.cin(gnd),
	.combout(\Reg|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Mux5~1 .lut_mask = 16'hDDA0;
defparam \Reg|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N16
cycloneii_lcell_comb \ALU2|mux16_1|Mux14~1 (
// Equation(s):
// \ALU2|mux16_1|Mux14~1_combout  = (\ALU2|mux16_1|Mux14~0_combout  & (\Reg|Mux5~1_combout )) # (!\ALU2|mux16_1|Mux14~0_combout  & ((\Reg|Mux7~1_combout )))

	.dataa(\ALU2|mux16_1|Mux14~0_combout ),
	.datab(vcc),
	.datac(\Reg|Mux5~1_combout ),
	.datad(\Reg|Mux7~1_combout ),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux14~1 .lut_mask = 16'hF5A0;
defparam \ALU2|mux16_1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S_ALU2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S_ALU2~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S_ALU2[2]));
// synopsys translate_off
defparam \S_ALU2[2]~I .input_async_reset = "none";
defparam \S_ALU2[2]~I .input_power_up = "low";
defparam \S_ALU2[2]~I .input_register_mode = "none";
defparam \S_ALU2[2]~I .input_sync_reset = "none";
defparam \S_ALU2[2]~I .oe_async_reset = "none";
defparam \S_ALU2[2]~I .oe_power_up = "low";
defparam \S_ALU2[2]~I .oe_register_mode = "none";
defparam \S_ALU2[2]~I .oe_sync_reset = "none";
defparam \S_ALU2[2]~I .operation_mode = "input";
defparam \S_ALU2[2]~I .output_async_reset = "none";
defparam \S_ALU2[2]~I .output_power_up = "low";
defparam \S_ALU2[2]~I .output_register_mode = "none";
defparam \S_ALU2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N10
cycloneii_lcell_comb \ALU2|mux16_1|Mux14~3 (
// Equation(s):
// \ALU2|mux16_1|Mux14~3_combout  = (\ALU2|mux16_1|Mux14~2_combout  & ((\ALU2|mux16_1|Mux14~1_combout ) # ((\ALU2|mux16_1|Mux14~0_combout  & \S_ALU2~combout [2])))) # (!\ALU2|mux16_1|Mux14~2_combout  & (!\ALU2|mux16_1|Mux14~0_combout  & ((!\S_ALU2~combout 
// [2]) # (!\ALU2|mux16_1|Mux14~1_combout ))))

	.dataa(\ALU2|mux16_1|Mux14~0_combout ),
	.datab(\ALU2|mux16_1|Mux14~2_combout ),
	.datac(\ALU2|mux16_1|Mux14~1_combout ),
	.datad(\S_ALU2~combout [2]),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux14~3 .lut_mask = 16'hC9D1;
defparam \ALU2|mux16_1|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N8
cycloneii_lcell_comb \ALU2|mux16_1|Mux14~4 (
// Equation(s):
// \ALU2|mux16_1|Mux14~4_combout  = (\S_ALU2~combout [2] & ((\ALU1|Mul|Mult0|auto_generated|le3a [5] $ (\ALU2|mux16_1|Mux14~3_combout )))) # (!\S_ALU2~combout [2] & (\ALU2|mux16_1|Mux14~3_combout  & ((\ALU2|mux16_1|Mux14~2_combout ) # 
// (\ALU1|Mul|Mult0|auto_generated|le3a [5]))))

	.dataa(\S_ALU2~combout [2]),
	.datab(\ALU2|mux16_1|Mux14~2_combout ),
	.datac(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datad(\ALU2|mux16_1|Mux14~3_combout ),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux14~4 .lut_mask = 16'h5EA0;
defparam \ALU2|mux16_1|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N28
cycloneii_lcell_comb \Reg|regfile[1][1]~0 (
// Equation(s):
// \Reg|regfile[1][1]~0_combout  = (\IE~combout  & (\DataIn~combout [1])) # (!\IE~combout  & ((\ALU2|mux16_1|Mux14~4_combout )))

	.dataa(\DataIn~combout [1]),
	.datab(\IE~combout ),
	.datac(vcc),
	.datad(\ALU2|mux16_1|Mux14~4_combout ),
	.cin(gnd),
	.combout(\Reg|regfile[1][1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile[1][1]~0 .lut_mask = 16'hBB88;
defparam \Reg|regfile[1][1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y29_N29
cycloneii_lcell_ff \Reg|regfile[1][1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg|regfile[1][1]~0_combout ),
	.sdata(\Reg|regfile[2][1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Reg|regfile[1][1]~8_combout ),
	.ena(\Reg|regfile[1][1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg|regfile[1][1]~regout ));

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RAB[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RAB~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAB[1]));
// synopsys translate_off
defparam \RAB[1]~I .input_async_reset = "none";
defparam \RAB[1]~I .input_power_up = "low";
defparam \RAB[1]~I .input_register_mode = "none";
defparam \RAB[1]~I .input_sync_reset = "none";
defparam \RAB[1]~I .oe_async_reset = "none";
defparam \RAB[1]~I .oe_power_up = "low";
defparam \RAB[1]~I .oe_register_mode = "none";
defparam \RAB[1]~I .oe_sync_reset = "none";
defparam \RAB[1]~I .operation_mode = "input";
defparam \RAB[1]~I .output_async_reset = "none";
defparam \RAB[1]~I .output_power_up = "low";
defparam \RAB[1]~I .output_register_mode = "none";
defparam \RAB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N2
cycloneii_lcell_comb \Reg|Mux6~0 (
// Equation(s):
// \Reg|Mux6~0_combout  = (\RAB~combout [0] & (\RAB~combout [1])) # (!\RAB~combout [0] & ((\RAB~combout [1] & ((\Reg|regfile[2][1]~regout ))) # (!\RAB~combout [1] & (\Reg|regfile[0][1]~regout ))))

	.dataa(\RAB~combout [0]),
	.datab(\RAB~combout [1]),
	.datac(\Reg|regfile[0][1]~regout ),
	.datad(\Reg|regfile[2][1]~regout ),
	.cin(gnd),
	.combout(\Reg|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Mux6~0 .lut_mask = 16'hDC98;
defparam \Reg|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N20
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|le3a[5] (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|le3a [5] = (\RAB~combout [0] & ((\Reg|Mux6~0_combout  & ((\Reg|regfile[3][1]~regout ))) # (!\Reg|Mux6~0_combout  & (\Reg|regfile[1][1]~regout )))) # (!\RAB~combout [0] & (((\Reg|Mux6~0_combout ))))

	.dataa(\RAB~combout [0]),
	.datab(\Reg|regfile[1][1]~regout ),
	.datac(\Reg|regfile[3][1]~regout ),
	.datad(\Reg|Mux6~0_combout ),
	.cin(gnd),
	.combout(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.cout());
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|le3a[5] .lut_mask = 16'hF588;
defparam \ALU1|Mul|Mult0|auto_generated|le3a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N24
cycloneii_lcell_comb \ALU2|mux16_1|Mux15~2 (
// Equation(s):
// \ALU2|mux16_1|Mux15~2_combout  = (\ALU2|mux16_1|Mux15~0_combout  & (\ALU2|mux16_1|Mux15~1_combout  & (!\Reg|Mux7~1_combout ))) # (!\ALU2|mux16_1|Mux15~0_combout  & ((\ALU2|mux16_1|Mux15~1_combout  & ((\ALU1|Mul|Mult0|auto_generated|le3a [5]))) # 
// (!\ALU2|mux16_1|Mux15~1_combout  & (\Reg|Mux7~1_combout ))))

	.dataa(\ALU2|mux16_1|Mux15~0_combout ),
	.datab(\ALU2|mux16_1|Mux15~1_combout ),
	.datac(\Reg|Mux7~1_combout ),
	.datad(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\ALU2|mux16_1|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU2|mux16_1|Mux15~2 .lut_mask = 16'h5C18;
defparam \ALU2|mux16_1|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N18
cycloneii_lcell_comb \Reg|regfile[2][0]~2 (
// Equation(s):
// \Reg|regfile[2][0]~2_combout  = (\IE~combout  & (\DataIn~combout [0])) # (!\IE~combout  & ((\ALU2|mux16_1|Mux15~2_combout )))

	.dataa(vcc),
	.datab(\DataIn~combout [0]),
	.datac(\IE~combout ),
	.datad(\ALU2|mux16_1|Mux15~2_combout ),
	.cin(gnd),
	.combout(\Reg|regfile[2][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile[2][0]~2 .lut_mask = 16'hCFC0;
defparam \Reg|regfile[2][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N2
cycloneii_lcell_comb \Reg|regfile~19 (
// Equation(s):
// \Reg|regfile~19_combout  = (\Reg|regfile[3][0]~15_combout  & (\Reg|regfile[1][0]~3_combout )) # (!\Reg|regfile[3][0]~15_combout  & ((\Reg|regfile[2][0]~2_combout )))

	.dataa(vcc),
	.datab(\Reg|regfile[3][0]~15_combout ),
	.datac(\Reg|regfile[1][0]~3_combout ),
	.datad(\Reg|regfile[2][0]~2_combout ),
	.cin(gnd),
	.combout(\Reg|regfile~19_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile~19 .lut_mask = 16'hF3C0;
defparam \Reg|regfile~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y29_N3
cycloneii_lcell_ff \Reg|regfile[3][0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg|regfile~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg|regfile[3][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg|regfile[3][0]~regout ));

// Location: LCCOMB_X32_Y29_N18
cycloneii_lcell_comb \Reg|Mux3~0 (
// Equation(s):
// \Reg|Mux3~0_combout  = (\RAA~combout [1] & (\RAA~combout [0])) # (!\RAA~combout [1] & ((\RAA~combout [0] & ((\Reg|regfile[1][0]~regout ))) # (!\RAA~combout [0] & (\Reg|regfile[0][0]~regout ))))

	.dataa(\RAA~combout [1]),
	.datab(\RAA~combout [0]),
	.datac(\Reg|regfile[0][0]~regout ),
	.datad(\Reg|regfile[1][0]~regout ),
	.cin(gnd),
	.combout(\Reg|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Mux3~0 .lut_mask = 16'hDC98;
defparam \Reg|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N14
cycloneii_lcell_comb \Reg|Mux3~1 (
// Equation(s):
// \Reg|Mux3~1_combout  = (\RAA~combout [1] & ((\Reg|Mux3~0_combout  & ((\Reg|regfile[3][0]~regout ))) # (!\Reg|Mux3~0_combout  & (\Reg|regfile[2][0]~regout )))) # (!\RAA~combout [1] & (((\Reg|Mux3~0_combout ))))

	.dataa(\Reg|regfile[2][0]~regout ),
	.datab(\RAA~combout [1]),
	.datac(\Reg|regfile[3][0]~regout ),
	.datad(\Reg|Mux3~0_combout ),
	.cin(gnd),
	.combout(\Reg|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Mux3~1 .lut_mask = 16'hF388;
defparam \Reg|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N8
cycloneii_lcell_comb \ALU1|mux16_1|Mux15~0 (
// Equation(s):
// \ALU1|mux16_1|Mux15~0_combout  = (\S_ALU1~combout [2] & ((\Reg|Mux3~1_combout  $ (\S_ALU1~combout [1])))) # (!\S_ALU1~combout [2] & (\Reg|Mux3~1_combout  & ((\S_ALU1~combout [1]) # (!\S_ALU1~combout [0]))))

	.dataa(\S_ALU1~combout [0]),
	.datab(\S_ALU1~combout [2]),
	.datac(\Reg|Mux3~1_combout ),
	.datad(\S_ALU1~combout [1]),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux15~0 .lut_mask = 16'h3CD0;
defparam \ALU1|mux16_1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N30
cycloneii_lcell_comb \ALU1|mux16_1|Mux15~1 (
// Equation(s):
// \ALU1|mux16_1|Mux15~1_combout  = \S_ALU1~combout [1] $ (((\S_ALU1~combout [0] & ((\S_ALU1~combout [2]) # (\Reg|Mux3~1_combout )))))

	.dataa(\S_ALU1~combout [0]),
	.datab(\S_ALU1~combout [2]),
	.datac(\Reg|Mux3~1_combout ),
	.datad(\S_ALU1~combout [1]),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux15~1 .lut_mask = 16'h57A8;
defparam \ALU1|mux16_1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N20
cycloneii_lcell_comb \ALU1|mux16_1|Mux15~2 (
// Equation(s):
// \ALU1|mux16_1|Mux15~2_combout  = \ALU1|mux16_1|Mux15~0_combout  $ (((\Reg|Mux7~1_combout  & \ALU1|mux16_1|Mux15~1_combout )))

	.dataa(\Reg|Mux7~1_combout ),
	.datab(vcc),
	.datac(\ALU1|mux16_1|Mux15~0_combout ),
	.datad(\ALU1|mux16_1|Mux15~1_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux15~2 .lut_mask = 16'h5AF0;
defparam \ALU1|mux16_1|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N12
cycloneii_lcell_comb \ALU1|mux16_1|Mux15~3 (
// Equation(s):
// \ALU1|mux16_1|Mux15~3_combout  = (\S_ALU1~combout [0] & (!\S_ALU1~combout [1] & (\Reg|Mux2~1_combout ))) # (!\S_ALU1~combout [0] & (\S_ALU1~combout [1] & ((\ALU1|Mul|Mult0|auto_generated|op_3~0_combout ))))

	.dataa(\S_ALU1~combout [0]),
	.datab(\S_ALU1~combout [1]),
	.datac(\Reg|Mux2~1_combout ),
	.datad(\ALU1|Mul|Mult0|auto_generated|op_3~0_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux15~3 .lut_mask = 16'h6420;
defparam \ALU1|mux16_1|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N22
cycloneii_lcell_comb \ALU1|mux16_1|Mux15~4 (
// Equation(s):
// \ALU1|mux16_1|Mux15~4_combout  = (\ALU1|mux16_1|Mux13~0_combout  & ((\Reg|Mux3~1_combout ) # ((!\S_ALU1~combout [2] & \ALU1|mux16_1|Mux15~3_combout )))) # (!\ALU1|mux16_1|Mux13~0_combout  & (!\S_ALU1~combout [2] & ((\ALU1|mux16_1|Mux15~3_combout ))))

	.dataa(\ALU1|mux16_1|Mux13~0_combout ),
	.datab(\S_ALU1~combout [2]),
	.datac(\Reg|Mux3~1_combout ),
	.datad(\ALU1|mux16_1|Mux15~3_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux15~4 .lut_mask = 16'hB3A0;
defparam \ALU1|mux16_1|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N24
cycloneii_lcell_comb \Reg|regfile[1][0]~3 (
// Equation(s):
// \Reg|regfile[1][0]~3_combout  = (\S_ALU1~combout [3] & ((\ALU1|mux16_1|Mux15~4_combout ))) # (!\S_ALU1~combout [3] & (\ALU1|mux16_1|Mux15~2_combout ))

	.dataa(vcc),
	.datab(\S_ALU1~combout [3]),
	.datac(\ALU1|mux16_1|Mux15~2_combout ),
	.datad(\ALU1|mux16_1|Mux15~4_combout ),
	.cin(gnd),
	.combout(\Reg|regfile[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|regfile[1][0]~3 .lut_mask = 16'hFC30;
defparam \Reg|regfile[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OE~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OE~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OE));
// synopsys translate_off
defparam \OE~I .input_async_reset = "none";
defparam \OE~I .input_power_up = "low";
defparam \OE~I .input_register_mode = "none";
defparam \OE~I .input_sync_reset = "none";
defparam \OE~I .oe_async_reset = "none";
defparam \OE~I .oe_power_up = "low";
defparam \OE~I .oe_register_mode = "none";
defparam \OE~I .oe_sync_reset = "none";
defparam \OE~I .operation_mode = "input";
defparam \OE~I .output_async_reset = "none";
defparam \OE~I .output_power_up = "low";
defparam \OE~I .output_register_mode = "none";
defparam \OE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X25_Y29_N25
cycloneii_lcell_ff \Reg1|data_out[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg|regfile[1][0]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg1|data_out [0]));

// Location: LCFF_X27_Y29_N13
cycloneii_lcell_ff \Reg1|data_out[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Reg|regfile[2][1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg1|data_out [1]));

// Location: LCFF_X33_Y29_N5
cycloneii_lcell_ff \Reg1|data_out[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg|regfile[1][2]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg1|data_out [2]));

// Location: LCFF_X29_Y29_N5
cycloneii_lcell_ff \Reg1|data_out[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg|regfile[2][3]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg1|data_out [3]));

// Location: LCCOMB_X25_Y29_N4
cycloneii_lcell_comb \ALU1|mux16_1|Mux10~0 (
// Equation(s):
// \ALU1|mux16_1|Mux10~0_combout  = (\S_ALU1~combout [2] & !\S_ALU1~combout [3])

	.dataa(vcc),
	.datab(\S_ALU1~combout [2]),
	.datac(\S_ALU1~combout [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux10~0 .lut_mask = 16'h0C0C;
defparam \ALU1|mux16_1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N24
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|le3a[4] (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|le3a [4] = (\ALU1|Mul|Mult0|auto_generated|le3a [5] & ((\Reg|Mux7~1_combout ) # (!\Reg|Mux0~1_combout )))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datab(vcc),
	.datac(\Reg|Mux7~1_combout ),
	.datad(\Reg|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mul|Mult0|auto_generated|le3a [4]),
	.cout());
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|le3a[4] .lut_mask = 16'hA0AA;
defparam \ALU1|Mul|Mult0|auto_generated|le3a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N4
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|op_1~4_combout  = ((\ALU1|Mul|Mult0|auto_generated|le4a [2] $ (\ALU1|Mul|Mult0|auto_generated|le3a [4] $ (!\ALU1|Mul|Mult0|auto_generated|op_1~3 )))) # (GND)
// \ALU1|Mul|Mult0|auto_generated|op_1~5  = CARRY((\ALU1|Mul|Mult0|auto_generated|le4a [2] & ((\ALU1|Mul|Mult0|auto_generated|le3a [4]) # (!\ALU1|Mul|Mult0|auto_generated|op_1~3 ))) # (!\ALU1|Mul|Mult0|auto_generated|le4a [2] & 
// (\ALU1|Mul|Mult0|auto_generated|le3a [4] & !\ALU1|Mul|Mult0|auto_generated|op_1~3 )))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le4a [2]),
	.datab(\ALU1|Mul|Mult0|auto_generated|le3a [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|Mul|Mult0|auto_generated|op_1~3 ),
	.combout(\ALU1|Mul|Mult0|auto_generated|op_1~4_combout ),
	.cout(\ALU1|Mul|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \ALU1|Mul|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N22
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|op_3~8 (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|op_3~8_combout  = ((\ALU1|Mul|Mult0|auto_generated|le5a [0] $ (\ALU1|Mul|Mult0|auto_generated|op_1~4_combout  $ (!\ALU1|Mul|Mult0|auto_generated|op_3~7 )))) # (GND)
// \ALU1|Mul|Mult0|auto_generated|op_3~9  = CARRY((\ALU1|Mul|Mult0|auto_generated|le5a [0] & ((\ALU1|Mul|Mult0|auto_generated|op_1~4_combout ) # (!\ALU1|Mul|Mult0|auto_generated|op_3~7 ))) # (!\ALU1|Mul|Mult0|auto_generated|le5a [0] & 
// (\ALU1|Mul|Mult0|auto_generated|op_1~4_combout  & !\ALU1|Mul|Mult0|auto_generated|op_3~7 )))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le5a [0]),
	.datab(\ALU1|Mul|Mult0|auto_generated|op_1~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|Mul|Mult0|auto_generated|op_3~7 ),
	.combout(\ALU1|Mul|Mult0|auto_generated|op_3~8_combout ),
	.cout(\ALU1|Mul|Mult0|auto_generated|op_3~9 ));
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|op_3~8 .lut_mask = 16'h698E;
defparam \ALU1|Mul|Mult0|auto_generated|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N8
cycloneii_lcell_comb \ALU1|mux16_1|Mux11~2 (
// Equation(s):
// \ALU1|mux16_1|Mux11~2_combout  = (\S_ALU1~combout [3] & ((\S_ALU1~combout [1] & ((\ALU1|Mul|Mult0|auto_generated|op_3~8_combout ))) # (!\S_ALU1~combout [1] & (\Reg|Mux0~1_combout ))))

	.dataa(\S_ALU1~combout [3]),
	.datab(\Reg|Mux0~1_combout ),
	.datac(\S_ALU1~combout [1]),
	.datad(\ALU1|Mul|Mult0|auto_generated|op_3~8_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux11~2 .lut_mask = 16'hA808;
defparam \ALU1|mux16_1|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N28
cycloneii_lcell_comb \ALU1|Add|co3~0 (
// Equation(s):
// \ALU1|Add|co3~0_combout  = (\Reg|Mux1~1_combout  & ((\Reg|Mux5~1_combout ) # (\ALU1|Add|co1~0_combout ))) # (!\Reg|Mux1~1_combout  & (\Reg|Mux5~1_combout  & \ALU1|Add|co1~0_combout ))

	.dataa(vcc),
	.datab(\Reg|Mux1~1_combout ),
	.datac(\Reg|Mux5~1_combout ),
	.datad(\ALU1|Add|co1~0_combout ),
	.cin(gnd),
	.combout(\ALU1|Add|co3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Add|co3~0 .lut_mask = 16'hFCC0;
defparam \ALU1|Add|co3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N12
cycloneii_lcell_comb \ALU1|Add|co3~1 (
// Equation(s):
// \ALU1|Add|co3~1_combout  = (\Reg|Mux4~1_combout  & ((\Reg|Mux0~1_combout ) # (\ALU1|Add|co3~0_combout ))) # (!\Reg|Mux4~1_combout  & (\Reg|Mux0~1_combout  & \ALU1|Add|co3~0_combout ))

	.dataa(\Reg|Mux4~1_combout ),
	.datab(\Reg|Mux0~1_combout ),
	.datac(vcc),
	.datad(\ALU1|Add|co3~0_combout ),
	.cin(gnd),
	.combout(\ALU1|Add|co3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Add|co3~1 .lut_mask = 16'hEE88;
defparam \ALU1|Add|co3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N16
cycloneii_lcell_comb \ALU1|mux16_1|Mux11~0 (
// Equation(s):
// \ALU1|mux16_1|Mux11~0_combout  = (\S_ALU1~combout [1] & (\ALU1|Incre|co2~0_combout  & ((\Reg|Mux0~1_combout )))) # (!\S_ALU1~combout [1] & (((\ALU1|Add|co3~1_combout ))))

	.dataa(\S_ALU1~combout [1]),
	.datab(\ALU1|Incre|co2~0_combout ),
	.datac(\ALU1|Add|co3~1_combout ),
	.datad(\Reg|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux11~0 .lut_mask = 16'hD850;
defparam \ALU1|mux16_1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N10
cycloneii_lcell_comb \ALU1|mux16_1|Mux15~9 (
// Equation(s):
// \ALU1|mux16_1|Mux15~9_combout  = (\Reg|Mux0~1_combout ) # ((!\S_ALU1~combout [1] & ((\Reg|Mux1~1_combout ) # (\Reg|Mux2~1_combout ))))

	.dataa(\Reg|Mux1~1_combout ),
	.datab(\S_ALU1~combout [1]),
	.datac(\Reg|Mux2~1_combout ),
	.datad(\Reg|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux15~9 .lut_mask = 16'hFF32;
defparam \ALU1|mux16_1|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N12
cycloneii_lcell_comb \ALU1|mux16_1|Mux15~10 (
// Equation(s):
// \ALU1|mux16_1|Mux15~10_combout  = (\S_ALU1~combout [1] & ((\Reg|Mux4~1_combout  & (\ALU1|Sub|co2~0_combout  & \ALU1|mux16_1|Mux15~9_combout )) # (!\Reg|Mux4~1_combout  & ((\ALU1|Sub|co2~0_combout ) # (\ALU1|mux16_1|Mux15~9_combout ))))) # 
// (!\S_ALU1~combout [1] & (((\ALU1|mux16_1|Mux15~9_combout ))))

	.dataa(\S_ALU1~combout [1]),
	.datab(\Reg|Mux4~1_combout ),
	.datac(\ALU1|Sub|co2~0_combout ),
	.datad(\ALU1|mux16_1|Mux15~9_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux15~10 .lut_mask = 16'hF720;
defparam \ALU1|mux16_1|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N14
cycloneii_lcell_comb \ALU1|mux16_1|Mux11~1 (
// Equation(s):
// \ALU1|mux16_1|Mux11~1_combout  = (\S_ALU1~combout [0] & (\ALU1|mux16_1|Mux11~0_combout )) # (!\S_ALU1~combout [0] & ((!\ALU1|mux16_1|Mux15~10_combout )))

	.dataa(\S_ALU1~combout [0]),
	.datab(vcc),
	.datac(\ALU1|mux16_1|Mux11~0_combout ),
	.datad(\ALU1|mux16_1|Mux15~10_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux11~1 .lut_mask = 16'hA0F5;
defparam \ALU1|mux16_1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N22
cycloneii_lcell_comb \ALU1|mux16_1|Mux11~3 (
// Equation(s):
// \ALU1|mux16_1|Mux11~3_combout  = (\ALU1|mux16_1|Mux13~10_combout  & ((\ALU1|mux16_1|Mux11~2_combout ) # ((\ALU1|mux16_1|Mux10~0_combout  & \ALU1|mux16_1|Mux11~1_combout )))) # (!\ALU1|mux16_1|Mux13~10_combout  & (\ALU1|mux16_1|Mux10~0_combout  & 
// ((\ALU1|mux16_1|Mux11~1_combout ))))

	.dataa(\ALU1|mux16_1|Mux13~10_combout ),
	.datab(\ALU1|mux16_1|Mux10~0_combout ),
	.datac(\ALU1|mux16_1|Mux11~2_combout ),
	.datad(\ALU1|mux16_1|Mux11~1_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux11~3 .lut_mask = 16'hECA0;
defparam \ALU1|mux16_1|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y29_N23
cycloneii_lcell_ff \Reg1|data_out[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\ALU1|mux16_1|Mux11~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg1|data_out [4]));

// Location: LCCOMB_X28_Y29_N24
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|op_3~10 (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|op_3~10_combout  = (\ALU1|Mul|Mult0|auto_generated|op_1~6_combout  & ((\ALU1|Mul|Mult0|auto_generated|le3a [5] & (\ALU1|Mul|Mult0|auto_generated|op_3~9  & VCC)) # (!\ALU1|Mul|Mult0|auto_generated|le3a [5] & 
// (!\ALU1|Mul|Mult0|auto_generated|op_3~9 )))) # (!\ALU1|Mul|Mult0|auto_generated|op_1~6_combout  & ((\ALU1|Mul|Mult0|auto_generated|le3a [5] & (!\ALU1|Mul|Mult0|auto_generated|op_3~9 )) # (!\ALU1|Mul|Mult0|auto_generated|le3a [5] & 
// ((\ALU1|Mul|Mult0|auto_generated|op_3~9 ) # (GND)))))
// \ALU1|Mul|Mult0|auto_generated|op_3~11  = CARRY((\ALU1|Mul|Mult0|auto_generated|op_1~6_combout  & (!\ALU1|Mul|Mult0|auto_generated|le3a [5] & !\ALU1|Mul|Mult0|auto_generated|op_3~9 )) # (!\ALU1|Mul|Mult0|auto_generated|op_1~6_combout  & 
// ((!\ALU1|Mul|Mult0|auto_generated|op_3~9 ) # (!\ALU1|Mul|Mult0|auto_generated|le3a [5]))))

	.dataa(\ALU1|Mul|Mult0|auto_generated|op_1~6_combout ),
	.datab(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|Mul|Mult0|auto_generated|op_3~9 ),
	.combout(\ALU1|Mul|Mult0|auto_generated|op_3~10_combout ),
	.cout(\ALU1|Mul|Mult0|auto_generated|op_3~11 ));
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|op_3~10 .lut_mask = 16'h9617;
defparam \ALU1|Mul|Mult0|auto_generated|op_3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N18
cycloneii_lcell_comb \ALU1|mux16_1|Mux10~1 (
// Equation(s):
// \ALU1|mux16_1|Mux10~1_combout  = (!\S_ALU1~combout [0] & ((\S_ALU1~combout [2] & (!\S_ALU1~combout [3])) # (!\S_ALU1~combout [2] & (\S_ALU1~combout [3] & \S_ALU1~combout [1]))))

	.dataa(\S_ALU1~combout [0]),
	.datab(\S_ALU1~combout [2]),
	.datac(\S_ALU1~combout [3]),
	.datad(\S_ALU1~combout [1]),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux10~1 .lut_mask = 16'h1404;
defparam \ALU1|mux16_1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N26
cycloneii_lcell_comb \ALU1|mux16_1|Mux10~2 (
// Equation(s):
// \ALU1|mux16_1|Mux10~2_combout  = (\ALU1|mux16_1|Mux10~1_combout  & ((\S_ALU1~combout [3] & (\ALU1|Mul|Mult0|auto_generated|op_3~10_combout )) # (!\S_ALU1~combout [3] & ((!\ALU1|mux16_1|Mux15~10_combout )))))

	.dataa(\S_ALU1~combout [3]),
	.datab(\ALU1|Mul|Mult0|auto_generated|op_3~10_combout ),
	.datac(\ALU1|mux16_1|Mux15~10_combout ),
	.datad(\ALU1|mux16_1|Mux10~1_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux10~2 .lut_mask = 16'h8D00;
defparam \ALU1|mux16_1|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y29_N27
cycloneii_lcell_ff \Reg1|data_out[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\ALU1|mux16_1|Mux10~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg1|data_out [5]));

// Location: LCCOMB_X27_Y29_N22
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|le4a[4] (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|le4a [4] = (\Reg|Mux0~1_combout  & (\Reg|Mux4~1_combout  & (\ALU1|Mul|Mult0|auto_generated|le3a [5] $ (\Reg|Mux5~1_combout )))) # (!\Reg|Mux0~1_combout  & (\Reg|Mux4~1_combout  $ (((\ALU1|Mul|Mult0|auto_generated|le3a [5] & 
// \Reg|Mux5~1_combout )))))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datab(\Reg|Mux4~1_combout ),
	.datac(\Reg|Mux5~1_combout ),
	.datad(\Reg|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mul|Mult0|auto_generated|le4a [4]),
	.cout());
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|le4a[4] .lut_mask = 16'h486C;
defparam \ALU1|Mul|Mult0|auto_generated|le4a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N18
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|le4a[3] (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|le4a [3] = (\ALU1|Mul|Mult0|auto_generated|cs2a[1]~0_combout  & (\ALU1|Mul|Mult0|auto_generated|le4a [5] $ (((\Reg|Mux0~1_combout ))))) # (!\ALU1|Mul|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (\ALU1|Mul|Mult0|auto_generated|le4a [5] & (!\Reg|Mux1~1_combout )))

	.dataa(\ALU1|Mul|Mult0|auto_generated|cs2a[1]~0_combout ),
	.datab(\ALU1|Mul|Mult0|auto_generated|le4a [5]),
	.datac(\Reg|Mux1~1_combout ),
	.datad(\Reg|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mul|Mult0|auto_generated|le4a [3]),
	.cout());
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|le4a[3] .lut_mask = 16'h268C;
defparam \ALU1|Mul|Mult0|auto_generated|le4a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N8
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|op_1~8_combout  = ((\ALU1|Mul|Mult0|auto_generated|le5a [2] $ (\ALU1|Mul|Mult0|auto_generated|le4a [4] $ (!\ALU1|Mul|Mult0|auto_generated|op_1~7 )))) # (GND)
// \ALU1|Mul|Mult0|auto_generated|op_1~9  = CARRY((\ALU1|Mul|Mult0|auto_generated|le5a [2] & ((\ALU1|Mul|Mult0|auto_generated|le4a [4]) # (!\ALU1|Mul|Mult0|auto_generated|op_1~7 ))) # (!\ALU1|Mul|Mult0|auto_generated|le5a [2] & 
// (\ALU1|Mul|Mult0|auto_generated|le4a [4] & !\ALU1|Mul|Mult0|auto_generated|op_1~7 )))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le5a [2]),
	.datab(\ALU1|Mul|Mult0|auto_generated|le4a [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|Mul|Mult0|auto_generated|op_1~7 ),
	.combout(\ALU1|Mul|Mult0|auto_generated|op_1~8_combout ),
	.cout(\ALU1|Mul|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \ALU1|Mul|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N26
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|op_3~12 (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|op_3~12_combout  = ((\ALU1|Mul|Mult0|auto_generated|le3a [5] $ (\ALU1|Mul|Mult0|auto_generated|op_1~8_combout  $ (!\ALU1|Mul|Mult0|auto_generated|op_3~11 )))) # (GND)
// \ALU1|Mul|Mult0|auto_generated|op_3~13  = CARRY((\ALU1|Mul|Mult0|auto_generated|le3a [5] & ((\ALU1|Mul|Mult0|auto_generated|op_1~8_combout ) # (!\ALU1|Mul|Mult0|auto_generated|op_3~11 ))) # (!\ALU1|Mul|Mult0|auto_generated|le3a [5] & 
// (\ALU1|Mul|Mult0|auto_generated|op_1~8_combout  & !\ALU1|Mul|Mult0|auto_generated|op_3~11 )))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datab(\ALU1|Mul|Mult0|auto_generated|op_1~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|Mul|Mult0|auto_generated|op_3~11 ),
	.combout(\ALU1|Mul|Mult0|auto_generated|op_3~12_combout ),
	.cout(\ALU1|Mul|Mult0|auto_generated|op_3~13 ));
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|op_3~12 .lut_mask = 16'h698E;
defparam \ALU1|Mul|Mult0|auto_generated|op_3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N4
cycloneii_lcell_comb \ALU1|mux16_1|Mux9~0 (
// Equation(s):
// \ALU1|mux16_1|Mux9~0_combout  = (\ALU1|mux16_1|Mux10~1_combout  & ((\S_ALU1~combout [3] & (\ALU1|Mul|Mult0|auto_generated|op_3~12_combout )) # (!\S_ALU1~combout [3] & ((!\ALU1|mux16_1|Mux15~10_combout )))))

	.dataa(\S_ALU1~combout [3]),
	.datab(\ALU1|mux16_1|Mux10~1_combout ),
	.datac(\ALU1|Mul|Mult0|auto_generated|op_3~12_combout ),
	.datad(\ALU1|mux16_1|Mux15~10_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux9~0 .lut_mask = 16'h80C4;
defparam \ALU1|mux16_1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y29_N5
cycloneii_lcell_ff \Reg1|data_out[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\ALU1|mux16_1|Mux9~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg1|data_out [6]));

// Location: LCCOMB_X27_Y29_N10
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|le5a[3] (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|le5a [3] = (\Reg|Mux0~1_combout  & ((\Reg|Mux4~1_combout ) # ((\ALU1|Mul|Mult0|auto_generated|le3a [5] & \Reg|Mux5~1_combout ))))

	.dataa(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datab(\Reg|Mux4~1_combout ),
	.datac(\Reg|Mux5~1_combout ),
	.datad(\Reg|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mul|Mult0|auto_generated|le5a [3]),
	.cout());
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|le5a[3] .lut_mask = 16'hEC00;
defparam \ALU1|Mul|Mult0|auto_generated|le5a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N10
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|op_1~10_combout  = \ALU1|Mul|Mult0|auto_generated|le4a [5] $ (\ALU1|Mul|Mult0|auto_generated|op_1~9  $ (!\ALU1|Mul|Mult0|auto_generated|le5a [3]))

	.dataa(vcc),
	.datab(\ALU1|Mul|Mult0|auto_generated|le4a [5]),
	.datac(vcc),
	.datad(\ALU1|Mul|Mult0|auto_generated|le5a [3]),
	.cin(\ALU1|Mul|Mult0|auto_generated|op_1~9 ),
	.combout(\ALU1|Mul|Mult0|auto_generated|op_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|op_1~10 .lut_mask = 16'h3CC3;
defparam \ALU1|Mul|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N28
cycloneii_lcell_comb \ALU1|Mul|Mult0|auto_generated|op_3~14 (
// Equation(s):
// \ALU1|Mul|Mult0|auto_generated|op_3~14_combout  = \ALU1|Mul|Mult0|auto_generated|le3a [5] $ (\ALU1|Mul|Mult0|auto_generated|op_3~13  $ (!\ALU1|Mul|Mult0|auto_generated|op_1~10_combout ))

	.dataa(vcc),
	.datab(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datac(vcc),
	.datad(\ALU1|Mul|Mult0|auto_generated|op_1~10_combout ),
	.cin(\ALU1|Mul|Mult0|auto_generated|op_3~13 ),
	.combout(\ALU1|Mul|Mult0|auto_generated|op_3~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mul|Mult0|auto_generated|op_3~14 .lut_mask = 16'h3CC3;
defparam \ALU1|Mul|Mult0|auto_generated|op_3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N6
cycloneii_lcell_comb \ALU1|mux16_1|Mux8~0 (
// Equation(s):
// \ALU1|mux16_1|Mux8~0_combout  = (\ALU1|mux16_1|Mux10~1_combout  & ((\S_ALU1~combout [3] & ((\ALU1|Mul|Mult0|auto_generated|op_3~14_combout ))) # (!\S_ALU1~combout [3] & (!\ALU1|mux16_1|Mux15~10_combout ))))

	.dataa(\S_ALU1~combout [3]),
	.datab(\ALU1|mux16_1|Mux10~1_combout ),
	.datac(\ALU1|mux16_1|Mux15~10_combout ),
	.datad(\ALU1|Mul|Mult0|auto_generated|op_3~14_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux8~0 .lut_mask = 16'h8C04;
defparam \ALU1|mux16_1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y29_N7
cycloneii_lcell_ff \Reg1|data_out[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\ALU1|mux16_1|Mux8~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg1|data_out [7]));

// Location: LCCOMB_X24_Y29_N0
cycloneii_lcell_comb \ALU1|mux16_1|Mux7~2 (
// Equation(s):
// \ALU1|mux16_1|Mux7~2_combout  = (!\S_ALU1~combout [0] & (\S_ALU1~combout [2] & (!\S_ALU1~combout [3] & !\ALU1|mux16_1|Mux15~10_combout )))

	.dataa(\S_ALU1~combout [0]),
	.datab(\S_ALU1~combout [2]),
	.datac(\S_ALU1~combout [3]),
	.datad(\ALU1|mux16_1|Mux15~10_combout ),
	.cin(gnd),
	.combout(\ALU1|mux16_1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|mux16_1|Mux7~2 .lut_mask = 16'h0004;
defparam \ALU1|mux16_1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N20
cycloneii_lcell_comb \Reg1|data_out[8]~feeder (
// Equation(s):
// \Reg1|data_out[8]~feeder_combout  = \ALU1|mux16_1|Mux7~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU1|mux16_1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\Reg1|data_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Reg1|data_out[8]~feeder .lut_mask = 16'hFF00;
defparam \Reg1|data_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N21
cycloneii_lcell_ff \Reg1|data_out[8] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg1|data_out[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg1|data_out [8]));

// Location: LCCOMB_X24_Y29_N2
cycloneii_lcell_comb \Reg1|data_out[9]~feeder (
// Equation(s):
// \Reg1|data_out[9]~feeder_combout  = \ALU1|mux16_1|Mux7~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU1|mux16_1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\Reg1|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Reg1|data_out[9]~feeder .lut_mask = 16'hFF00;
defparam \Reg1|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N3
cycloneii_lcell_ff \Reg1|data_out[9] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg1|data_out[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg1|data_out [9]));

// Location: LCFF_X24_Y29_N1
cycloneii_lcell_ff \Reg1|data_out[10] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\ALU1|mux16_1|Mux7~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg1|data_out [10]));

// Location: LCCOMB_X24_Y29_N10
cycloneii_lcell_comb \Reg1|data_out[11]~feeder (
// Equation(s):
// \Reg1|data_out[11]~feeder_combout  = \ALU1|mux16_1|Mux7~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU1|mux16_1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\Reg1|data_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Reg1|data_out[11]~feeder .lut_mask = 16'hFF00;
defparam \Reg1|data_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N11
cycloneii_lcell_ff \Reg1|data_out[11] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg1|data_out[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg1|data_out [11]));

// Location: LCCOMB_X24_Y29_N4
cycloneii_lcell_comb \Reg1|data_out[12]~feeder (
// Equation(s):
// \Reg1|data_out[12]~feeder_combout  = \ALU1|mux16_1|Mux7~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU1|mux16_1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\Reg1|data_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Reg1|data_out[12]~feeder .lut_mask = 16'hFF00;
defparam \Reg1|data_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N5
cycloneii_lcell_ff \Reg1|data_out[12] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg1|data_out[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg1|data_out [12]));

// Location: LCCOMB_X24_Y29_N22
cycloneii_lcell_comb \Reg1|data_out[13]~feeder (
// Equation(s):
// \Reg1|data_out[13]~feeder_combout  = \ALU1|mux16_1|Mux7~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU1|mux16_1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\Reg1|data_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Reg1|data_out[13]~feeder .lut_mask = 16'hFF00;
defparam \Reg1|data_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N23
cycloneii_lcell_ff \Reg1|data_out[13] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg1|data_out[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg1|data_out [13]));

// Location: LCCOMB_X24_Y29_N28
cycloneii_lcell_comb \Reg1|data_out[14]~feeder (
// Equation(s):
// \Reg1|data_out[14]~feeder_combout  = \ALU1|mux16_1|Mux7~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU1|mux16_1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\Reg1|data_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Reg1|data_out[14]~feeder .lut_mask = 16'hFF00;
defparam \Reg1|data_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N29
cycloneii_lcell_ff \Reg1|data_out[14] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg1|data_out[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg1|data_out [14]));

// Location: LCCOMB_X24_Y29_N26
cycloneii_lcell_comb \Reg1|data_out[15]~feeder (
// Equation(s):
// \Reg1|data_out[15]~feeder_combout  = \ALU1|mux16_1|Mux7~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU1|mux16_1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\Reg1|data_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Reg1|data_out[15]~feeder .lut_mask = 16'hFF00;
defparam \Reg1|data_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N27
cycloneii_lcell_ff \Reg1|data_out[15] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Reg1|data_out[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Reg1|data_out [15]));

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[4]));
// synopsys translate_off
defparam \DataIn[4]~I .input_async_reset = "none";
defparam \DataIn[4]~I .input_power_up = "low";
defparam \DataIn[4]~I .input_register_mode = "none";
defparam \DataIn[4]~I .input_sync_reset = "none";
defparam \DataIn[4]~I .oe_async_reset = "none";
defparam \DataIn[4]~I .oe_power_up = "low";
defparam \DataIn[4]~I .oe_register_mode = "none";
defparam \DataIn[4]~I .oe_sync_reset = "none";
defparam \DataIn[4]~I .operation_mode = "input";
defparam \DataIn[4]~I .output_async_reset = "none";
defparam \DataIn[4]~I .output_power_up = "low";
defparam \DataIn[4]~I .output_register_mode = "none";
defparam \DataIn[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N20
cycloneii_lcell_comb \Mux2_1|muxout[4]~0 (
// Equation(s):
// \Mux2_1|muxout[4]~0_combout  = (\IE~combout  & (\DataIn~combout [4])) # (!\IE~combout  & ((\S_ALU2~combout [2])))

	.dataa(vcc),
	.datab(\DataIn~combout [4]),
	.datac(\IE~combout ),
	.datad(\S_ALU2~combout [2]),
	.cin(gnd),
	.combout(\Mux2_1|muxout[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[4]~0 .lut_mask = 16'hCFC0;
defparam \Mux2_1|muxout[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N22
cycloneii_lcell_comb \Mux2_1|muxout[4]~3 (
// Equation(s):
// \Mux2_1|muxout[4]~3_combout  = (\Reg|Mux4~1_combout  & ((\S_ALU2~combout [0]))) # (!\Reg|Mux4~1_combout  & (\Mux2_1|muxout[5]~2_combout  & !\S_ALU2~combout [0]))

	.dataa(\Mux2_1|muxout[5]~2_combout ),
	.datab(vcc),
	.datac(\Reg|Mux4~1_combout ),
	.datad(\S_ALU2~combout [0]),
	.cin(gnd),
	.combout(\Mux2_1|muxout[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[4]~3 .lut_mask = 16'hF00A;
defparam \Mux2_1|muxout[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N4
cycloneii_lcell_comb \Mux2_1|muxout[4]~4 (
// Equation(s):
// \Mux2_1|muxout[4]~4_combout  = (\Mux2_1|muxout[4]~0_combout  & (\Mux2_1|muxout[4]~3_combout  & (\Mux2_1|muxout[4]~1_combout  $ (!\Reg|Mux4~1_combout )))) # (!\Mux2_1|muxout[4]~0_combout  & (!\Mux2_1|muxout[4]~1_combout  & (\Reg|Mux4~1_combout  $ 
// (\Mux2_1|muxout[4]~3_combout ))))

	.dataa(\Mux2_1|muxout[4]~1_combout ),
	.datab(\Reg|Mux4~1_combout ),
	.datac(\Mux2_1|muxout[4]~0_combout ),
	.datad(\Mux2_1|muxout[4]~3_combout ),
	.cin(gnd),
	.combout(\Mux2_1|muxout[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[4]~4 .lut_mask = 16'h9104;
defparam \Mux2_1|muxout[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N30
cycloneii_lcell_comb \Mux2_1|muxout[4]~5 (
// Equation(s):
// \Mux2_1|muxout[4]~5_combout  = (\IE~combout  & (\Mux2_1|muxout[4]~0_combout )) # (!\IE~combout  & (\Mux2_1|muxout[4]~4_combout  & (\Mux2_1|muxout[4]~0_combout  $ (\S_ALU2~combout [3]))))

	.dataa(\Mux2_1|muxout[4]~0_combout ),
	.datab(\Mux2_1|muxout[4]~4_combout ),
	.datac(\IE~combout ),
	.datad(\S_ALU2~combout [3]),
	.cin(gnd),
	.combout(\Mux2_1|muxout[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[4]~5 .lut_mask = 16'hA4A8;
defparam \Mux2_1|muxout[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[5]));
// synopsys translate_off
defparam \DataIn[5]~I .input_async_reset = "none";
defparam \DataIn[5]~I .input_power_up = "low";
defparam \DataIn[5]~I .input_register_mode = "none";
defparam \DataIn[5]~I .input_sync_reset = "none";
defparam \DataIn[5]~I .oe_async_reset = "none";
defparam \DataIn[5]~I .oe_power_up = "low";
defparam \DataIn[5]~I .oe_register_mode = "none";
defparam \DataIn[5]~I .oe_sync_reset = "none";
defparam \DataIn[5]~I .operation_mode = "input";
defparam \DataIn[5]~I .output_async_reset = "none";
defparam \DataIn[5]~I .output_power_up = "low";
defparam \DataIn[5]~I .output_register_mode = "none";
defparam \DataIn[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N20
cycloneii_lcell_comb \Mux2_1|muxout[5]~6 (
// Equation(s):
// \Mux2_1|muxout[5]~6_combout  = (\IE~combout  & \DataIn~combout [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IE~combout ),
	.datad(\DataIn~combout [5]),
	.cin(gnd),
	.combout(\Mux2_1|muxout[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[5]~6 .lut_mask = 16'hF000;
defparam \Mux2_1|muxout[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N12
cycloneii_lcell_comb \Mux2_1|muxout[5]~2 (
// Equation(s):
// \Mux2_1|muxout[5]~2_combout  = (!\Reg|Mux7~1_combout  & (!\S_ALU2~combout [3] & (!\ALU1|Mul|Mult0|auto_generated|le3a [5] & !\Reg|Mux5~1_combout )))

	.dataa(\Reg|Mux7~1_combout ),
	.datab(\S_ALU2~combout [3]),
	.datac(\ALU1|Mul|Mult0|auto_generated|le3a [5]),
	.datad(\Reg|Mux5~1_combout ),
	.cin(gnd),
	.combout(\Mux2_1|muxout[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[5]~2 .lut_mask = 16'h0001;
defparam \Mux2_1|muxout[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N0
cycloneii_lcell_comb \Mux2_1|muxout[5]~7 (
// Equation(s):
// \Mux2_1|muxout[5]~7_combout  = (\S_ALU2~combout [2] & (!\S_ALU2~combout [0] & (!\IE~combout  & !\S_ALU2~combout [1])))

	.dataa(\S_ALU2~combout [2]),
	.datab(\S_ALU2~combout [0]),
	.datac(\IE~combout ),
	.datad(\S_ALU2~combout [1]),
	.cin(gnd),
	.combout(\Mux2_1|muxout[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[5]~7 .lut_mask = 16'h0002;
defparam \Mux2_1|muxout[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N30
cycloneii_lcell_comb \Mux2_1|muxout[5]~8 (
// Equation(s):
// \Mux2_1|muxout[5]~8_combout  = (\Mux2_1|muxout[5]~6_combout ) # ((\Mux2_1|muxout[5]~2_combout  & (!\Reg|Mux4~1_combout  & \Mux2_1|muxout[5]~7_combout )))

	.dataa(\Mux2_1|muxout[5]~6_combout ),
	.datab(\Mux2_1|muxout[5]~2_combout ),
	.datac(\Reg|Mux4~1_combout ),
	.datad(\Mux2_1|muxout[5]~7_combout ),
	.cin(gnd),
	.combout(\Mux2_1|muxout[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[5]~8 .lut_mask = 16'hAEAA;
defparam \Mux2_1|muxout[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[6]));
// synopsys translate_off
defparam \DataIn[6]~I .input_async_reset = "none";
defparam \DataIn[6]~I .input_power_up = "low";
defparam \DataIn[6]~I .input_register_mode = "none";
defparam \DataIn[6]~I .input_sync_reset = "none";
defparam \DataIn[6]~I .oe_async_reset = "none";
defparam \DataIn[6]~I .oe_power_up = "low";
defparam \DataIn[6]~I .oe_register_mode = "none";
defparam \DataIn[6]~I .oe_sync_reset = "none";
defparam \DataIn[6]~I .operation_mode = "input";
defparam \DataIn[6]~I .output_async_reset = "none";
defparam \DataIn[6]~I .output_power_up = "low";
defparam \DataIn[6]~I .output_register_mode = "none";
defparam \DataIn[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N24
cycloneii_lcell_comb \Mux2_1|muxout[6]~9 (
// Equation(s):
// \Mux2_1|muxout[6]~9_combout  = (\IE~combout  & \DataIn~combout [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IE~combout ),
	.datad(\DataIn~combout [6]),
	.cin(gnd),
	.combout(\Mux2_1|muxout[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[6]~9 .lut_mask = 16'hF000;
defparam \Mux2_1|muxout[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N22
cycloneii_lcell_comb \Mux2_1|muxout[6]~10 (
// Equation(s):
// \Mux2_1|muxout[6]~10_combout  = (\Mux2_1|muxout[6]~9_combout ) # ((\Mux2_1|muxout[5]~2_combout  & (!\Reg|Mux4~1_combout  & \Mux2_1|muxout[5]~7_combout )))

	.dataa(\Mux2_1|muxout[6]~9_combout ),
	.datab(\Mux2_1|muxout[5]~2_combout ),
	.datac(\Reg|Mux4~1_combout ),
	.datad(\Mux2_1|muxout[5]~7_combout ),
	.cin(gnd),
	.combout(\Mux2_1|muxout[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[6]~10 .lut_mask = 16'hAEAA;
defparam \Mux2_1|muxout[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[7]));
// synopsys translate_off
defparam \DataIn[7]~I .input_async_reset = "none";
defparam \DataIn[7]~I .input_power_up = "low";
defparam \DataIn[7]~I .input_register_mode = "none";
defparam \DataIn[7]~I .input_sync_reset = "none";
defparam \DataIn[7]~I .oe_async_reset = "none";
defparam \DataIn[7]~I .oe_power_up = "low";
defparam \DataIn[7]~I .oe_register_mode = "none";
defparam \DataIn[7]~I .oe_sync_reset = "none";
defparam \DataIn[7]~I .operation_mode = "input";
defparam \DataIn[7]~I .output_async_reset = "none";
defparam \DataIn[7]~I .output_power_up = "low";
defparam \DataIn[7]~I .output_register_mode = "none";
defparam \DataIn[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N8
cycloneii_lcell_comb \Mux2_1|muxout[7]~11 (
// Equation(s):
// \Mux2_1|muxout[7]~11_combout  = (\IE~combout  & \DataIn~combout [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IE~combout ),
	.datad(\DataIn~combout [7]),
	.cin(gnd),
	.combout(\Mux2_1|muxout[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[7]~11 .lut_mask = 16'hF000;
defparam \Mux2_1|muxout[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N0
cycloneii_lcell_comb \Mux2_1|muxout[7]~12 (
// Equation(s):
// \Mux2_1|muxout[7]~12_combout  = (\Mux2_1|muxout[7]~11_combout ) # ((\Mux2_1|muxout[5]~2_combout  & (\Mux2_1|muxout[5]~7_combout  & !\Reg|Mux4~1_combout )))

	.dataa(\Mux2_1|muxout[5]~2_combout ),
	.datab(\Mux2_1|muxout[5]~7_combout ),
	.datac(\Reg|Mux4~1_combout ),
	.datad(\Mux2_1|muxout[7]~11_combout ),
	.cin(gnd),
	.combout(\Mux2_1|muxout[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[7]~12 .lut_mask = 16'hFF08;
defparam \Mux2_1|muxout[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[8]));
// synopsys translate_off
defparam \DataIn[8]~I .input_async_reset = "none";
defparam \DataIn[8]~I .input_power_up = "low";
defparam \DataIn[8]~I .input_register_mode = "none";
defparam \DataIn[8]~I .input_sync_reset = "none";
defparam \DataIn[8]~I .oe_async_reset = "none";
defparam \DataIn[8]~I .oe_power_up = "low";
defparam \DataIn[8]~I .oe_register_mode = "none";
defparam \DataIn[8]~I .oe_sync_reset = "none";
defparam \DataIn[8]~I .operation_mode = "input";
defparam \DataIn[8]~I .output_async_reset = "none";
defparam \DataIn[8]~I .output_power_up = "low";
defparam \DataIn[8]~I .output_register_mode = "none";
defparam \DataIn[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N4
cycloneii_lcell_comb \Mux2_1|muxout[8]~13 (
// Equation(s):
// \Mux2_1|muxout[8]~13_combout  = (\IE~combout  & \DataIn~combout [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IE~combout ),
	.datad(\DataIn~combout [8]),
	.cin(gnd),
	.combout(\Mux2_1|muxout[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[8]~13 .lut_mask = 16'hF000;
defparam \Mux2_1|muxout[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N10
cycloneii_lcell_comb \Mux2_1|muxout[8]~14 (
// Equation(s):
// \Mux2_1|muxout[8]~14_combout  = (\Mux2_1|muxout[8]~13_combout ) # ((\Mux2_1|muxout[5]~7_combout  & (!\Reg|Mux4~1_combout  & \Mux2_1|muxout[5]~2_combout )))

	.dataa(\Mux2_1|muxout[5]~7_combout ),
	.datab(\Mux2_1|muxout[8]~13_combout ),
	.datac(\Reg|Mux4~1_combout ),
	.datad(\Mux2_1|muxout[5]~2_combout ),
	.cin(gnd),
	.combout(\Mux2_1|muxout[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[8]~14 .lut_mask = 16'hCECC;
defparam \Mux2_1|muxout[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N8
cycloneii_lcell_comb \Mux2_1|muxout[9]~15 (
// Equation(s):
// \Mux2_1|muxout[9]~15_combout  = (\DataIn~combout [9] & \IE~combout )

	.dataa(\DataIn~combout [9]),
	.datab(vcc),
	.datac(\IE~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux2_1|muxout[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[9]~15 .lut_mask = 16'hA0A0;
defparam \Mux2_1|muxout[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N26
cycloneii_lcell_comb \Mux2_1|muxout[9]~16 (
// Equation(s):
// \Mux2_1|muxout[9]~16_combout  = (\Mux2_1|muxout[9]~15_combout ) # ((\Mux2_1|muxout[5]~7_combout  & (!\Reg|Mux4~1_combout  & \Mux2_1|muxout[5]~2_combout )))

	.dataa(\Mux2_1|muxout[5]~7_combout ),
	.datab(\Mux2_1|muxout[9]~15_combout ),
	.datac(\Reg|Mux4~1_combout ),
	.datad(\Mux2_1|muxout[5]~2_combout ),
	.cin(gnd),
	.combout(\Mux2_1|muxout[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[9]~16 .lut_mask = 16'hCECC;
defparam \Mux2_1|muxout[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[10]));
// synopsys translate_off
defparam \DataIn[10]~I .input_async_reset = "none";
defparam \DataIn[10]~I .input_power_up = "low";
defparam \DataIn[10]~I .input_register_mode = "none";
defparam \DataIn[10]~I .input_sync_reset = "none";
defparam \DataIn[10]~I .oe_async_reset = "none";
defparam \DataIn[10]~I .oe_power_up = "low";
defparam \DataIn[10]~I .oe_register_mode = "none";
defparam \DataIn[10]~I .oe_sync_reset = "none";
defparam \DataIn[10]~I .operation_mode = "input";
defparam \DataIn[10]~I .output_async_reset = "none";
defparam \DataIn[10]~I .output_power_up = "low";
defparam \DataIn[10]~I .output_register_mode = "none";
defparam \DataIn[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N6
cycloneii_lcell_comb \Mux2_1|muxout[10]~17 (
// Equation(s):
// \Mux2_1|muxout[10]~17_combout  = (\IE~combout  & \DataIn~combout [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IE~combout ),
	.datad(\DataIn~combout [10]),
	.cin(gnd),
	.combout(\Mux2_1|muxout[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[10]~17 .lut_mask = 16'hF000;
defparam \Mux2_1|muxout[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N26
cycloneii_lcell_comb \Mux2_1|muxout[10]~18 (
// Equation(s):
// \Mux2_1|muxout[10]~18_combout  = (\Mux2_1|muxout[10]~17_combout ) # ((\Mux2_1|muxout[5]~2_combout  & (\Mux2_1|muxout[5]~7_combout  & !\Reg|Mux4~1_combout )))

	.dataa(\Mux2_1|muxout[5]~2_combout ),
	.datab(\Mux2_1|muxout[5]~7_combout ),
	.datac(\Reg|Mux4~1_combout ),
	.datad(\Mux2_1|muxout[10]~17_combout ),
	.cin(gnd),
	.combout(\Mux2_1|muxout[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[10]~18 .lut_mask = 16'hFF08;
defparam \Mux2_1|muxout[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[11]));
// synopsys translate_off
defparam \DataIn[11]~I .input_async_reset = "none";
defparam \DataIn[11]~I .input_power_up = "low";
defparam \DataIn[11]~I .input_register_mode = "none";
defparam \DataIn[11]~I .input_sync_reset = "none";
defparam \DataIn[11]~I .oe_async_reset = "none";
defparam \DataIn[11]~I .oe_power_up = "low";
defparam \DataIn[11]~I .oe_register_mode = "none";
defparam \DataIn[11]~I .oe_sync_reset = "none";
defparam \DataIn[11]~I .operation_mode = "input";
defparam \DataIn[11]~I .output_async_reset = "none";
defparam \DataIn[11]~I .output_power_up = "low";
defparam \DataIn[11]~I .output_register_mode = "none";
defparam \DataIn[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N12
cycloneii_lcell_comb \Mux2_1|muxout[11]~19 (
// Equation(s):
// \Mux2_1|muxout[11]~19_combout  = (\IE~combout  & \DataIn~combout [11])

	.dataa(vcc),
	.datab(\IE~combout ),
	.datac(\DataIn~combout [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux2_1|muxout[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[11]~19 .lut_mask = 16'hC0C0;
defparam \Mux2_1|muxout[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N18
cycloneii_lcell_comb \Mux2_1|muxout[11]~20 (
// Equation(s):
// \Mux2_1|muxout[11]~20_combout  = (\Mux2_1|muxout[11]~19_combout ) # ((\Mux2_1|muxout[5]~2_combout  & (!\Reg|Mux4~1_combout  & \Mux2_1|muxout[5]~7_combout )))

	.dataa(\Mux2_1|muxout[11]~19_combout ),
	.datab(\Mux2_1|muxout[5]~2_combout ),
	.datac(\Reg|Mux4~1_combout ),
	.datad(\Mux2_1|muxout[5]~7_combout ),
	.cin(gnd),
	.combout(\Mux2_1|muxout[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[11]~20 .lut_mask = 16'hAEAA;
defparam \Mux2_1|muxout[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[12]));
// synopsys translate_off
defparam \DataIn[12]~I .input_async_reset = "none";
defparam \DataIn[12]~I .input_power_up = "low";
defparam \DataIn[12]~I .input_register_mode = "none";
defparam \DataIn[12]~I .input_sync_reset = "none";
defparam \DataIn[12]~I .oe_async_reset = "none";
defparam \DataIn[12]~I .oe_power_up = "low";
defparam \DataIn[12]~I .oe_register_mode = "none";
defparam \DataIn[12]~I .oe_sync_reset = "none";
defparam \DataIn[12]~I .operation_mode = "input";
defparam \DataIn[12]~I .output_async_reset = "none";
defparam \DataIn[12]~I .output_power_up = "low";
defparam \DataIn[12]~I .output_register_mode = "none";
defparam \DataIn[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N16
cycloneii_lcell_comb \Mux2_1|muxout[12]~21 (
// Equation(s):
// \Mux2_1|muxout[12]~21_combout  = (\IE~combout  & \DataIn~combout [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IE~combout ),
	.datad(\DataIn~combout [12]),
	.cin(gnd),
	.combout(\Mux2_1|muxout[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[12]~21 .lut_mask = 16'hF000;
defparam \Mux2_1|muxout[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N6
cycloneii_lcell_comb \Mux2_1|muxout[12]~22 (
// Equation(s):
// \Mux2_1|muxout[12]~22_combout  = (\Mux2_1|muxout[12]~21_combout ) # ((\Mux2_1|muxout[5]~2_combout  & (!\Reg|Mux4~1_combout  & \Mux2_1|muxout[5]~7_combout )))

	.dataa(\Mux2_1|muxout[12]~21_combout ),
	.datab(\Mux2_1|muxout[5]~2_combout ),
	.datac(\Reg|Mux4~1_combout ),
	.datad(\Mux2_1|muxout[5]~7_combout ),
	.cin(gnd),
	.combout(\Mux2_1|muxout[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[12]~22 .lut_mask = 16'hAEAA;
defparam \Mux2_1|muxout[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N28
cycloneii_lcell_comb \Mux2_1|muxout[13]~23 (
// Equation(s):
// \Mux2_1|muxout[13]~23_combout  = (\DataIn~combout [13] & \IE~combout )

	.dataa(\DataIn~combout [13]),
	.datab(vcc),
	.datac(\IE~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux2_1|muxout[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[13]~23 .lut_mask = 16'hA0A0;
defparam \Mux2_1|muxout[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N2
cycloneii_lcell_comb \Mux2_1|muxout[13]~24 (
// Equation(s):
// \Mux2_1|muxout[13]~24_combout  = (\Mux2_1|muxout[13]~23_combout ) # ((\Mux2_1|muxout[5]~7_combout  & (!\Reg|Mux4~1_combout  & \Mux2_1|muxout[5]~2_combout )))

	.dataa(\Mux2_1|muxout[5]~7_combout ),
	.datab(\Mux2_1|muxout[13]~23_combout ),
	.datac(\Reg|Mux4~1_combout ),
	.datad(\Mux2_1|muxout[5]~2_combout ),
	.cin(gnd),
	.combout(\Mux2_1|muxout[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[13]~24 .lut_mask = 16'hCECC;
defparam \Mux2_1|muxout[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[14]));
// synopsys translate_off
defparam \DataIn[14]~I .input_async_reset = "none";
defparam \DataIn[14]~I .input_power_up = "low";
defparam \DataIn[14]~I .input_register_mode = "none";
defparam \DataIn[14]~I .input_sync_reset = "none";
defparam \DataIn[14]~I .oe_async_reset = "none";
defparam \DataIn[14]~I .oe_power_up = "low";
defparam \DataIn[14]~I .oe_register_mode = "none";
defparam \DataIn[14]~I .oe_sync_reset = "none";
defparam \DataIn[14]~I .operation_mode = "input";
defparam \DataIn[14]~I .output_async_reset = "none";
defparam \DataIn[14]~I .output_power_up = "low";
defparam \DataIn[14]~I .output_register_mode = "none";
defparam \DataIn[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N0
cycloneii_lcell_comb \Mux2_1|muxout[14]~25 (
// Equation(s):
// \Mux2_1|muxout[14]~25_combout  = (\IE~combout  & \DataIn~combout [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IE~combout ),
	.datad(\DataIn~combout [14]),
	.cin(gnd),
	.combout(\Mux2_1|muxout[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[14]~25 .lut_mask = 16'hF000;
defparam \Mux2_1|muxout[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N14
cycloneii_lcell_comb \Mux2_1|muxout[14]~26 (
// Equation(s):
// \Mux2_1|muxout[14]~26_combout  = (\Mux2_1|muxout[14]~25_combout ) # ((\Mux2_1|muxout[5]~7_combout  & (!\Reg|Mux4~1_combout  & \Mux2_1|muxout[5]~2_combout )))

	.dataa(\Mux2_1|muxout[5]~7_combout ),
	.datab(\Mux2_1|muxout[14]~25_combout ),
	.datac(\Reg|Mux4~1_combout ),
	.datad(\Mux2_1|muxout[5]~2_combout ),
	.cin(gnd),
	.combout(\Mux2_1|muxout[14]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[14]~26 .lut_mask = 16'hCECC;
defparam \Mux2_1|muxout[14]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[15]));
// synopsys translate_off
defparam \DataIn[15]~I .input_async_reset = "none";
defparam \DataIn[15]~I .input_power_up = "low";
defparam \DataIn[15]~I .input_register_mode = "none";
defparam \DataIn[15]~I .input_sync_reset = "none";
defparam \DataIn[15]~I .oe_async_reset = "none";
defparam \DataIn[15]~I .oe_power_up = "low";
defparam \DataIn[15]~I .oe_register_mode = "none";
defparam \DataIn[15]~I .oe_sync_reset = "none";
defparam \DataIn[15]~I .operation_mode = "input";
defparam \DataIn[15]~I .output_async_reset = "none";
defparam \DataIn[15]~I .output_power_up = "low";
defparam \DataIn[15]~I .output_register_mode = "none";
defparam \DataIn[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N8
cycloneii_lcell_comb \Mux2_1|muxout[15]~27 (
// Equation(s):
// \Mux2_1|muxout[15]~27_combout  = (\IE~combout  & \DataIn~combout [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IE~combout ),
	.datad(\DataIn~combout [15]),
	.cin(gnd),
	.combout(\Mux2_1|muxout[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[15]~27 .lut_mask = 16'hF000;
defparam \Mux2_1|muxout[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N10
cycloneii_lcell_comb \Mux2_1|muxout[15]~28 (
// Equation(s):
// \Mux2_1|muxout[15]~28_combout  = (\Mux2_1|muxout[15]~27_combout ) # ((\Mux2_1|muxout[5]~2_combout  & (!\Reg|Mux4~1_combout  & \Mux2_1|muxout[5]~7_combout )))

	.dataa(\Mux2_1|muxout[5]~2_combout ),
	.datab(\Reg|Mux4~1_combout ),
	.datac(\Mux2_1|muxout[15]~27_combout ),
	.datad(\Mux2_1|muxout[5]~7_combout ),
	.cin(gnd),
	.combout(\Mux2_1|muxout[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2_1|muxout[15]~28 .lut_mask = 16'hF2F0;
defparam \Mux2_1|muxout[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WAA[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WAA[2]));
// synopsys translate_off
defparam \WAA[2]~I .input_async_reset = "none";
defparam \WAA[2]~I .input_power_up = "low";
defparam \WAA[2]~I .input_register_mode = "none";
defparam \WAA[2]~I .input_sync_reset = "none";
defparam \WAA[2]~I .oe_async_reset = "none";
defparam \WAA[2]~I .oe_power_up = "low";
defparam \WAA[2]~I .oe_register_mode = "none";
defparam \WAA[2]~I .oe_sync_reset = "none";
defparam \WAA[2]~I .operation_mode = "input";
defparam \WAA[2]~I .output_async_reset = "none";
defparam \WAA[2]~I .output_power_up = "low";
defparam \WAA[2]~I .output_register_mode = "none";
defparam \WAA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WAA[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WAA[3]));
// synopsys translate_off
defparam \WAA[3]~I .input_async_reset = "none";
defparam \WAA[3]~I .input_power_up = "low";
defparam \WAA[3]~I .input_register_mode = "none";
defparam \WAA[3]~I .input_sync_reset = "none";
defparam \WAA[3]~I .oe_async_reset = "none";
defparam \WAA[3]~I .oe_power_up = "low";
defparam \WAA[3]~I .oe_register_mode = "none";
defparam \WAA[3]~I .oe_sync_reset = "none";
defparam \WAA[3]~I .operation_mode = "input";
defparam \WAA[3]~I .output_async_reset = "none";
defparam \WAA[3]~I .output_power_up = "low";
defparam \WAA[3]~I .output_register_mode = "none";
defparam \WAA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WAB[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WAB[2]));
// synopsys translate_off
defparam \WAB[2]~I .input_async_reset = "none";
defparam \WAB[2]~I .input_power_up = "low";
defparam \WAB[2]~I .input_register_mode = "none";
defparam \WAB[2]~I .input_sync_reset = "none";
defparam \WAB[2]~I .oe_async_reset = "none";
defparam \WAB[2]~I .oe_power_up = "low";
defparam \WAB[2]~I .oe_register_mode = "none";
defparam \WAB[2]~I .oe_sync_reset = "none";
defparam \WAB[2]~I .operation_mode = "input";
defparam \WAB[2]~I .output_async_reset = "none";
defparam \WAB[2]~I .output_power_up = "low";
defparam \WAB[2]~I .output_register_mode = "none";
defparam \WAB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WAB[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WAB[3]));
// synopsys translate_off
defparam \WAB[3]~I .input_async_reset = "none";
defparam \WAB[3]~I .input_power_up = "low";
defparam \WAB[3]~I .input_register_mode = "none";
defparam \WAB[3]~I .input_sync_reset = "none";
defparam \WAB[3]~I .oe_async_reset = "none";
defparam \WAB[3]~I .oe_power_up = "low";
defparam \WAB[3]~I .oe_register_mode = "none";
defparam \WAB[3]~I .oe_sync_reset = "none";
defparam \WAB[3]~I .operation_mode = "input";
defparam \WAB[3]~I .output_async_reset = "none";
defparam \WAB[3]~I .output_power_up = "low";
defparam \WAB[3]~I .output_register_mode = "none";
defparam \WAB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RAA[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAA[2]));
// synopsys translate_off
defparam \RAA[2]~I .input_async_reset = "none";
defparam \RAA[2]~I .input_power_up = "low";
defparam \RAA[2]~I .input_register_mode = "none";
defparam \RAA[2]~I .input_sync_reset = "none";
defparam \RAA[2]~I .oe_async_reset = "none";
defparam \RAA[2]~I .oe_power_up = "low";
defparam \RAA[2]~I .oe_register_mode = "none";
defparam \RAA[2]~I .oe_sync_reset = "none";
defparam \RAA[2]~I .operation_mode = "input";
defparam \RAA[2]~I .output_async_reset = "none";
defparam \RAA[2]~I .output_power_up = "low";
defparam \RAA[2]~I .output_register_mode = "none";
defparam \RAA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RAA[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAA[3]));
// synopsys translate_off
defparam \RAA[3]~I .input_async_reset = "none";
defparam \RAA[3]~I .input_power_up = "low";
defparam \RAA[3]~I .input_register_mode = "none";
defparam \RAA[3]~I .input_sync_reset = "none";
defparam \RAA[3]~I .oe_async_reset = "none";
defparam \RAA[3]~I .oe_power_up = "low";
defparam \RAA[3]~I .oe_register_mode = "none";
defparam \RAA[3]~I .oe_sync_reset = "none";
defparam \RAA[3]~I .operation_mode = "input";
defparam \RAA[3]~I .output_async_reset = "none";
defparam \RAA[3]~I .output_power_up = "low";
defparam \RAA[3]~I .output_register_mode = "none";
defparam \RAA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \REA~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REA));
// synopsys translate_off
defparam \REA~I .input_async_reset = "none";
defparam \REA~I .input_power_up = "low";
defparam \REA~I .input_register_mode = "none";
defparam \REA~I .input_sync_reset = "none";
defparam \REA~I .oe_async_reset = "none";
defparam \REA~I .oe_power_up = "low";
defparam \REA~I .oe_register_mode = "none";
defparam \REA~I .oe_sync_reset = "none";
defparam \REA~I .operation_mode = "input";
defparam \REA~I .output_async_reset = "none";
defparam \REA~I .output_power_up = "low";
defparam \REA~I .output_register_mode = "none";
defparam \REA~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RAB[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAB[2]));
// synopsys translate_off
defparam \RAB[2]~I .input_async_reset = "none";
defparam \RAB[2]~I .input_power_up = "low";
defparam \RAB[2]~I .input_register_mode = "none";
defparam \RAB[2]~I .input_sync_reset = "none";
defparam \RAB[2]~I .oe_async_reset = "none";
defparam \RAB[2]~I .oe_power_up = "low";
defparam \RAB[2]~I .oe_register_mode = "none";
defparam \RAB[2]~I .oe_sync_reset = "none";
defparam \RAB[2]~I .operation_mode = "input";
defparam \RAB[2]~I .output_async_reset = "none";
defparam \RAB[2]~I .output_power_up = "low";
defparam \RAB[2]~I .output_register_mode = "none";
defparam \RAB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RAB[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAB[3]));
// synopsys translate_off
defparam \RAB[3]~I .input_async_reset = "none";
defparam \RAB[3]~I .input_power_up = "low";
defparam \RAB[3]~I .input_register_mode = "none";
defparam \RAB[3]~I .input_sync_reset = "none";
defparam \RAB[3]~I .oe_async_reset = "none";
defparam \RAB[3]~I .oe_power_up = "low";
defparam \RAB[3]~I .oe_register_mode = "none";
defparam \RAB[3]~I .oe_sync_reset = "none";
defparam \RAB[3]~I .operation_mode = "input";
defparam \RAB[3]~I .output_async_reset = "none";
defparam \RAB[3]~I .output_power_up = "low";
defparam \RAB[3]~I .output_register_mode = "none";
defparam \RAB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \REB~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REB));
// synopsys translate_off
defparam \REB~I .input_async_reset = "none";
defparam \REB~I .input_power_up = "low";
defparam \REB~I .input_register_mode = "none";
defparam \REB~I .input_sync_reset = "none";
defparam \REB~I .oe_async_reset = "none";
defparam \REB~I .oe_power_up = "low";
defparam \REB~I .oe_register_mode = "none";
defparam \REB~I .oe_sync_reset = "none";
defparam \REB~I .operation_mode = "input";
defparam \REB~I .output_async_reset = "none";
defparam \REB~I .output_power_up = "low";
defparam \REB~I .output_register_mode = "none";
defparam \REB~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out[0]~I (
	.datain(\Reg1|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[0]));
// synopsys translate_off
defparam \Out[0]~I .input_async_reset = "none";
defparam \Out[0]~I .input_power_up = "low";
defparam \Out[0]~I .input_register_mode = "none";
defparam \Out[0]~I .input_sync_reset = "none";
defparam \Out[0]~I .oe_async_reset = "none";
defparam \Out[0]~I .oe_power_up = "low";
defparam \Out[0]~I .oe_register_mode = "none";
defparam \Out[0]~I .oe_sync_reset = "none";
defparam \Out[0]~I .operation_mode = "output";
defparam \Out[0]~I .output_async_reset = "none";
defparam \Out[0]~I .output_power_up = "low";
defparam \Out[0]~I .output_register_mode = "none";
defparam \Out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out[1]~I (
	.datain(\Reg1|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[1]));
// synopsys translate_off
defparam \Out[1]~I .input_async_reset = "none";
defparam \Out[1]~I .input_power_up = "low";
defparam \Out[1]~I .input_register_mode = "none";
defparam \Out[1]~I .input_sync_reset = "none";
defparam \Out[1]~I .oe_async_reset = "none";
defparam \Out[1]~I .oe_power_up = "low";
defparam \Out[1]~I .oe_register_mode = "none";
defparam \Out[1]~I .oe_sync_reset = "none";
defparam \Out[1]~I .operation_mode = "output";
defparam \Out[1]~I .output_async_reset = "none";
defparam \Out[1]~I .output_power_up = "low";
defparam \Out[1]~I .output_register_mode = "none";
defparam \Out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out[2]~I (
	.datain(\Reg1|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[2]));
// synopsys translate_off
defparam \Out[2]~I .input_async_reset = "none";
defparam \Out[2]~I .input_power_up = "low";
defparam \Out[2]~I .input_register_mode = "none";
defparam \Out[2]~I .input_sync_reset = "none";
defparam \Out[2]~I .oe_async_reset = "none";
defparam \Out[2]~I .oe_power_up = "low";
defparam \Out[2]~I .oe_register_mode = "none";
defparam \Out[2]~I .oe_sync_reset = "none";
defparam \Out[2]~I .operation_mode = "output";
defparam \Out[2]~I .output_async_reset = "none";
defparam \Out[2]~I .output_power_up = "low";
defparam \Out[2]~I .output_register_mode = "none";
defparam \Out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out[3]~I (
	.datain(\Reg1|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[3]));
// synopsys translate_off
defparam \Out[3]~I .input_async_reset = "none";
defparam \Out[3]~I .input_power_up = "low";
defparam \Out[3]~I .input_register_mode = "none";
defparam \Out[3]~I .input_sync_reset = "none";
defparam \Out[3]~I .oe_async_reset = "none";
defparam \Out[3]~I .oe_power_up = "low";
defparam \Out[3]~I .oe_register_mode = "none";
defparam \Out[3]~I .oe_sync_reset = "none";
defparam \Out[3]~I .operation_mode = "output";
defparam \Out[3]~I .output_async_reset = "none";
defparam \Out[3]~I .output_power_up = "low";
defparam \Out[3]~I .output_register_mode = "none";
defparam \Out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out[4]~I (
	.datain(\Reg1|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[4]));
// synopsys translate_off
defparam \Out[4]~I .input_async_reset = "none";
defparam \Out[4]~I .input_power_up = "low";
defparam \Out[4]~I .input_register_mode = "none";
defparam \Out[4]~I .input_sync_reset = "none";
defparam \Out[4]~I .oe_async_reset = "none";
defparam \Out[4]~I .oe_power_up = "low";
defparam \Out[4]~I .oe_register_mode = "none";
defparam \Out[4]~I .oe_sync_reset = "none";
defparam \Out[4]~I .operation_mode = "output";
defparam \Out[4]~I .output_async_reset = "none";
defparam \Out[4]~I .output_power_up = "low";
defparam \Out[4]~I .output_register_mode = "none";
defparam \Out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out[5]~I (
	.datain(\Reg1|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[5]));
// synopsys translate_off
defparam \Out[5]~I .input_async_reset = "none";
defparam \Out[5]~I .input_power_up = "low";
defparam \Out[5]~I .input_register_mode = "none";
defparam \Out[5]~I .input_sync_reset = "none";
defparam \Out[5]~I .oe_async_reset = "none";
defparam \Out[5]~I .oe_power_up = "low";
defparam \Out[5]~I .oe_register_mode = "none";
defparam \Out[5]~I .oe_sync_reset = "none";
defparam \Out[5]~I .operation_mode = "output";
defparam \Out[5]~I .output_async_reset = "none";
defparam \Out[5]~I .output_power_up = "low";
defparam \Out[5]~I .output_register_mode = "none";
defparam \Out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out[6]~I (
	.datain(\Reg1|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[6]));
// synopsys translate_off
defparam \Out[6]~I .input_async_reset = "none";
defparam \Out[6]~I .input_power_up = "low";
defparam \Out[6]~I .input_register_mode = "none";
defparam \Out[6]~I .input_sync_reset = "none";
defparam \Out[6]~I .oe_async_reset = "none";
defparam \Out[6]~I .oe_power_up = "low";
defparam \Out[6]~I .oe_register_mode = "none";
defparam \Out[6]~I .oe_sync_reset = "none";
defparam \Out[6]~I .operation_mode = "output";
defparam \Out[6]~I .output_async_reset = "none";
defparam \Out[6]~I .output_power_up = "low";
defparam \Out[6]~I .output_register_mode = "none";
defparam \Out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out[7]~I (
	.datain(\Reg1|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[7]));
// synopsys translate_off
defparam \Out[7]~I .input_async_reset = "none";
defparam \Out[7]~I .input_power_up = "low";
defparam \Out[7]~I .input_register_mode = "none";
defparam \Out[7]~I .input_sync_reset = "none";
defparam \Out[7]~I .oe_async_reset = "none";
defparam \Out[7]~I .oe_power_up = "low";
defparam \Out[7]~I .oe_register_mode = "none";
defparam \Out[7]~I .oe_sync_reset = "none";
defparam \Out[7]~I .operation_mode = "output";
defparam \Out[7]~I .output_async_reset = "none";
defparam \Out[7]~I .output_power_up = "low";
defparam \Out[7]~I .output_register_mode = "none";
defparam \Out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out[8]~I (
	.datain(\Reg1|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[8]));
// synopsys translate_off
defparam \Out[8]~I .input_async_reset = "none";
defparam \Out[8]~I .input_power_up = "low";
defparam \Out[8]~I .input_register_mode = "none";
defparam \Out[8]~I .input_sync_reset = "none";
defparam \Out[8]~I .oe_async_reset = "none";
defparam \Out[8]~I .oe_power_up = "low";
defparam \Out[8]~I .oe_register_mode = "none";
defparam \Out[8]~I .oe_sync_reset = "none";
defparam \Out[8]~I .operation_mode = "output";
defparam \Out[8]~I .output_async_reset = "none";
defparam \Out[8]~I .output_power_up = "low";
defparam \Out[8]~I .output_register_mode = "none";
defparam \Out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out[9]~I (
	.datain(\Reg1|data_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[9]));
// synopsys translate_off
defparam \Out[9]~I .input_async_reset = "none";
defparam \Out[9]~I .input_power_up = "low";
defparam \Out[9]~I .input_register_mode = "none";
defparam \Out[9]~I .input_sync_reset = "none";
defparam \Out[9]~I .oe_async_reset = "none";
defparam \Out[9]~I .oe_power_up = "low";
defparam \Out[9]~I .oe_register_mode = "none";
defparam \Out[9]~I .oe_sync_reset = "none";
defparam \Out[9]~I .operation_mode = "output";
defparam \Out[9]~I .output_async_reset = "none";
defparam \Out[9]~I .output_power_up = "low";
defparam \Out[9]~I .output_register_mode = "none";
defparam \Out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out[10]~I (
	.datain(\Reg1|data_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[10]));
// synopsys translate_off
defparam \Out[10]~I .input_async_reset = "none";
defparam \Out[10]~I .input_power_up = "low";
defparam \Out[10]~I .input_register_mode = "none";
defparam \Out[10]~I .input_sync_reset = "none";
defparam \Out[10]~I .oe_async_reset = "none";
defparam \Out[10]~I .oe_power_up = "low";
defparam \Out[10]~I .oe_register_mode = "none";
defparam \Out[10]~I .oe_sync_reset = "none";
defparam \Out[10]~I .operation_mode = "output";
defparam \Out[10]~I .output_async_reset = "none";
defparam \Out[10]~I .output_power_up = "low";
defparam \Out[10]~I .output_register_mode = "none";
defparam \Out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out[11]~I (
	.datain(\Reg1|data_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[11]));
// synopsys translate_off
defparam \Out[11]~I .input_async_reset = "none";
defparam \Out[11]~I .input_power_up = "low";
defparam \Out[11]~I .input_register_mode = "none";
defparam \Out[11]~I .input_sync_reset = "none";
defparam \Out[11]~I .oe_async_reset = "none";
defparam \Out[11]~I .oe_power_up = "low";
defparam \Out[11]~I .oe_register_mode = "none";
defparam \Out[11]~I .oe_sync_reset = "none";
defparam \Out[11]~I .operation_mode = "output";
defparam \Out[11]~I .output_async_reset = "none";
defparam \Out[11]~I .output_power_up = "low";
defparam \Out[11]~I .output_register_mode = "none";
defparam \Out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out[12]~I (
	.datain(\Reg1|data_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[12]));
// synopsys translate_off
defparam \Out[12]~I .input_async_reset = "none";
defparam \Out[12]~I .input_power_up = "low";
defparam \Out[12]~I .input_register_mode = "none";
defparam \Out[12]~I .input_sync_reset = "none";
defparam \Out[12]~I .oe_async_reset = "none";
defparam \Out[12]~I .oe_power_up = "low";
defparam \Out[12]~I .oe_register_mode = "none";
defparam \Out[12]~I .oe_sync_reset = "none";
defparam \Out[12]~I .operation_mode = "output";
defparam \Out[12]~I .output_async_reset = "none";
defparam \Out[12]~I .output_power_up = "low";
defparam \Out[12]~I .output_register_mode = "none";
defparam \Out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out[13]~I (
	.datain(\Reg1|data_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[13]));
// synopsys translate_off
defparam \Out[13]~I .input_async_reset = "none";
defparam \Out[13]~I .input_power_up = "low";
defparam \Out[13]~I .input_register_mode = "none";
defparam \Out[13]~I .input_sync_reset = "none";
defparam \Out[13]~I .oe_async_reset = "none";
defparam \Out[13]~I .oe_power_up = "low";
defparam \Out[13]~I .oe_register_mode = "none";
defparam \Out[13]~I .oe_sync_reset = "none";
defparam \Out[13]~I .operation_mode = "output";
defparam \Out[13]~I .output_async_reset = "none";
defparam \Out[13]~I .output_power_up = "low";
defparam \Out[13]~I .output_register_mode = "none";
defparam \Out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out[14]~I (
	.datain(\Reg1|data_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[14]));
// synopsys translate_off
defparam \Out[14]~I .input_async_reset = "none";
defparam \Out[14]~I .input_power_up = "low";
defparam \Out[14]~I .input_register_mode = "none";
defparam \Out[14]~I .input_sync_reset = "none";
defparam \Out[14]~I .oe_async_reset = "none";
defparam \Out[14]~I .oe_power_up = "low";
defparam \Out[14]~I .oe_register_mode = "none";
defparam \Out[14]~I .oe_sync_reset = "none";
defparam \Out[14]~I .operation_mode = "output";
defparam \Out[14]~I .output_async_reset = "none";
defparam \Out[14]~I .output_power_up = "low";
defparam \Out[14]~I .output_register_mode = "none";
defparam \Out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out[15]~I (
	.datain(\Reg1|data_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[15]));
// synopsys translate_off
defparam \Out[15]~I .input_async_reset = "none";
defparam \Out[15]~I .input_power_up = "low";
defparam \Out[15]~I .input_register_mode = "none";
defparam \Out[15]~I .input_sync_reset = "none";
defparam \Out[15]~I .oe_async_reset = "none";
defparam \Out[15]~I .oe_power_up = "low";
defparam \Out[15]~I .oe_register_mode = "none";
defparam \Out[15]~I .oe_sync_reset = "none";
defparam \Out[15]~I .operation_mode = "output";
defparam \Out[15]~I .output_async_reset = "none";
defparam \Out[15]~I .output_power_up = "low";
defparam \Out[15]~I .output_register_mode = "none";
defparam \Out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Datapath[0]~I (
	.datain(\Reg|regfile[2][0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[0]));
// synopsys translate_off
defparam \Datapath[0]~I .input_async_reset = "none";
defparam \Datapath[0]~I .input_power_up = "low";
defparam \Datapath[0]~I .input_register_mode = "none";
defparam \Datapath[0]~I .input_sync_reset = "none";
defparam \Datapath[0]~I .oe_async_reset = "none";
defparam \Datapath[0]~I .oe_power_up = "low";
defparam \Datapath[0]~I .oe_register_mode = "none";
defparam \Datapath[0]~I .oe_sync_reset = "none";
defparam \Datapath[0]~I .operation_mode = "output";
defparam \Datapath[0]~I .output_async_reset = "none";
defparam \Datapath[0]~I .output_power_up = "low";
defparam \Datapath[0]~I .output_register_mode = "none";
defparam \Datapath[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Datapath[1]~I (
	.datain(\Reg|regfile[1][1]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[1]));
// synopsys translate_off
defparam \Datapath[1]~I .input_async_reset = "none";
defparam \Datapath[1]~I .input_power_up = "low";
defparam \Datapath[1]~I .input_register_mode = "none";
defparam \Datapath[1]~I .input_sync_reset = "none";
defparam \Datapath[1]~I .oe_async_reset = "none";
defparam \Datapath[1]~I .oe_power_up = "low";
defparam \Datapath[1]~I .oe_register_mode = "none";
defparam \Datapath[1]~I .oe_sync_reset = "none";
defparam \Datapath[1]~I .operation_mode = "output";
defparam \Datapath[1]~I .output_async_reset = "none";
defparam \Datapath[1]~I .output_power_up = "low";
defparam \Datapath[1]~I .output_register_mode = "none";
defparam \Datapath[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Datapath[2]~I (
	.datain(\Reg|regfile[2][2]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[2]));
// synopsys translate_off
defparam \Datapath[2]~I .input_async_reset = "none";
defparam \Datapath[2]~I .input_power_up = "low";
defparam \Datapath[2]~I .input_register_mode = "none";
defparam \Datapath[2]~I .input_sync_reset = "none";
defparam \Datapath[2]~I .oe_async_reset = "none";
defparam \Datapath[2]~I .oe_power_up = "low";
defparam \Datapath[2]~I .oe_register_mode = "none";
defparam \Datapath[2]~I .oe_sync_reset = "none";
defparam \Datapath[2]~I .operation_mode = "output";
defparam \Datapath[2]~I .output_async_reset = "none";
defparam \Datapath[2]~I .output_power_up = "low";
defparam \Datapath[2]~I .output_register_mode = "none";
defparam \Datapath[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Datapath[3]~I (
	.datain(\Reg|regfile[1][3]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[3]));
// synopsys translate_off
defparam \Datapath[3]~I .input_async_reset = "none";
defparam \Datapath[3]~I .input_power_up = "low";
defparam \Datapath[3]~I .input_register_mode = "none";
defparam \Datapath[3]~I .input_sync_reset = "none";
defparam \Datapath[3]~I .oe_async_reset = "none";
defparam \Datapath[3]~I .oe_power_up = "low";
defparam \Datapath[3]~I .oe_register_mode = "none";
defparam \Datapath[3]~I .oe_sync_reset = "none";
defparam \Datapath[3]~I .operation_mode = "output";
defparam \Datapath[3]~I .output_async_reset = "none";
defparam \Datapath[3]~I .output_power_up = "low";
defparam \Datapath[3]~I .output_register_mode = "none";
defparam \Datapath[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Datapath[4]~I (
	.datain(\Mux2_1|muxout[4]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[4]));
// synopsys translate_off
defparam \Datapath[4]~I .input_async_reset = "none";
defparam \Datapath[4]~I .input_power_up = "low";
defparam \Datapath[4]~I .input_register_mode = "none";
defparam \Datapath[4]~I .input_sync_reset = "none";
defparam \Datapath[4]~I .oe_async_reset = "none";
defparam \Datapath[4]~I .oe_power_up = "low";
defparam \Datapath[4]~I .oe_register_mode = "none";
defparam \Datapath[4]~I .oe_sync_reset = "none";
defparam \Datapath[4]~I .operation_mode = "output";
defparam \Datapath[4]~I .output_async_reset = "none";
defparam \Datapath[4]~I .output_power_up = "low";
defparam \Datapath[4]~I .output_register_mode = "none";
defparam \Datapath[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Datapath[5]~I (
	.datain(\Mux2_1|muxout[5]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[5]));
// synopsys translate_off
defparam \Datapath[5]~I .input_async_reset = "none";
defparam \Datapath[5]~I .input_power_up = "low";
defparam \Datapath[5]~I .input_register_mode = "none";
defparam \Datapath[5]~I .input_sync_reset = "none";
defparam \Datapath[5]~I .oe_async_reset = "none";
defparam \Datapath[5]~I .oe_power_up = "low";
defparam \Datapath[5]~I .oe_register_mode = "none";
defparam \Datapath[5]~I .oe_sync_reset = "none";
defparam \Datapath[5]~I .operation_mode = "output";
defparam \Datapath[5]~I .output_async_reset = "none";
defparam \Datapath[5]~I .output_power_up = "low";
defparam \Datapath[5]~I .output_register_mode = "none";
defparam \Datapath[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Datapath[6]~I (
	.datain(\Mux2_1|muxout[6]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[6]));
// synopsys translate_off
defparam \Datapath[6]~I .input_async_reset = "none";
defparam \Datapath[6]~I .input_power_up = "low";
defparam \Datapath[6]~I .input_register_mode = "none";
defparam \Datapath[6]~I .input_sync_reset = "none";
defparam \Datapath[6]~I .oe_async_reset = "none";
defparam \Datapath[6]~I .oe_power_up = "low";
defparam \Datapath[6]~I .oe_register_mode = "none";
defparam \Datapath[6]~I .oe_sync_reset = "none";
defparam \Datapath[6]~I .operation_mode = "output";
defparam \Datapath[6]~I .output_async_reset = "none";
defparam \Datapath[6]~I .output_power_up = "low";
defparam \Datapath[6]~I .output_register_mode = "none";
defparam \Datapath[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Datapath[7]~I (
	.datain(\Mux2_1|muxout[7]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[7]));
// synopsys translate_off
defparam \Datapath[7]~I .input_async_reset = "none";
defparam \Datapath[7]~I .input_power_up = "low";
defparam \Datapath[7]~I .input_register_mode = "none";
defparam \Datapath[7]~I .input_sync_reset = "none";
defparam \Datapath[7]~I .oe_async_reset = "none";
defparam \Datapath[7]~I .oe_power_up = "low";
defparam \Datapath[7]~I .oe_register_mode = "none";
defparam \Datapath[7]~I .oe_sync_reset = "none";
defparam \Datapath[7]~I .operation_mode = "output";
defparam \Datapath[7]~I .output_async_reset = "none";
defparam \Datapath[7]~I .output_power_up = "low";
defparam \Datapath[7]~I .output_register_mode = "none";
defparam \Datapath[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Datapath[8]~I (
	.datain(\Mux2_1|muxout[8]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[8]));
// synopsys translate_off
defparam \Datapath[8]~I .input_async_reset = "none";
defparam \Datapath[8]~I .input_power_up = "low";
defparam \Datapath[8]~I .input_register_mode = "none";
defparam \Datapath[8]~I .input_sync_reset = "none";
defparam \Datapath[8]~I .oe_async_reset = "none";
defparam \Datapath[8]~I .oe_power_up = "low";
defparam \Datapath[8]~I .oe_register_mode = "none";
defparam \Datapath[8]~I .oe_sync_reset = "none";
defparam \Datapath[8]~I .operation_mode = "output";
defparam \Datapath[8]~I .output_async_reset = "none";
defparam \Datapath[8]~I .output_power_up = "low";
defparam \Datapath[8]~I .output_register_mode = "none";
defparam \Datapath[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Datapath[9]~I (
	.datain(\Mux2_1|muxout[9]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[9]));
// synopsys translate_off
defparam \Datapath[9]~I .input_async_reset = "none";
defparam \Datapath[9]~I .input_power_up = "low";
defparam \Datapath[9]~I .input_register_mode = "none";
defparam \Datapath[9]~I .input_sync_reset = "none";
defparam \Datapath[9]~I .oe_async_reset = "none";
defparam \Datapath[9]~I .oe_power_up = "low";
defparam \Datapath[9]~I .oe_register_mode = "none";
defparam \Datapath[9]~I .oe_sync_reset = "none";
defparam \Datapath[9]~I .operation_mode = "output";
defparam \Datapath[9]~I .output_async_reset = "none";
defparam \Datapath[9]~I .output_power_up = "low";
defparam \Datapath[9]~I .output_register_mode = "none";
defparam \Datapath[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Datapath[10]~I (
	.datain(\Mux2_1|muxout[10]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[10]));
// synopsys translate_off
defparam \Datapath[10]~I .input_async_reset = "none";
defparam \Datapath[10]~I .input_power_up = "low";
defparam \Datapath[10]~I .input_register_mode = "none";
defparam \Datapath[10]~I .input_sync_reset = "none";
defparam \Datapath[10]~I .oe_async_reset = "none";
defparam \Datapath[10]~I .oe_power_up = "low";
defparam \Datapath[10]~I .oe_register_mode = "none";
defparam \Datapath[10]~I .oe_sync_reset = "none";
defparam \Datapath[10]~I .operation_mode = "output";
defparam \Datapath[10]~I .output_async_reset = "none";
defparam \Datapath[10]~I .output_power_up = "low";
defparam \Datapath[10]~I .output_register_mode = "none";
defparam \Datapath[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Datapath[11]~I (
	.datain(\Mux2_1|muxout[11]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[11]));
// synopsys translate_off
defparam \Datapath[11]~I .input_async_reset = "none";
defparam \Datapath[11]~I .input_power_up = "low";
defparam \Datapath[11]~I .input_register_mode = "none";
defparam \Datapath[11]~I .input_sync_reset = "none";
defparam \Datapath[11]~I .oe_async_reset = "none";
defparam \Datapath[11]~I .oe_power_up = "low";
defparam \Datapath[11]~I .oe_register_mode = "none";
defparam \Datapath[11]~I .oe_sync_reset = "none";
defparam \Datapath[11]~I .operation_mode = "output";
defparam \Datapath[11]~I .output_async_reset = "none";
defparam \Datapath[11]~I .output_power_up = "low";
defparam \Datapath[11]~I .output_register_mode = "none";
defparam \Datapath[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Datapath[12]~I (
	.datain(\Mux2_1|muxout[12]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[12]));
// synopsys translate_off
defparam \Datapath[12]~I .input_async_reset = "none";
defparam \Datapath[12]~I .input_power_up = "low";
defparam \Datapath[12]~I .input_register_mode = "none";
defparam \Datapath[12]~I .input_sync_reset = "none";
defparam \Datapath[12]~I .oe_async_reset = "none";
defparam \Datapath[12]~I .oe_power_up = "low";
defparam \Datapath[12]~I .oe_register_mode = "none";
defparam \Datapath[12]~I .oe_sync_reset = "none";
defparam \Datapath[12]~I .operation_mode = "output";
defparam \Datapath[12]~I .output_async_reset = "none";
defparam \Datapath[12]~I .output_power_up = "low";
defparam \Datapath[12]~I .output_register_mode = "none";
defparam \Datapath[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Datapath[13]~I (
	.datain(\Mux2_1|muxout[13]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[13]));
// synopsys translate_off
defparam \Datapath[13]~I .input_async_reset = "none";
defparam \Datapath[13]~I .input_power_up = "low";
defparam \Datapath[13]~I .input_register_mode = "none";
defparam \Datapath[13]~I .input_sync_reset = "none";
defparam \Datapath[13]~I .oe_async_reset = "none";
defparam \Datapath[13]~I .oe_power_up = "low";
defparam \Datapath[13]~I .oe_register_mode = "none";
defparam \Datapath[13]~I .oe_sync_reset = "none";
defparam \Datapath[13]~I .operation_mode = "output";
defparam \Datapath[13]~I .output_async_reset = "none";
defparam \Datapath[13]~I .output_power_up = "low";
defparam \Datapath[13]~I .output_register_mode = "none";
defparam \Datapath[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Datapath[14]~I (
	.datain(\Mux2_1|muxout[14]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[14]));
// synopsys translate_off
defparam \Datapath[14]~I .input_async_reset = "none";
defparam \Datapath[14]~I .input_power_up = "low";
defparam \Datapath[14]~I .input_register_mode = "none";
defparam \Datapath[14]~I .input_sync_reset = "none";
defparam \Datapath[14]~I .oe_async_reset = "none";
defparam \Datapath[14]~I .oe_power_up = "low";
defparam \Datapath[14]~I .oe_register_mode = "none";
defparam \Datapath[14]~I .oe_sync_reset = "none";
defparam \Datapath[14]~I .operation_mode = "output";
defparam \Datapath[14]~I .output_async_reset = "none";
defparam \Datapath[14]~I .output_power_up = "low";
defparam \Datapath[14]~I .output_register_mode = "none";
defparam \Datapath[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Datapath[15]~I (
	.datain(\Mux2_1|muxout[15]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[15]));
// synopsys translate_off
defparam \Datapath[15]~I .input_async_reset = "none";
defparam \Datapath[15]~I .input_power_up = "low";
defparam \Datapath[15]~I .input_register_mode = "none";
defparam \Datapath[15]~I .input_sync_reset = "none";
defparam \Datapath[15]~I .oe_async_reset = "none";
defparam \Datapath[15]~I .oe_power_up = "low";
defparam \Datapath[15]~I .oe_register_mode = "none";
defparam \Datapath[15]~I .oe_sync_reset = "none";
defparam \Datapath[15]~I .operation_mode = "output";
defparam \Datapath[15]~I .output_async_reset = "none";
defparam \Datapath[15]~I .output_power_up = "low";
defparam \Datapath[15]~I .output_register_mode = "none";
defparam \Datapath[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
