#[doc = "Register `CSR` reader"]
pub type R = crate::R<CSR_SPEC>;
#[doc = "Register `CSR` writer"]
pub type W = crate::W<CSR_SPEC>;
#[doc = "Field `EN` reader - When EN is 1, the HSTX will shift out data as it appears in the FIFO. As long as there is data, the HSTX shift register will shift once per clock cycle, and the frequency of popping from the FIFO is determined by the ratio of SHIFT and SHIFT_THRESH.  

 When EN is 0, the FIFO is not popped. The shift counter and clock generator are also reset to their initial state for as long as EN is low. Note the initial phase of the clock generator can be configured by the CLKPHASE field.  

 Once the HSTX is enabled again, and data is pushed to the FIFO, the generated clock's first rising edge will be one half-period after the first data is launched."]
pub type EN_R = crate::BitReader;
#[doc = "Field `EN` writer - When EN is 1, the HSTX will shift out data as it appears in the FIFO. As long as there is data, the HSTX shift register will shift once per clock cycle, and the frequency of popping from the FIFO is determined by the ratio of SHIFT and SHIFT_THRESH.  

 When EN is 0, the FIFO is not popped. The shift counter and clock generator are also reset to their initial state for as long as EN is low. Note the initial phase of the clock generator can be configured by the CLKPHASE field.  

 Once the HSTX is enabled again, and data is pushed to the FIFO, the generated clock's first rising edge will be one half-period after the first data is launched."]
pub type EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `EXPAND_EN` reader - Enable the command expander. When 0, raw FIFO data is passed directly to the output shift register. When 1, the command expander can perform simple operations such as run length decoding on data between the FIFO and the shift register.  

 Do not change CXPD_EN whilst EN is set. It's safe to set CXPD_EN simultaneously with setting EN."]
pub type EXPAND_EN_R = crate::BitReader;
#[doc = "Field `EXPAND_EN` writer - Enable the command expander. When 0, raw FIFO data is passed directly to the output shift register. When 1, the command expander can perform simple operations such as run length decoding on data between the FIFO and the shift register.  

 Do not change CXPD_EN whilst EN is set. It's safe to set CXPD_EN simultaneously with setting EN."]
pub type EXPAND_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `COUPLED_MODE` reader - Enable the PIO-to-HSTX 1:1 connection. The HSTX must be clocked *directly* from the system clock (not just from some other clock source of the same frequency) for this synchronous interface to function correctly.  

 When COUPLED_MODE is set, BITx_SEL_P and SEL_N indices 24 through 31 will select bits from the 8-bit PIO-to-HSTX path, rather than shifter bits. Indices of 0 through 23 will still index the shift register as normal.  

 The PIO outputs connected to the PIO-to-HSTX bus are those same outputs that would appear on the HSTX-capable pins if those pins' FUNCSELs were set to PIO instead of HSTX.  

 For example, if HSTX is on GPIOs 12 through 19, then PIO outputs 12 through 19 are connected to the HSTX when coupled mode is engaged."]
pub type COUPLED_MODE_R = crate::BitReader;
#[doc = "Field `COUPLED_MODE` writer - Enable the PIO-to-HSTX 1:1 connection. The HSTX must be clocked *directly* from the system clock (not just from some other clock source of the same frequency) for this synchronous interface to function correctly.  

 When COUPLED_MODE is set, BITx_SEL_P and SEL_N indices 24 through 31 will select bits from the 8-bit PIO-to-HSTX path, rather than shifter bits. Indices of 0 through 23 will still index the shift register as normal.  

 The PIO outputs connected to the PIO-to-HSTX bus are those same outputs that would appear on the HSTX-capable pins if those pins' FUNCSELs were set to PIO instead of HSTX.  

 For example, if HSTX is on GPIOs 12 through 19, then PIO outputs 12 through 19 are connected to the HSTX when coupled mode is engaged."]
pub type COUPLED_MODE_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `COUPLED_SEL` reader - Select which PIO to use for coupled mode operation."]
pub type COUPLED_SEL_R = crate::FieldReader;
#[doc = "Field `COUPLED_SEL` writer - Select which PIO to use for coupled mode operation."]
pub type COUPLED_SEL_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `SHIFT` reader - How many bits to right-rotate the shift register by each cycle.  

 The use of a rotate rather than a shift allows left shifts to be emulated, by subtracting the left-shift amount from 32. It also allows data to be repeated, when the product of SHIFT and N_SHIFTS is greater than 32."]
pub type SHIFT_R = crate::FieldReader;
#[doc = "Field `SHIFT` writer - How many bits to right-rotate the shift register by each cycle.  

 The use of a rotate rather than a shift allows left shifts to be emulated, by subtracting the left-shift amount from 32. It also allows data to be repeated, when the product of SHIFT and N_SHIFTS is greater than 32."]
pub type SHIFT_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
#[doc = "Field `N_SHIFTS` reader - Number of times to shift the shift register before refilling it from the FIFO. (A count of how many times it has been shifted, *not* the total shift distance.)  

 A register value of 0 means shift 32 times."]
pub type N_SHIFTS_R = crate::FieldReader;
#[doc = "Field `N_SHIFTS` writer - Number of times to shift the shift register before refilling it from the FIFO. (A count of how many times it has been shifted, *not* the total shift distance.)  

 A register value of 0 means shift 32 times."]
pub type N_SHIFTS_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
#[doc = "Field `CLKPHASE` reader - Set the initial phase of the generated clock.  

 A CLKPHASE of 0 means the clock is initially low, and the first rising edge occurs after one half period of the generated clock (i.e. CLKDIV/2 cycles of clk_hstx). Incrementing CLKPHASE by 1 will advance the initial clock phase by one half clk_hstx period. For example, if CLKDIV=2 and CLKPHASE=1:  

 * The clock will be initially low  

 * The first rising edge will be 0.5 clk_hstx cycles after asserting first data  

 * The first falling edge will be 1.5 clk_hstx cycles after asserting first data  

 This configuration would be suitable for serialising at a bit rate of clk_hstx with a centre-aligned DDR clock.  

 When the HSTX is halted by clearing CSR_EN, the clock generator will return to its initial phase as configured by the CLKPHASE field.  

 Note CLKPHASE must be strictly less than double the value of CLKDIV (one full period), else its operation is undefined."]
pub type CLKPHASE_R = crate::FieldReader;
#[doc = "Field `CLKPHASE` writer - Set the initial phase of the generated clock.  

 A CLKPHASE of 0 means the clock is initially low, and the first rising edge occurs after one half period of the generated clock (i.e. CLKDIV/2 cycles of clk_hstx). Incrementing CLKPHASE by 1 will advance the initial clock phase by one half clk_hstx period. For example, if CLKDIV=2 and CLKPHASE=1:  

 * The clock will be initially low  

 * The first rising edge will be 0.5 clk_hstx cycles after asserting first data  

 * The first falling edge will be 1.5 clk_hstx cycles after asserting first data  

 This configuration would be suitable for serialising at a bit rate of clk_hstx with a centre-aligned DDR clock.  

 When the HSTX is halted by clearing CSR_EN, the clock generator will return to its initial phase as configured by the CLKPHASE field.  

 Note CLKPHASE must be strictly less than double the value of CLKDIV (one full period), else its operation is undefined."]
pub type CLKPHASE_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
#[doc = "Field `CLKDIV` reader - Clock period of the generated clock, measured in HSTX clock cycles. Can be odd or even. The generated clock advances only on cycles where the shift register shifts.  

 For example, a clkdiv of 5 would generate a complete output clock period for every 5 HSTX clocks (or every 10 half-clocks).  

 A CLKDIV value of 0 is mapped to a period of 16 HSTX clock cycles."]
pub type CLKDIV_R = crate::FieldReader;
#[doc = "Field `CLKDIV` writer - Clock period of the generated clock, measured in HSTX clock cycles. Can be odd or even. The generated clock advances only on cycles where the shift register shifts.  

 For example, a clkdiv of 5 would generate a complete output clock period for every 5 HSTX clocks (or every 10 half-clocks).  

 A CLKDIV value of 0 is mapped to a period of 16 HSTX clock cycles."]
pub type CLKDIV_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
impl R {
    #[doc = "Bit 0 - When EN is 1, the HSTX will shift out data as it appears in the FIFO. As long as there is data, the HSTX shift register will shift once per clock cycle, and the frequency of popping from the FIFO is determined by the ratio of SHIFT and SHIFT_THRESH.  

 When EN is 0, the FIFO is not popped. The shift counter and clock generator are also reset to their initial state for as long as EN is low. Note the initial phase of the clock generator can be configured by the CLKPHASE field.  

 Once the HSTX is enabled again, and data is pushed to the FIFO, the generated clock's first rising edge will be one half-period after the first data is launched."]
    #[inline(always)]
    pub fn en(&self) -> EN_R {
        EN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Enable the command expander. When 0, raw FIFO data is passed directly to the output shift register. When 1, the command expander can perform simple operations such as run length decoding on data between the FIFO and the shift register.  

 Do not change CXPD_EN whilst EN is set. It's safe to set CXPD_EN simultaneously with setting EN."]
    #[inline(always)]
    pub fn expand_en(&self) -> EXPAND_EN_R {
        EXPAND_EN_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 4 - Enable the PIO-to-HSTX 1:1 connection. The HSTX must be clocked *directly* from the system clock (not just from some other clock source of the same frequency) for this synchronous interface to function correctly.  

 When COUPLED_MODE is set, BITx_SEL_P and SEL_N indices 24 through 31 will select bits from the 8-bit PIO-to-HSTX path, rather than shifter bits. Indices of 0 through 23 will still index the shift register as normal.  

 The PIO outputs connected to the PIO-to-HSTX bus are those same outputs that would appear on the HSTX-capable pins if those pins' FUNCSELs were set to PIO instead of HSTX.  

 For example, if HSTX is on GPIOs 12 through 19, then PIO outputs 12 through 19 are connected to the HSTX when coupled mode is engaged."]
    #[inline(always)]
    pub fn coupled_mode(&self) -> COUPLED_MODE_R {
        COUPLED_MODE_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bits 5:6 - Select which PIO to use for coupled mode operation."]
    #[inline(always)]
    pub fn coupled_sel(&self) -> COUPLED_SEL_R {
        COUPLED_SEL_R::new(((self.bits >> 5) & 3) as u8)
    }
    #[doc = "Bits 8:12 - How many bits to right-rotate the shift register by each cycle.  

 The use of a rotate rather than a shift allows left shifts to be emulated, by subtracting the left-shift amount from 32. It also allows data to be repeated, when the product of SHIFT and N_SHIFTS is greater than 32."]
    #[inline(always)]
    pub fn shift(&self) -> SHIFT_R {
        SHIFT_R::new(((self.bits >> 8) & 0x1f) as u8)
    }
    #[doc = "Bits 16:20 - Number of times to shift the shift register before refilling it from the FIFO. (A count of how many times it has been shifted, *not* the total shift distance.)  

 A register value of 0 means shift 32 times."]
    #[inline(always)]
    pub fn n_shifts(&self) -> N_SHIFTS_R {
        N_SHIFTS_R::new(((self.bits >> 16) & 0x1f) as u8)
    }
    #[doc = "Bits 24:27 - Set the initial phase of the generated clock.  

 A CLKPHASE of 0 means the clock is initially low, and the first rising edge occurs after one half period of the generated clock (i.e. CLKDIV/2 cycles of clk_hstx). Incrementing CLKPHASE by 1 will advance the initial clock phase by one half clk_hstx period. For example, if CLKDIV=2 and CLKPHASE=1:  

 * The clock will be initially low  

 * The first rising edge will be 0.5 clk_hstx cycles after asserting first data  

 * The first falling edge will be 1.5 clk_hstx cycles after asserting first data  

 This configuration would be suitable for serialising at a bit rate of clk_hstx with a centre-aligned DDR clock.  

 When the HSTX is halted by clearing CSR_EN, the clock generator will return to its initial phase as configured by the CLKPHASE field.  

 Note CLKPHASE must be strictly less than double the value of CLKDIV (one full period), else its operation is undefined."]
    #[inline(always)]
    pub fn clkphase(&self) -> CLKPHASE_R {
        CLKPHASE_R::new(((self.bits >> 24) & 0x0f) as u8)
    }
    #[doc = "Bits 28:31 - Clock period of the generated clock, measured in HSTX clock cycles. Can be odd or even. The generated clock advances only on cycles where the shift register shifts.  

 For example, a clkdiv of 5 would generate a complete output clock period for every 5 HSTX clocks (or every 10 half-clocks).  

 A CLKDIV value of 0 is mapped to a period of 16 HSTX clock cycles."]
    #[inline(always)]
    pub fn clkdiv(&self) -> CLKDIV_R {
        CLKDIV_R::new(((self.bits >> 28) & 0x0f) as u8)
    }
}
impl W {
    #[doc = "Bit 0 - When EN is 1, the HSTX will shift out data as it appears in the FIFO. As long as there is data, the HSTX shift register will shift once per clock cycle, and the frequency of popping from the FIFO is determined by the ratio of SHIFT and SHIFT_THRESH.  

 When EN is 0, the FIFO is not popped. The shift counter and clock generator are also reset to their initial state for as long as EN is low. Note the initial phase of the clock generator can be configured by the CLKPHASE field.  

 Once the HSTX is enabled again, and data is pushed to the FIFO, the generated clock's first rising edge will be one half-period after the first data is launched."]
    #[inline(always)]
    #[must_use]
    pub fn en(&mut self) -> EN_W<CSR_SPEC> {
        EN_W::new(self, 0)
    }
    #[doc = "Bit 1 - Enable the command expander. When 0, raw FIFO data is passed directly to the output shift register. When 1, the command expander can perform simple operations such as run length decoding on data between the FIFO and the shift register.  

 Do not change CXPD_EN whilst EN is set. It's safe to set CXPD_EN simultaneously with setting EN."]
    #[inline(always)]
    #[must_use]
    pub fn expand_en(&mut self) -> EXPAND_EN_W<CSR_SPEC> {
        EXPAND_EN_W::new(self, 1)
    }
    #[doc = "Bit 4 - Enable the PIO-to-HSTX 1:1 connection. The HSTX must be clocked *directly* from the system clock (not just from some other clock source of the same frequency) for this synchronous interface to function correctly.  

 When COUPLED_MODE is set, BITx_SEL_P and SEL_N indices 24 through 31 will select bits from the 8-bit PIO-to-HSTX path, rather than shifter bits. Indices of 0 through 23 will still index the shift register as normal.  

 The PIO outputs connected to the PIO-to-HSTX bus are those same outputs that would appear on the HSTX-capable pins if those pins' FUNCSELs were set to PIO instead of HSTX.  

 For example, if HSTX is on GPIOs 12 through 19, then PIO outputs 12 through 19 are connected to the HSTX when coupled mode is engaged."]
    #[inline(always)]
    #[must_use]
    pub fn coupled_mode(&mut self) -> COUPLED_MODE_W<CSR_SPEC> {
        COUPLED_MODE_W::new(self, 4)
    }
    #[doc = "Bits 5:6 - Select which PIO to use for coupled mode operation."]
    #[inline(always)]
    #[must_use]
    pub fn coupled_sel(&mut self) -> COUPLED_SEL_W<CSR_SPEC> {
        COUPLED_SEL_W::new(self, 5)
    }
    #[doc = "Bits 8:12 - How many bits to right-rotate the shift register by each cycle.  

 The use of a rotate rather than a shift allows left shifts to be emulated, by subtracting the left-shift amount from 32. It also allows data to be repeated, when the product of SHIFT and N_SHIFTS is greater than 32."]
    #[inline(always)]
    #[must_use]
    pub fn shift(&mut self) -> SHIFT_W<CSR_SPEC> {
        SHIFT_W::new(self, 8)
    }
    #[doc = "Bits 16:20 - Number of times to shift the shift register before refilling it from the FIFO. (A count of how many times it has been shifted, *not* the total shift distance.)  

 A register value of 0 means shift 32 times."]
    #[inline(always)]
    #[must_use]
    pub fn n_shifts(&mut self) -> N_SHIFTS_W<CSR_SPEC> {
        N_SHIFTS_W::new(self, 16)
    }
    #[doc = "Bits 24:27 - Set the initial phase of the generated clock.  

 A CLKPHASE of 0 means the clock is initially low, and the first rising edge occurs after one half period of the generated clock (i.e. CLKDIV/2 cycles of clk_hstx). Incrementing CLKPHASE by 1 will advance the initial clock phase by one half clk_hstx period. For example, if CLKDIV=2 and CLKPHASE=1:  

 * The clock will be initially low  

 * The first rising edge will be 0.5 clk_hstx cycles after asserting first data  

 * The first falling edge will be 1.5 clk_hstx cycles after asserting first data  

 This configuration would be suitable for serialising at a bit rate of clk_hstx with a centre-aligned DDR clock.  

 When the HSTX is halted by clearing CSR_EN, the clock generator will return to its initial phase as configured by the CLKPHASE field.  

 Note CLKPHASE must be strictly less than double the value of CLKDIV (one full period), else its operation is undefined."]
    #[inline(always)]
    #[must_use]
    pub fn clkphase(&mut self) -> CLKPHASE_W<CSR_SPEC> {
        CLKPHASE_W::new(self, 24)
    }
    #[doc = "Bits 28:31 - Clock period of the generated clock, measured in HSTX clock cycles. Can be odd or even. The generated clock advances only on cycles where the shift register shifts.  

 For example, a clkdiv of 5 would generate a complete output clock period for every 5 HSTX clocks (or every 10 half-clocks).  

 A CLKDIV value of 0 is mapped to a period of 16 HSTX clock cycles."]
    #[inline(always)]
    #[must_use]
    pub fn clkdiv(&mut self) -> CLKDIV_W<CSR_SPEC> {
        CLKDIV_W::new(self, 28)
    }
}
#[doc = "  

You can [`read`](crate::Reg::read) this register and get [`csr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`csr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct CSR_SPEC;
impl crate::RegisterSpec for CSR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`csr::R`](R) reader structure"]
impl crate::Readable for CSR_SPEC {}
#[doc = "`write(|w| ..)` method takes [`csr::W`](W) writer structure"]
impl crate::Writable for CSR_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets CSR to value 0x1005_0600"]
impl crate::Resettable for CSR_SPEC {
    const RESET_VALUE: u32 = 0x1005_0600;
}
