#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Sep 26 18:18:18 2019
# Process ID: 9095
# Current directory: /home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.runs/impl_1
# Command line: vivado -log pz_petalinux_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pz_petalinux_wrapper.tcl -notrace
# Log file: /home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.runs/impl_1/pz_petalinux_wrapper.vdi
# Journal file: /home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/opt/Xilinx/Vivado/2019.1/scripts/Vivado_init.tcl'
0 Beta devices matching pattern found, 0 enabled.

BDF path set to /home/training/git/avnet/bdf 


source pz_petalinux_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/training/git/avnet/hdl/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top pz_petalinux_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_axi_gpio_0_0/pz_petalinux_axi_gpio_0_0.dcp' for cell 'pz_petalinux_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_axi_gpio_1_0/pz_petalinux_axi_gpio_1_0.dcp' for cell 'pz_petalinux_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_axi_iic_0_0/pz_petalinux_axi_iic_0_0.dcp' for cell 'pz_petalinux_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_processing_system7_0_0/pz_petalinux_processing_system7_0_0.dcp' for cell 'pz_petalinux_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_rst_ps7_0_100M_0/pz_petalinux_rst_ps7_0_100M_0.dcp' for cell 'pz_petalinux_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_xbar_0/pz_petalinux_xbar_0.dcp' for cell 'pz_petalinux_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_auto_pc_0/pz_petalinux_auto_pc_0.dcp' for cell 'pz_petalinux_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_processing_system7_0_0/pz_petalinux_processing_system7_0_0.xdc] for cell 'pz_petalinux_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_processing_system7_0_0/pz_petalinux_processing_system7_0_0.xdc] for cell 'pz_petalinux_i/processing_system7_0/inst'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_axi_gpio_0_0/pz_petalinux_axi_gpio_0_0_board.xdc] for cell 'pz_petalinux_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_axi_gpio_0_0/pz_petalinux_axi_gpio_0_0_board.xdc] for cell 'pz_petalinux_i/axi_gpio_0/U0'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_axi_gpio_0_0/pz_petalinux_axi_gpio_0_0.xdc] for cell 'pz_petalinux_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_axi_gpio_0_0/pz_petalinux_axi_gpio_0_0.xdc] for cell 'pz_petalinux_i/axi_gpio_0/U0'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_axi_gpio_1_0/pz_petalinux_axi_gpio_1_0_board.xdc] for cell 'pz_petalinux_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_axi_gpio_1_0/pz_petalinux_axi_gpio_1_0_board.xdc] for cell 'pz_petalinux_i/axi_gpio_1/U0'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_axi_gpio_1_0/pz_petalinux_axi_gpio_1_0.xdc] for cell 'pz_petalinux_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_axi_gpio_1_0/pz_petalinux_axi_gpio_1_0.xdc] for cell 'pz_petalinux_i/axi_gpio_1/U0'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_rst_ps7_0_100M_0/pz_petalinux_rst_ps7_0_100M_0_board.xdc] for cell 'pz_petalinux_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_rst_ps7_0_100M_0/pz_petalinux_rst_ps7_0_100M_0_board.xdc] for cell 'pz_petalinux_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_rst_ps7_0_100M_0/pz_petalinux_rst_ps7_0_100M_0.xdc] for cell 'pz_petalinux_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_rst_ps7_0_100M_0/pz_petalinux_rst_ps7_0_100M_0.xdc] for cell 'pz_petalinux_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_axi_iic_0_0/pz_petalinux_axi_iic_0_0_board.xdc] for cell 'pz_petalinux_i/axi_iic_0/U0'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.srcs/sources_1/bd/pz_petalinux/ip/pz_petalinux_axi_iic_0_0/pz_petalinux_axi_iic_0_0_board.xdc] for cell 'pz_petalinux_i/axi_iic_0/U0'
Parsing XDC File [/home/training/git/avnet/hdl/Boards/PZ7010_FMC2/PZ7010_FMC2_i2c.xdc]
Finished Parsing XDC File [/home/training/git/avnet/hdl/Boards/PZ7010_FMC2/PZ7010_FMC2_i2c.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1721.820 ; gain = 0.000 ; free physical = 10921 ; free virtual = 28100
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1721.820 ; gain = 287.383 ; free physical = 10921 ; free virtual = 28100
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1790.348 ; gain = 68.527 ; free physical = 10917 ; free virtual = 28096

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ef99c307

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2199.199 ; gain = 408.852 ; free physical = 10533 ; free virtual = 27726

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e3d9fe2c

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2316.137 ; gain = 0.000 ; free physical = 10416 ; free virtual = 27609
INFO: [Opt 31-389] Phase Retarget created 39 cells and removed 97 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e3d9fe2c

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2316.137 ; gain = 0.000 ; free physical = 10416 ; free virtual = 27610
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19d7999a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2316.137 ; gain = 0.000 ; free physical = 10416 ; free virtual = 27610
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 171 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 19d7999a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2316.137 ; gain = 0.000 ; free physical = 10416 ; free virtual = 27610
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19d7999a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2316.137 ; gain = 0.000 ; free physical = 10416 ; free virtual = 27609
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19d7999a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2316.137 ; gain = 0.000 ; free physical = 10416 ; free virtual = 27609
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              39  |              97  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             171  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2316.137 ; gain = 0.000 ; free physical = 10416 ; free virtual = 27609
Ending Logic Optimization Task | Checksum: 261360289

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2316.137 ; gain = 0.000 ; free physical = 10416 ; free virtual = 27609

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 261360289

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2316.137 ; gain = 0.000 ; free physical = 10415 ; free virtual = 27608

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 261360289

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2316.137 ; gain = 0.000 ; free physical = 10415 ; free virtual = 27608

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2316.137 ; gain = 0.000 ; free physical = 10415 ; free virtual = 27608
Ending Netlist Obfuscation Task | Checksum: 261360289

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2316.137 ; gain = 0.000 ; free physical = 10415 ; free virtual = 27608
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2316.137 ; gain = 594.316 ; free physical = 10415 ; free virtual = 27608
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2316.137 ; gain = 0.000 ; free physical = 10415 ; free virtual = 27608
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2348.152 ; gain = 0.000 ; free physical = 10402 ; free virtual = 27598
INFO: [Common 17-1381] The checkpoint '/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.runs/impl_1/pz_petalinux_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pz_petalinux_wrapper_drc_opted.rpt -pb pz_petalinux_wrapper_drc_opted.pb -rpx pz_petalinux_wrapper_drc_opted.rpx
Command: report_drc -file pz_petalinux_wrapper_drc_opted.rpt -pb pz_petalinux_wrapper_drc_opted.pb -rpx pz_petalinux_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.runs/impl_1/pz_petalinux_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10402 ; free virtual = 27599
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18539098f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10402 ; free virtual = 27599
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10402 ; free virtual = 27599

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1bb6569e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10382 ; free virtual = 27582

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1907a5ece

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10390 ; free virtual = 27591

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1907a5ece

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10390 ; free virtual = 27591
Phase 1 Placer Initialization | Checksum: 1907a5ece

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10390 ; free virtual = 27592

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18a6d029b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10389 ; free virtual = 27591

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10381 ; free virtual = 27584

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 168b9cb75

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10381 ; free virtual = 27585
Phase 2.2 Global Placement Core | Checksum: 1c8a4480e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10380 ; free virtual = 27585
Phase 2 Global Placement | Checksum: 1c8a4480e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10381 ; free virtual = 27585

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 190233296

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10381 ; free virtual = 27585

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16399a4cf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10381 ; free virtual = 27585

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1873b8235

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10381 ; free virtual = 27585

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 180d2364a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10381 ; free virtual = 27585

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e3d5c4dd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10378 ; free virtual = 27583

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 834c09d1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10378 ; free virtual = 27583

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 87f5559c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10378 ; free virtual = 27583
Phase 3 Detail Placement | Checksum: 87f5559c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10378 ; free virtual = 27583

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15bd17b22

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15bd17b22

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10378 ; free virtual = 27583
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.694. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ef1c259a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10378 ; free virtual = 27583
Phase 4.1 Post Commit Optimization | Checksum: ef1c259a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10378 ; free virtual = 27583

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ef1c259a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10378 ; free virtual = 27583

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ef1c259a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10378 ; free virtual = 27583

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10378 ; free virtual = 27583
Phase 4.4 Final Placement Cleanup | Checksum: 12c72c1fc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10378 ; free virtual = 27583
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12c72c1fc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10378 ; free virtual = 27583
Ending Placer Task | Checksum: d6e61702

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10378 ; free virtual = 27583
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10381 ; free virtual = 27586
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10381 ; free virtual = 27586
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10367 ; free virtual = 27576
INFO: [Common 17-1381] The checkpoint '/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.runs/impl_1/pz_petalinux_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file pz_petalinux_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10366 ; free virtual = 27573
INFO: [runtcl-4] Executing : report_utilization -file pz_petalinux_wrapper_utilization_placed.rpt -pb pz_petalinux_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pz_petalinux_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2404.180 ; gain = 0.000 ; free physical = 10375 ; free virtual = 27581
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 4b4009a0 ConstDB: 0 ShapeSum: 8ba60d62 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11123ca73

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2409.766 ; gain = 5.586 ; free physical = 10303 ; free virtual = 27510
Post Restoration Checksum: NetGraph: f90ec020 NumContArr: 18150a53 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11123ca73

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2431.762 ; gain = 27.582 ; free physical = 10272 ; free virtual = 27480

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11123ca73

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2446.762 ; gain = 42.582 ; free physical = 10256 ; free virtual = 27464

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11123ca73

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2446.762 ; gain = 42.582 ; free physical = 10256 ; free virtual = 27464
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e0938238

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2456.762 ; gain = 52.582 ; free physical = 10248 ; free virtual = 27457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.737  | TNS=0.000  | WHS=-0.190 | THS=-25.031|

Phase 2 Router Initialization | Checksum: f3e49651

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2456.762 ; gain = 52.582 ; free physical = 10249 ; free virtual = 27457

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2063
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2063
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 189f1221a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2456.762 ; gain = 52.582 ; free physical = 10250 ; free virtual = 27458

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.480  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e6cba360

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2456.762 ; gain = 52.582 ; free physical = 10249 ; free virtual = 27457

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.480  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16cc21fd3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2456.762 ; gain = 52.582 ; free physical = 10249 ; free virtual = 27457
Phase 4 Rip-up And Reroute | Checksum: 16cc21fd3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2456.762 ; gain = 52.582 ; free physical = 10249 ; free virtual = 27457

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 23129a12c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2456.762 ; gain = 52.582 ; free physical = 10249 ; free virtual = 27457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.629  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 23129a12c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2456.762 ; gain = 52.582 ; free physical = 10249 ; free virtual = 27457

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23129a12c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2456.762 ; gain = 52.582 ; free physical = 10249 ; free virtual = 27457
Phase 5 Delay and Skew Optimization | Checksum: 23129a12c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2456.762 ; gain = 52.582 ; free physical = 10249 ; free virtual = 27457

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22d95fbe6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2456.762 ; gain = 52.582 ; free physical = 10249 ; free virtual = 27457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.629  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1773c70ca

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2456.762 ; gain = 52.582 ; free physical = 10249 ; free virtual = 27457
Phase 6 Post Hold Fix | Checksum: 1773c70ca

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2456.762 ; gain = 52.582 ; free physical = 10249 ; free virtual = 27457

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.740146 %
  Global Horizontal Routing Utilization  = 0.919807 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 238faae67

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2456.762 ; gain = 52.582 ; free physical = 10249 ; free virtual = 27457

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 238faae67

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2456.762 ; gain = 52.582 ; free physical = 10248 ; free virtual = 27457

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18b48bf1c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2456.762 ; gain = 52.582 ; free physical = 10248 ; free virtual = 27457

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.629  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18b48bf1c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2456.762 ; gain = 52.582 ; free physical = 10248 ; free virtual = 27457
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2456.762 ; gain = 52.582 ; free physical = 10266 ; free virtual = 27474

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2456.762 ; gain = 52.582 ; free physical = 10266 ; free virtual = 27474
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2456.762 ; gain = 0.000 ; free physical = 10266 ; free virtual = 27474
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2468.637 ; gain = 11.875 ; free physical = 10252 ; free virtual = 27466
INFO: [Common 17-1381] The checkpoint '/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.runs/impl_1/pz_petalinux_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pz_petalinux_wrapper_drc_routed.rpt -pb pz_petalinux_wrapper_drc_routed.pb -rpx pz_petalinux_wrapper_drc_routed.rpx
Command: report_drc -file pz_petalinux_wrapper_drc_routed.rpt -pb pz_petalinux_wrapper_drc_routed.pb -rpx pz_petalinux_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.runs/impl_1/pz_petalinux_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file pz_petalinux_wrapper_methodology_drc_routed.rpt -pb pz_petalinux_wrapper_methodology_drc_routed.pb -rpx pz_petalinux_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file pz_petalinux_wrapper_methodology_drc_routed.rpt -pb pz_petalinux_wrapper_methodology_drc_routed.pb -rpx pz_petalinux_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.runs/impl_1/pz_petalinux_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file pz_petalinux_wrapper_power_routed.rpt -pb pz_petalinux_wrapper_power_summary_routed.pb -rpx pz_petalinux_wrapper_power_routed.rpx
Command: report_power -file pz_petalinux_wrapper_power_routed.rpt -pb pz_petalinux_wrapper_power_summary_routed.pb -rpx pz_petalinux_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file pz_petalinux_wrapper_route_status.rpt -pb pz_petalinux_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file pz_petalinux_wrapper_timing_summary_routed.rpt -pb pz_petalinux_wrapper_timing_summary_routed.pb -rpx pz_petalinux_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file pz_petalinux_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file pz_petalinux_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file pz_petalinux_wrapper_bus_skew_routed.rpt -pb pz_petalinux_wrapper_bus_skew_routed.pb -rpx pz_petalinux_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force pz_petalinux_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pz_petalinux_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/training/git/avnet/hdl/Projects/pz_petalinux/PZ7010_FMC2_2019_1/pz_petalinux.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Sep 26 18:20:04 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2808.270 ; gain = 269.059 ; free physical = 10222 ; free virtual = 27444
INFO: [Common 17-206] Exiting Vivado at Thu Sep 26 18:20:05 2019...
