<map id="AMDGPURegisterInfo.h" name="AMDGPURegisterInfo.h">
<area shape="rect" id="node2" href="$AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="4497,80,4639,107"/>
<area shape="rect" id="node6" href="$AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="6298,304,6457,331"/>
<area shape="rect" id="node8" href="$AMDGPURegisterInfo_8cpp.html" title="Parent TargetRegisterInfo class common to all hw codegen targets. " alt="" coords="6481,304,6663,331"/>
<area shape="rect" id="node16" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="1175,304,1377,331"/>
<area shape="rect" id="node17" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="2257,229,2444,256"/>
<area shape="rect" id="node45" href="$R600RegisterInfo_8h.html" title="Interface definition for R600RegisterInfo. " alt="" coords="5002,80,5142,107"/>
<area shape="rect" id="node46" href="$SIRegisterInfo_8h.html" title="Interface definition for SIRegisterInfo. " alt="" coords="552,80,672,107"/>
<area shape="rect" id="node48" href="$AMDGPUFrameLowering_8cpp.html" title="AMDGPUFrameLowering.cpp" alt="" coords="6537,80,6740,107"/>
<area shape="rect" id="node3" href="$AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="3246,155,3402,181"/>
<area shape="rect" id="node5" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="5705,229,5889,256"/>
<area shape="rect" id="node20" href="$AMDILCFGStructurizer_8cpp.html" title="AMDILCFGStructurizer.cpp" alt="" coords="3724,229,3913,256"/>
<area shape="rect" id="node39" href="$R600InstrInfo_8h.html" title="Interface definition for R600InstrInfo. " alt="" coords="5109,155,5227,181"/>
<area shape="rect" id="node41" href="$SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo. " alt="" coords="1534,155,1631,181"/>
<area shape="rect" id="node4" href="$AMDGPUAsmPrinter_8cpp.html" title="AMDGPUAsmPrinter.cpp" alt="" coords="2055,229,2233,256"/>
<area shape="rect" id="node11" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo. " alt="" coords="5962,304,6094,331"/>
<area shape="rect" id="node15" href="$AMDGPUIntrinsicInfo_8cpp.html" title="AMDGPU Implementation of the IntrinsicInfo class. " alt="" coords="3297,229,3476,256"/>
<area shape="rect" id="node18" href="$AMDGPUPromoteAlloca_8cpp.html" title="AMDGPUPromoteAlloca.cpp" alt="" coords="3500,229,3700,256"/>
<area shape="rect" id="node19" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget. " alt="" coords="2503,304,2673,331"/>
<area shape="rect" id="node21" href="$R600ClauseMergePass_8cpp.html" title="R600ClauseMergePass.cpp" alt="" coords="6015,229,6209,256"/>
<area shape="rect" id="node22" href="$R600ControlFlowFinalizer_8cpp.html" title="R600ControlFlowFinalizer.cpp" alt="" coords="5015,229,5219,256"/>
<area shape="rect" id="node23" href="$R600EmitClauseMarkers_8cpp.html" title="R600EmitClauseMarkers.cpp" alt="" coords="4107,229,4311,256"/>
<area shape="rect" id="node24" href="$R600ExpandSpecialInstrs_8cpp.html" title="R600ExpandSpecialInstrs.cpp" alt="" coords="4782,229,4991,256"/>
<area shape="rect" id="node25" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600. " alt="" coords="4597,229,4757,256"/>
<area shape="rect" id="node26" href="$R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface. " alt="" coords="5080,304,5277,331"/>
<area shape="rect" id="node27" href="$R600OptimizeVectorRegisters_8cpp.html" title="R600OptimizeVectorRegisters.cpp" alt="" coords="4336,229,4573,256"/>
<area shape="rect" id="node28" href="$R600Packetizer_8cpp.html" title="R600Packetizer.cpp" alt="" coords="3938,229,4083,256"/>
<area shape="rect" id="node29" href="$SIFixSGPRCopies_8cpp.html" title="SIFixSGPRCopies.cpp" alt="" coords="3017,229,3172,256"/>
<area shape="rect" id="node30" href="$SIFoldOperands_8cpp.html" title="SIFoldOperands.cpp" alt="" coords="2468,229,2617,256"/>
<area shape="rect" id="node31" href="$SIInsertWaits_8cpp.html" title="Insert wait instructions for memory reads and writes. " alt="" coords="1332,229,1463,256"/>
<area shape="rect" id="node32" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="1011,304,1151,331"/>
<area shape="rect" id="node33" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions. " alt="" coords="1036,229,1207,256"/>
<area shape="rect" id="node34" href="$SILowerI1Copies_8cpp.html" title="SILowerI1Copies.cpp" alt="" coords="2641,229,2793,256"/>
<area shape="rect" id="node35" href="$SIMachineFunctionInfo_8cpp.html" title="SIMachineFunctionInfo.cpp" alt="" coords="1487,229,1678,256"/>
<area shape="rect" id="node36" href="$SIPrepareScratchRegs_8cpp.html" title="SIPrepareScratchRegs.cpp" alt="" coords="821,229,1011,256"/>
<area shape="rect" id="node37" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class. " alt="" coords="662,229,797,256"/>
<area shape="rect" id="node38" href="$SIShrinkInstructions_8cpp.html" title="SIShrinkInstructions.cpp" alt="" coords="2818,229,2993,256"/>
<area shape="rect" id="node7" href="$AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="5301,304,5488,331"/>
<area shape="rect" id="node9" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="4857,304,5055,331"/>
<area shape="rect" id="node10" href="$AMDGPUTargetTransformInfo_8cpp.html" title="AMDGPUTargetTransformInfo.cpp" alt="" coords="5512,304,5744,331"/>
<area shape="rect" id="node12" href="$R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class. " alt="" coords="6119,304,6273,331"/>
<area shape="rect" id="node13" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="1401,304,1513,331"/>
<area shape="rect" id="node14" href="$AMDGPUTargetInfo_8cpp.html" title="AMDGPUTargetInfo.cpp" alt="" coords="5769,304,5938,331"/>
<area shape="rect" id="node40" href="$R600MachineScheduler_8h.html" title="R600 Machine Scheduler interface. " alt="" coords="5346,229,5529,256"/>
<area shape="rect" id="node42" href="$SIISelLowering_8h.html" title="SI DAG Lowering interface definition. " alt="" coords="1753,229,1879,256"/>
<area shape="rect" id="node43" href="$SIFixSGPRLiveRanges_8cpp.html" title="SIFixSGPRLiveRanges.cpp" alt="" coords="352,229,536,256"/>
<area shape="rect" id="node44" href="$SILoadStoreOptimizer_8cpp.html" title="SILoadStoreOptimizer.cpp" alt="" coords="38,229,226,256"/>
<area shape="rect" id="node47" href="$SIMachineFunctionInfo_8h.html" title="SIMachineFunctionInfo.h" alt="" coords="735,155,910,181"/>
</map>
