Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Tue Jan 27 16:38:04 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_design_analysis -file ./report/top_kernel_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                            Path #1                                                                                                           |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                                                                                                       |
| Path Delay                | 8.805                                                                                                                                                                                                                        |
| Logic Delay               | 4.004(46%)                                                                                                                                                                                                                   |
| Net Delay                 | 4.801(54%)                                                                                                                                                                                                                   |
| Clock Skew                | -0.011                                                                                                                                                                                                                       |
| Slack                     | 1.077                                                                                                                                                                                                                        |
| Clock Uncertainty         | 0.035                                                                                                                                                                                                                        |
| Clock Pair Classification | Timed                                                                                                                                                                                                                        |
| Clock Delay Group         | Same Clock                                                                                                                                                                                                                   |
| Logic Levels              | 19                                                                                                                                                                                                                           |
| Routes                    | 12                                                                                                                                                                                                                           |
| Logical Path              | FDRE/C-(40)-LUT2-(146)-LUT3-(85)-LUT5-(168)-LUT6-(1)-LUT6-(13)-DSP_A_B_DATA-(1)-DSP_PREADD_DATA-DSP_MULTIPLIER-DSP_M_DATA-DSP_ALU-DSP_OUTPUT-DSP_ALU-DSP_OUTPUT-CARRY8-(1)-CARRY8-CARRY8-LUT5-(1)-LUT6-(32)-LUT2-(23)-FDSE/S |
| Start Point Clock         | ap_clk                                                                                                                                                                                                                       |
| End Point Clock           | ap_clk                                                                                                                                                                                                                       |
| DSP Block                 | Comb                                                                                                                                                                                                                         |
| RAM Registers             | None-None                                                                                                                                                                                                                    |
| IO Crossings              | 0                                                                                                                                                                                                                            |
| SLR Crossings             | 0                                                                                                                                                                                                                            |
| PBlocks                   | 0                                                                                                                                                                                                                            |
| High Fanout               | 168                                                                                                                                                                                                                          |
| ASYNC REG                 | 0                                                                                                                                                                                                                            |
| Dont Touch                | 0                                                                                                                                                                                                                            |
| Mark Debug                | 0                                                                                                                                                                                                                            |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                       |
| End Point Pin Primitive   | FDSE/S                                                                                                                                                                                                                       |
| Start Point Pin           | ap_enable_reg_pp0_iter0_reg_reg/C                                                                                                                                                                                            |
| End Point Pin             | select_ln80_247_reg_14364_reg[2]/S                                                                                                                                                                                           |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2447, 372)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+-----+
| End Point Clock | Requirement | 17 |  18 |  19 |
+-----------------+-------------+----+-----+-----+
| ap_clk          | 10.000ns    |  8 | 302 | 690 |
+-----------------+-------------+----+-----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


