$comment
	File created using the following command:
		vcd file ElevadorBetaV3.msim.vcd -direction
$end
$date
	Tue May 23 22:16:00 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ElevadorBetaV3_vlg_vec_tst $end
$var reg 5 ! BC [4:0] $end
$var reg 5 " BE [4:0] $end
$var reg 1 # CLK $end
$var wire 1 $ Enable $end
$var wire 1 % FIFO [2] $end
$var wire 1 & FIFO [1] $end
$var wire 1 ' FIFO [0] $end
$var wire 1 ( Igual $end
$var wire 1 ) Maior $end
$var wire 1 * Menor $end
$var wire 1 + OA $end
$var wire 1 , OB $end
$var wire 1 - OC $end
$var wire 1 . OD $end
$var wire 1 / OE $end
$var wire 1 0 OF $end
$var wire 1 1 OG $end
$var wire 1 2 Rd $end
$var wire 1 3 SAP [2] $end
$var wire 1 4 SAP [1] $end
$var wire 1 5 SAP [0] $end
$var wire 1 6 WR $end

$scope module i1 $end
$var wire 1 7 gnd $end
$var wire 1 8 vcc $end
$var wire 1 9 unknown $end
$var tri1 1 : devclrn $end
$var tri1 1 ; devpor $end
$var tri1 1 < devoe $end
$var wire 1 = BE[2]~input_o $end
$var wire 1 > BE[0]~input_o $end
$var wire 1 ? Menor~output_o $end
$var wire 1 @ FIFO[2]~output_o $end
$var wire 1 A FIFO[1]~output_o $end
$var wire 1 B FIFO[0]~output_o $end
$var wire 1 C Igual~output_o $end
$var wire 1 D Maior~output_o $end
$var wire 1 E OA~output_o $end
$var wire 1 F OB~output_o $end
$var wire 1 G OC~output_o $end
$var wire 1 H OD~output_o $end
$var wire 1 I OE~output_o $end
$var wire 1 J OF~output_o $end
$var wire 1 K OG~output_o $end
$var wire 1 L Enable~output_o $end
$var wire 1 M Rd~output_o $end
$var wire 1 N WR~output_o $end
$var wire 1 O SAP[2]~output_o $end
$var wire 1 P SAP[1]~output_o $end
$var wire 1 Q SAP[0]~output_o $end
$var wire 1 R CLK~input_o $end
$var wire 1 S CLK~inputclkctrl_outclk $end
$var wire 1 T BE[4]~input_o $end
$var wire 1 U inst1|inst5|inst7~combout $end
$var wire 1 V inst1|inst5|inst~q $end
$var wire 1 W inst1|inst5|inst8~0_combout $end
$var wire 1 X inst1|inst5|inst1~q $end
$var wire 1 Y BE[1]~input_o $end
$var wire 1 Z inst1|inst8|inst7~combout $end
$var wire 1 [ inst1|inst8|inst~q $end
$var wire 1 \ inst1|inst8|inst8~0_combout $end
$var wire 1 ] inst1|inst8|inst1~q $end
$var wire 1 ^ BE[3]~input_o $end
$var wire 1 _ inst1|inst6|inst7~combout $end
$var wire 1 ` inst1|inst6|inst~q $end
$var wire 1 a inst1|inst6|inst8~0_combout $end
$var wire 1 b inst1|inst6|inst1~q $end
$var wire 1 c BC[3]~input_o $end
$var wire 1 d inst1|inst3|inst7~combout $end
$var wire 1 e inst1|inst3|inst~q $end
$var wire 1 f inst1|inst3|inst8~0_combout $end
$var wire 1 g inst1|inst3|inst1~q $end
$var wire 1 h BC[1]~input_o $end
$var wire 1 i inst1|inst1|inst7~combout $end
$var wire 1 j inst1|inst1|inst~q $end
$var wire 1 k inst1|inst1|inst8~0_combout $end
$var wire 1 l inst1|inst1|inst1~q $end
$var wire 1 m BC[2]~input_o $end
$var wire 1 n inst1|inst2|inst7~combout $end
$var wire 1 o inst1|inst2|inst~q $end
$var wire 1 p inst1|inst2|inst8~0_combout $end
$var wire 1 q inst1|inst2|inst1~q $end
$var wire 1 r BC[0]~input_o $end
$var wire 1 s inst1|inst|inst7~combout $end
$var wire 1 t inst1|inst|inst~q $end
$var wire 1 u inst1|inst|inst8~0_combout $end
$var wire 1 v inst1|inst|inst1~q $end
$var wire 1 w inst6|inst6|inst|$00000|auto_generated|result_node[2]~29_combout $end
$var wire 1 x BC[4]~input_o $end
$var wire 1 y inst1|inst4|inst7~combout $end
$var wire 1 z inst1|inst4|inst~q $end
$var wire 1 { inst1|inst4|inst8~0_combout $end
$var wire 1 | inst1|inst4|inst1~q $end
$var wire 1 } inst6|inst6|inst|$00000|auto_generated|result_node[2]~30_combout $end
$var wire 1 ~ inst6|inst6|inst|$00000|auto_generated|result_node[2]~25_combout $end
$var wire 1 !! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout $end
$var wire 1 "! inst|inst1|WideOr5~0_combout $end
$var wire 1 #! inst6|inst6|inst|$00000|auto_generated|result_node[0]~22_combout $end
$var wire 1 $! inst6|inst6|inst|$00000|auto_generated|result_node[0]~23_combout $end
$var wire 1 %! inst6|inst6|inst|$00000|auto_generated|result_node[0]~24_combout $end
$var wire 1 &! inst6|inst6|inst|$00000|auto_generated|result_node[1]~27_combout $end
$var wire 1 '! inst6|inst6|inst|$00000|auto_generated|result_node[1]~28_combout $end
$var wire 1 (! inst6|inst6|inst|$00000|auto_generated|result_node[1]~26_combout $end
$var wire 1 )! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT $end
$var wire 1 *! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout $end
$var wire 1 +! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout $end
$var wire 1 ,! inst2|sub|109~1_combout $end
$var wire 1 -! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout $end
$var wire 1 .! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout $end
$var wire 1 /! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~q $end
$var wire 1 0! inst19~combout $end
$var wire 1 1! inst8|myFIFO|auto_generated|dpfifo|fifo_state|_~0_combout $end
$var wire 1 2! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT $end
$var wire 1 3! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout $end
$var wire 1 4! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT $end
$var wire 1 5! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout $end
$var wire 1 6! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~0_combout $end
$var wire 1 7! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~1_combout $end
$var wire 1 8! inst6|inst2~combout $end
$var wire 1 9! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~2_combout $end
$var wire 1 :! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~q $end
$var wire 1 ;! inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout $end
$var wire 1 <! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout $end
$var wire 1 =! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT $end
$var wire 1 >! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout $end
$var wire 1 ?! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT $end
$var wire 1 @! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout $end
$var wire 1 A! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT $end
$var wire 1 B! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout $end
$var wire 1 C! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout $end
$var wire 1 D! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT $end
$var wire 1 E! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout $end
$var wire 1 F! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT $end
$var wire 1 G! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout $end
$var wire 1 H! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT $end
$var wire 1 I! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout $end
$var wire 1 J! inst|inst1|fstate.B~0_combout $end
$var wire 1 K! inst|inst1|fstate.B~q $end
$var wire 1 L! inst|inst1|Selector0~0_combout $end
$var wire 1 M! inst|inst1|Selector0~1_combout $end
$var wire 1 N! inst|inst1|fstate.T~q $end
$var wire 1 O! inst|inst1|Selector1~0_combout $end
$var wire 1 P! inst|inst1|Selector1~1_combout $end
$var wire 1 Q! inst|inst1|fstate.A1~q $end
$var wire 1 R! inst|inst1|SA1~0_combout $end
$var wire 1 S! inst2|sub|91~combout $end
$var wire 1 T! inst2|sub|88~4_combout $end
$var wire 1 U! inst2|sub|88~2_combout $end
$var wire 1 V! inst2|sub|84~combout $end
$var wire 1 W! inst|inst1|Selector2~0_combout $end
$var wire 1 X! inst|inst1|Selector2~1_combout $end
$var wire 1 Y! inst|inst1|fstate.A2~q $end
$var wire 1 Z! inst|inst1|Selector3~0_combout $end
$var wire 1 [! inst|inst1|Selector3~1_combout $end
$var wire 1 \! inst|inst1|fstate.A3~q $end
$var wire 1 ]! inst|inst1|fstate.A4~2_combout $end
$var wire 1 ^! inst|inst1|fstate.A4~q $end
$var wire 1 _! inst14|86~0_combout $end
$var wire 1 `! inst2|sub|109~0_combout $end
$var wire 1 a! inst2|sub|85~combout $end
$var wire 1 b! inst14|81~combout $end
$var wire 1 c! inst14|82~4_combout $end
$var wire 1 d! inst14|5~5_combout $end
$var wire 1 e! inst14|84~4_combout $end
$var wire 1 f! inst14|85~combout $end
$var wire 1 g! inst14|86~1_combout $end
$var wire 1 h! inst14|5~4_combout $end
$var wire 1 i! inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [2] $end
$var wire 1 j! inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [1] $end
$var wire 1 k! inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [0] $end
$var wire 1 l! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $end
$var wire 1 m! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $end
$var wire 1 n! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $end
$var wire 1 o! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $end
$var wire 1 p! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] $end
$var wire 1 q! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] $end
$var wire 1 r! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] $end
$var wire 1 s! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $end
$var wire 1 t! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] $end
$var wire 1 u! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] $end
$var wire 1 v! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] $end
$var wire 1 w! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $end
$var wire 1 x! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [35] $end
$var wire 1 y! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [34] $end
$var wire 1 z! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [33] $end
$var wire 1 {! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [32] $end
$var wire 1 |! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [31] $end
$var wire 1 }! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [30] $end
$var wire 1 ~! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [29] $end
$var wire 1 !" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [28] $end
$var wire 1 "" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [27] $end
$var wire 1 #" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [26] $end
$var wire 1 $" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [25] $end
$var wire 1 %" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [24] $end
$var wire 1 &" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [23] $end
$var wire 1 '" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [22] $end
$var wire 1 (" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [21] $end
$var wire 1 )" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [20] $end
$var wire 1 *" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [19] $end
$var wire 1 +" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [18] $end
$var wire 1 ," inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17] $end
$var wire 1 -" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16] $end
$var wire 1 ." inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15] $end
$var wire 1 /" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14] $end
$var wire 1 0" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13] $end
$var wire 1 1" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12] $end
$var wire 1 2" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11] $end
$var wire 1 3" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10] $end
$var wire 1 4" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9] $end
$var wire 1 5" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8] $end
$var wire 1 6" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 7" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 8" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 9" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 :" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 ;" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 <" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 =" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 !
b0 "
0#
0$
0'
0&
0%
1(
0)
0*
0+
0,
0-
0.
0/
00
11
02
05
04
03
06
07
18
x9
1:
1;
1<
0=
0>
0?
0@
0A
0B
1C
0D
0E
0F
0G
0H
0I
0J
1K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
1w
1x
0y
0z
1{
0|
0}
0~
1!!
1"!
0#!
0$!
0%!
0&!
0'!
0(!
1)!
1*!
1+!
1,!
0-!
0.!
0/!
00!
01!
12!
13!
04!
15!
06!
07!
08!
09!
0:!
0;!
1<!
0=!
0>!
1?!
0@!
0A!
0B!
1C!
0D!
0E!
1F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
1T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
1_!
1`!
1a!
0b!
0c!
0d!
1e!
0f!
0g!
1h!
0k!
0j!
0i!
0o!
0n!
0m!
0l!
0s!
0r!
0q!
0p!
0w!
0v!
0u!
0t!
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
$end
#20000
1#
b0 !
1R
0x
1S
0{
1|
1#!
1}
1y
1$!
1~
1%!
1;!
18!
1.!
1N
14!
11!
0)!
02!
16
05!
0*!
03!
#40000
b1 !
0#
1r
0R
0S
1u
#60000
b0 !
1#
0r
1R
1S
0u
1w!
1o!
1/!
0|
1z
1v
1=!
0+!
12!
1-!
0#!
0}
0$!
0<!
0!!
10!
0y
1s
1M
0-!
1$!
0~
0%!
01!
12
1>!
13!
1%!
0;!
0.!
08!
0N
1;!
04!
11!
02!
06
18!
1.!
1N
14!
01!
12!
16
03!
15!
05!
13!
#80000
0#
0R
0S
#100000
1#
1R
1S
1s!
1v!
0w!
0z
0v
1t
1D!
0?!
0=!
0$!
0C!
0>!
1<!
0s
1?!
0%!
1E!
1@!
1>!
0;!
0@!
08!
0.!
0N
04!
11!
02!
06
1)!
14!
15!
03!
0)!
1*!
05!
0*!
#100001
1="
1;"
1k!
1i!
1@
1B
0a!
1U!
0`!
1S!
1'
1%
1J!
00!
0,!
0C
0M
1?
01!
1-!
1*
02
0(
1V!
1M!
1D
1L
1a!
1$
1)
1.!
0?
0*
#120000
0#
0R
0S
#140000
1#
1R
1S
1N!
1K!
0t
0"!
1g!
1P!
0M!
1J
1Q
0e!
0T!
15
10
1f!
1b!
1E
1I
1H
1.
1/
1+
#160000
0#
0R
0S
#180000
1#
1R
1S
1Q!
0N!
1e!
1"!
0h!
0b!
1X!
1R!
0P!
1P
0E
0K
0Q
0H
0.
05
01
0+
14
0f!
1d!
1G
0I
0/
1-
#200000
0#
0R
0S
#220000
1#
1R
1S
1Y!
0Q!
0"!
1[!
0X!
1Q
15
1f!
0d!
0G
1I
1/
0-
#240000
0#
0R
0S
#260000
1#
1R
1S
1\!
0Y!
0_!
0S!
1"!
0e!
1]!
0g!
1b!
0[!
0R!
0P
1E
0J
1H
0Q
1O
1`!
0U!
1T!
13
05
1.
00
1+
04
1U!
0V!
0D
0L
0a!
1W!
0$
0)
1V!
0]!
1D
1L
1?
1a!
0W!
1*
1$
1)
1X!
1]!
0?
0*
0X!
#280000
0#
0R
0S
#300000
1#
1R
1S
1^!
0\!
0"!
1Q
1e!
0T!
15
1c!
0b!
10!
1,!
1C
1M
0E
1F
0H
0U!
11!
0-!
0.
1,
0+
12
1(
0V!
0.!
0D
0L
0$
0)
#320000
0#
0R
0S
#340000
1#
1R
1S
1r!
0s!
0o!
0/!
0F!
0D!
1+!
12!
0E!
1C!
1!!
00!
0M
1F!
04!
01!
02
1G!
1E!
13!
1)!
0G!
15!
1*!
#340001
0;"
0i!
0@
0`!
1S!
0%
0a!
0,!
0C
1?
1Z!
1*
0(
0]!
1[!
#360000
0#
0R
0S
#380000
1#
1R
1S
0^!
1\!
0Z!
1W!
1"!
0Q
0e!
1T!
05
0[!
1X!
0c!
1b!
1E
0F
1H
1.
0,
1+
#400000
0#
0R
0S
#420000
1#
1R
1S
0\!
1Y!
1_!
0W!
0S!
0"!
1e!
0T!
1O!
1g!
0f!
1c!
1R!
1P
1F
0I
1J
0H
1Q
0O
03
15
0.
10
0/
1,
14
1f!
0c!
0b!
0X!
1P!
0E
0F
1I
1/
0,
0+
#440000
0#
0R
0S
#460000
1#
1R
1S
0Y!
1Q!
0O!
1L!
1"!
0Q
05
0P!
1M!
0f!
1d!
1G
0I
0/
1-
#480000
0#
0R
0S
#500000
1#
1R
1S
0Q!
1N!
1T!
0"!
1h!
0d!
0R!
0P
0G
1K
1Q
1U!
0e!
0T!
1`!
15
11
0-
04
1f!
1b!
1E
1I
1H
0U!
1a!
1.
1/
1+
1V!
1,!
1C
1D
1L
0?
0*
1$
1)
1(
0V!
0D
0L
0$
0)
#520000
0#
0R
0S
#540000
1#
1R
1S
#560000
0#
0R
0S
#580000
1#
1R
1S
#600000
0#
0R
0S
#620000
1#
1R
1S
#640000
0#
0R
0S
#660000
1#
1R
1S
#680000
0#
0R
0S
#700000
1#
1R
1S
#720000
0#
0R
0S
#740000
1#
1R
1S
#760000
0#
0R
0S
#780000
1#
1R
1S
#800000
0#
0R
0S
#820000
1#
1R
1S
#840000
0#
0R
0S
#860000
1#
1R
1S
#880000
0#
0R
0S
#900000
1#
1R
1S
#920000
0#
0R
0S
#940000
1#
1R
1S
#960000
0#
0R
0S
#980000
1#
1R
1S
#1000000
