<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Apr 17 05:38:58 2018" VIVADOVERSION="2017.1_sdxop">

  <SYSTEMINFO ARCH="virtexuplus" DEVICE="xcvu9p" NAME="dr" PACKAGE="flgb2104" SPEEDGRADE="-2"/>

  <EXTERNALPORTS/>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/OCL_Region_0/Filter2DKernel_1" HWVERSION="1.0" INSTANCE="OCL_Region_0_Filter2DKernel_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Filter2DKernel" VLNV="xilinx.com:hls:Filter2DKernel:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_control" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="24"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="coeffs_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of coeffs"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="coeffs">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of coeffs"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="coeffs_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of coeffs"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="coeffs">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 Data signal of coeffs"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="src_V_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of src_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="src_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of src_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="src_V_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of src_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="32"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="src_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 Data signal of src_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="width">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of width"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="width">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of width"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="height">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of height"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="48"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="height">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of height"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="stride">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of stride"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="56"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="stride">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of stride"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="dst_V_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of dst_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="64"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="dst_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of dst_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="dst_V_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of dst_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="68"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="dst_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 Data signal of dst_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_Filter2DKernel_1_0"/>
        <PARAMETER NAME="clk_period" VALUE="4.000000"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="243"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="stall_start_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="stall_done_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="stall_start_str" SIGIS="undef"/>
        <PORT DIR="O" NAME="stall_done_str" SIGIS="undef"/>
        <PORT DIR="O" NAME="stall_start_int" SIGIS="undef"/>
        <PORT DIR="O" NAME="stall_done_int" SIGIS="undef"/>
        <PORT DIR="I" LEFT="6" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="c0_ui_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="c0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem1_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem1_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_AWVALID" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_AWREADY" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_gmem1_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem1_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_WLAST" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_WVALID" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_WREADY" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem1_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_BVALID" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_BREADY" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem1_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem1_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_ARVALID" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_ARREADY" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_gmem1_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem1_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_RLAST" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_RVALID" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_RREADY" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_AWVALID" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_AWREADY" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_gmem0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_WLAST" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_WVALID" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_WREADY" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_BVALID" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_BREADY" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_ARVALID" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_ARREADY" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_gmem0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_RLAST" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_RVALID" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_RREADY" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="OCL_Region_0_s_axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dr_c0_ui_clk_0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1" DATAWIDTH="256" NAME="m_axi_gmem1" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dr_c0_ui_clk_0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem1_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem1_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem1_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem1_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem1_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem1_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem1_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem1_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem1_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem1_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem1_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem1_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem1_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem1_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem1_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem1_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem1_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem1_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem1_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem1_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem1_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem1_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem1_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem1_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem1_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem1_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem1_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem1_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem1_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem1_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem1_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem1_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem1_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem1_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem1_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0" DATAWIDTH="256" NAME="m_axi_gmem0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dr_c0_ui_clk_0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem0_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem0_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem0_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem0_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem0_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem0_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem0_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem0_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem0_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem0_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem0_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem0_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem0_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem0_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem0_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem0_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem0_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem0_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem0_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem0_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem0_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem0_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem0_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem0_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem0_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem0_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem0_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem0_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem0_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem0_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem0_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem0_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem0_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem0_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem0_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0003FFFFFFFF" INSTANCE="sdaccel_generic_pcie_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR_SAXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0003FFFFFFFF" INSTANCE="sdaccel_generic_pcie_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR_SAXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="sdaccel_generic_pcie_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/OCL_Region_0/m_axi_interconnect_M00_AXI" HWVERSION="2.1" INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_m_axi_interconnect_M00_AXI_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="c0_ui_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="c0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="c0_ui_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="c0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="c0_ui_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="c0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="c0_ui_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ARESETN" SIGIS="rst" SIGNAME="c0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem1_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="m_axi_gmem0_AWREGION"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0" DATAWIDTH="256" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1" DATAWIDTH="256" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/OCL_Region_0/master_bridge_0" HWVERSION="1.0" INSTANCE="OCL_Region_0_master_bridge_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="ocl_axifull_bridge" VLNV="xilinx.com:ip:ocl_axifull_bridge:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="36"/>
        <PARAMETER NAME="M_ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="S_ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="HAS_SLAVE_ID" VALUE="true"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_master_bridge_0_0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="c0_ui_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="c0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="35" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="35" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ddr_saxi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="35" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="35" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="OCL_Region_0_master_bridge_0_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="36"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dr_c0_ui_clk_0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI" DATAWIDTH="512" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="36"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="128"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dr_c0_ui_clk_0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/OCL_Region_0/master_bridge_1" HWVERSION="1.0" INSTANCE="OCL_Region_0_master_bridge_1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="ocl_axifull_bridge" VLNV="xilinx.com:ip:ocl_axifull_bridge:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="36"/>
        <PARAMETER NAME="M_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="S_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="HAS_SLAVE_ID" VALUE="true"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_master_bridge_1_0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="c0_ui_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="c0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="35" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="35" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c1_ddr_saxi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="35" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_36_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_36" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_8_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_8" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_512_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_512" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_64_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_64" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="s_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="35" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_36_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_36" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_8_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_8" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="s_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="OCL_Region_0_master_bridge_1_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="36"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dr_c0_ui_clk_0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="512" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="36"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dr_c0_ui_clk_0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/OCL_Region_0/master_bridge_2" HWVERSION="1.0" INSTANCE="OCL_Region_0_master_bridge_2" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="ocl_axifull_bridge" VLNV="xilinx.com:ip:ocl_axifull_bridge:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="36"/>
        <PARAMETER NAME="M_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="S_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="HAS_SLAVE_ID" VALUE="true"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_master_bridge_2_0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="c0_ui_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="c0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="35" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="35" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c2_ddr_saxi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="35" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_36_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_36" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_8_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_8" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_512_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_512" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_64_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_64" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="s_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="35" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_36_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_36" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_8_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_8" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="s_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="OCL_Region_0_master_bridge_2_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="36"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dr_c0_ui_clk_0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="512" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="36"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dr_c0_ui_clk_0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/OCL_Region_0/master_bridge_3" HWVERSION="1.0" INSTANCE="OCL_Region_0_master_bridge_3" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="ocl_axifull_bridge" VLNV="xilinx.com:ip:ocl_axifull_bridge:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="36"/>
        <PARAMETER NAME="M_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="S_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="HAS_SLAVE_ID" VALUE="true"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_master_bridge_3_0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="c0_ui_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="c0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="35" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="35" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c3_ddr_saxi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="35" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_36_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_36" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_8_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_8" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_512_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_512" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_64_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_64" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="s_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="35" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_36_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_36" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_8_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_8" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="s_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_xlconstant_zero_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="OCL_Region_0_master_bridge_3_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="36"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dr_c0_ui_clk_0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="512" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="36"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dr_c0_ui_clk_0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/OCL_Region_0/s_axi_interconnect_0" HWVERSION="2.1" INSTANCE="OCL_Region_0_s_axi_interconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_s_axi_interconnect_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="interconnect_control_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_control_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="interconnect_control_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_control_clk" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="interconnect_control_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_control_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="interconnect_control_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_control_clk" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="c0_ui_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="c0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="OCL_Region_0_Filter2DKernel_1_s_axi_control_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="OCL_Region_0_slave_bridge_m_axi" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="OCL_Region_0_s_axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/OCL_Region_0/slave_bridge" HWVERSION="1.0" INSTANCE="OCL_Region_0_slave_bridge" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="ocl_axilite_bridge" VLNV="xilinx.com:ip:ocl_axilite_bridge:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_slave_bridge_0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="interconnect_control_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_control_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="interconnect_control_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_control_clk" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="OCL_Region_0_s_axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="OCL_Region_0_slave_bridge_m_axi" DATAWIDTH="32" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dr_interconnect_control_clk_0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dr_interconnect_control_clk_0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/OCL_Region_0/xilmonitor_Filter2DKernel_1_m_axi_gmem0" HWVERSION="1.0" INSTANCE="OCL_Region_0_xilmonitor_Filter2DKernel_1_m_axi_gmem0" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="sdx_aximm_wv" VLNV="xilinx.com:ip:sdx_aximm_wv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_MON_AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_MON_AXI_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_MON_AXI_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_MON_AXI_AWLEN" VALUE="8"/>
        <PARAMETER NAME="C_MON_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_MON_AXI_SUB_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_xilmonitor_Filter2DKernel_1_m_axi_gmem0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="mon_axi_aclk" SIGIS="clk" SIGNAME="c0_ui_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mon_axi_aresetn" SIGIS="rst" SIGNAME="c0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="mon_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="mon_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="mon_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="mon_axi_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="mon_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_axi_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="mon_axi_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="255" NAME="mon_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="mon_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_wready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="mon_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="mon_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="mon_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="mon_axi_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="mon_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_axi_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="mon_axi_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="mon_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_arready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="mon_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="255" NAME="mon_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_rready" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem0" DATAWIDTH="256" NAME="mon_axi" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dr_c0_ui_clk_0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="mon_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="mon_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="mon_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="mon_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="mon_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="mon_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="mon_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="mon_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="mon_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="mon_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="mon_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="mon_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="mon_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="mon_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="mon_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="mon_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="mon_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="mon_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="mon_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="mon_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="mon_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="mon_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="mon_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="mon_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="mon_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="mon_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="mon_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="mon_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="mon_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="mon_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="mon_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="mon_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="mon_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="mon_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="mon_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/OCL_Region_0/xilmonitor_Filter2DKernel_1_m_axi_gmem1" HWVERSION="1.0" INSTANCE="OCL_Region_0_xilmonitor_Filter2DKernel_1_m_axi_gmem1" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="sdx_aximm_wv" VLNV="xilinx.com:ip:sdx_aximm_wv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_MON_AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_MON_AXI_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_MON_AXI_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_MON_AXI_AWLEN" VALUE="8"/>
        <PARAMETER NAME="C_MON_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_MON_AXI_SUB_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_xilmonitor_Filter2DKernel_1_m_axi_gmem1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="mon_axi_aclk" SIGIS="clk" SIGNAME="c0_ui_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mon_axi_aresetn" SIGIS="rst" SIGNAME="c0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="mon_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="mon_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="mon_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="mon_axi_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="mon_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_axi_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="mon_axi_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="255" NAME="mon_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="mon_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_wready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="mon_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="mon_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="mon_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="mon_axi_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="mon_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_axi_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="mon_axi_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="mon_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_arready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="mon_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="255" NAME="mon_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_rready" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="OCL_Region_0_Filter2DKernel_1_m_axi_gmem1" DATAWIDTH="256" NAME="mon_axi" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dr_c0_ui_clk_0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="mon_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="mon_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="mon_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="mon_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="mon_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="mon_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="mon_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="mon_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="mon_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="mon_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="mon_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="mon_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="mon_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="mon_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="mon_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="mon_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="mon_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="mon_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="mon_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="mon_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="mon_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="mon_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="mon_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="mon_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="mon_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="mon_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="mon_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="mon_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="mon_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="mon_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="mon_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="mon_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="mon_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="mon_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="mon_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/OCL_Region_0/xilmonitor_m_axi_interconnect_M00_AXI_M00_AXI" HWVERSION="1.0" INSTANCE="OCL_Region_0_xilmonitor_m_axi_interconnect_M00_AXI_M00_AXI" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="sdx_aximm_wv" VLNV="xilinx.com:ip:sdx_aximm_wv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_MON_AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_MON_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_MON_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_MON_AXI_AWLEN" VALUE="8"/>
        <PARAMETER NAME="C_MON_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_MON_AXI_SUB_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_xilmonitor_m_axi_interconnect_M00_AXI_M00_AXI_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="mon_axi_aclk" SIGIS="clk" SIGNAME="c0_ui_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mon_axi_aresetn" SIGIS="rst" SIGNAME="c0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="mon_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="mon_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="mon_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="mon_axi_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="mon_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_axi_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="mon_axi_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="511" NAME="mon_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="mon_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_wready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="mon_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="mon_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="mon_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="mon_axi_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="mon_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_axi_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="mon_axi_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="mon_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_arready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="mon_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="511" NAME="mon_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_axi_rready" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="OCL_Region_0_m_axi_interconnect_M00_AXI_M00_AXI" DATAWIDTH="512" NAME="mon_axi" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="128"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dr_c0_ui_clk_0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="mon_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="mon_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="mon_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="mon_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="mon_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="mon_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="mon_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="mon_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="mon_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="mon_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="mon_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="mon_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="mon_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="mon_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="mon_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="mon_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="mon_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="mon_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="mon_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="mon_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="mon_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="mon_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="mon_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="mon_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="mon_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="mon_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="mon_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="mon_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="mon_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="mon_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="mon_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="mon_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="mon_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="mon_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="mon_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/OCL_Region_0/xlconstant_zero_1" HWVERSION="1.1" INSTANCE="OCL_Region_0_xlconstant_zero_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_xlconstant_zero_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_awid"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_awlock"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_awvalid"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_wlast"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_wvalid"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_bready"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_arid"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_arlock"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_arvalid"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_rready"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_awid"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_awlock"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_awvalid"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_wlast"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_wvalid"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_bready"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_arid"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_arlock"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_arvalid"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_rready"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_awid"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_awlock"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_awvalid"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_wlast"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_wvalid"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_bready"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_arid"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_arlock"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_arvalid"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/OCL_Region_0/xlconstant_zero_2" HWVERSION="1.1" INSTANCE="OCL_Region_0_xlconstant_zero_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_xlconstant_zero_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="1" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_awburst"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_arburst"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_awburst"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_arburst"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_awburst"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/OCL_Region_0/xlconstant_zero_3" HWVERSION="1.1" INSTANCE="OCL_Region_0_xlconstant_zero_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="3"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_xlconstant_zero_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="2" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_awsize"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_awprot"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_arsize"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_arprot"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_awsize"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_awprot"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_arsize"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_arprot"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_awsize"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_awprot"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_arsize"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/OCL_Region_0/xlconstant_zero_36" HWVERSION="1.1" INSTANCE="OCL_Region_0_xlconstant_zero_36" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="36"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x000000000"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_xlconstant_zero_36_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="35" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_36_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_awaddr"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_araddr"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_awaddr"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_araddr"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_awaddr"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/OCL_Region_0/xlconstant_zero_4" HWVERSION="1.1" INSTANCE="OCL_Region_0_xlconstant_zero_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_xlconstant_zero_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_awcache"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_awqos"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_arcache"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_arqos"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_awcache"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_awqos"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_arcache"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_arqos"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_awcache"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_awqos"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_arcache"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/OCL_Region_0/xlconstant_zero_512" HWVERSION="1.1" INSTANCE="OCL_Region_0_xlconstant_zero_512" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="512"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_xlconstant_zero_512_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="511" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_512_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_wdata"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_wdata"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/OCL_Region_0/xlconstant_zero_64" HWVERSION="1.1" INSTANCE="OCL_Region_0_xlconstant_zero_64" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="64"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_xlconstant_zero_64_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_64_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_wstrb"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_wstrb"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/OCL_Region_0/xlconstant_zero_8" HWVERSION="1.1" INSTANCE="OCL_Region_0_xlconstant_zero_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="8"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x00"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_xlconstant_zero_8_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_xlconstant_zero_8_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_awlen"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="s_axi_arlen"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_awlen"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="s_axi_arlen"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_awlen"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/axi_interconnect_0" HWVERSION="2.1" INSTANCE="axi_interconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_axi_interconnect_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="c0_ui_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="c0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="c0_ui_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="c0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="interconnect_control_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_control_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="interconnect_control_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_control_clk" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="m_axi_ctrl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="m_axi_ctrl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="m_axi_ctrl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="m_axi_ctrl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="m_axi_ctrl_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="m_axi_ctrl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="m_axi_ctrl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="m_axi_ctrl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="m_axi_ctrl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="m_axi_ctrl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="m_axi_ctrl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="m_axi_ctrl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="m_axi_ctrl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="m_axi_ctrl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="m_axi_ctrl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="m_axi_ctrl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="m_axi_ctrl_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="OCL_Region_0_slave_bridge_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sdaccel_generic_pcie_0_M_AXI_CTRL" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/c0_ui_clk" HWVERSION="1.0" INSTANCE="c0_ui_clk" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sim_clk_gen" VLNV="xilinx.com:ip:sim_clk_gen:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLOCK_PERIOD" VALUE="4.0"/>
        <PARAMETER NAME="INITIAL_RESET_CLOCK_CYCLES" VALUE="5"/>
        <PARAMETER NAME="RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_c0_ui_clk_0"/>
        <PARAMETER NAME="CLOCK_TYPE" VALUE="Single_Ended"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="O" NAME="clk" SIGIS="clk" SIGNAME="c0_ui_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="c0_ui_clk"/>
            <CONNECTION INSTANCE="sdaccel_generic_pcie_0" PORT="m_axi_ctrl_clk"/>
            <CONNECTION INSTANCE="systemc_synchronizer_0" PORT="clk0"/>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="ACLK"/>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="aclk"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="aclk"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="aclk"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="aclk"/>
            <CONNECTION INSTANCE="OCL_Region_0_xilmonitor_Filter2DKernel_1_m_axi_gmem0" PORT="mon_axi_aclk"/>
            <CONNECTION INSTANCE="OCL_Region_0_xilmonitor_Filter2DKernel_1_m_axi_gmem1" PORT="mon_axi_aclk"/>
            <CONNECTION INSTANCE="OCL_Region_0_xilmonitor_m_axi_interconnect_M00_AXI_M00_AXI" PORT="mon_axi_aclk"/>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="ap_clk"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_rst" SIGIS="rst" SIGNAME="c0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="ARESETN"/>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="OCL_Region_0_m_axi_interconnect_M00_AXI" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="aresetn"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="aresetn"/>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="aresetn"/>
            <CONNECTION INSTANCE="OCL_Region_0_xilmonitor_Filter2DKernel_1_m_axi_gmem0" PORT="mon_axi_aresetn"/>
            <CONNECTION INSTANCE="OCL_Region_0_xilmonitor_Filter2DKernel_1_m_axi_gmem1" PORT="mon_axi_aresetn"/>
            <CONNECTION INSTANCE="OCL_Region_0_xilmonitor_m_axi_interconnect_M00_AXI_M00_AXI" PORT="mon_axi_aresetn"/>
            <CONNECTION INSTANCE="OCL_Region_0_Filter2DKernel_1" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/interconnect_control_clk" HWVERSION="1.0" INSTANCE="interconnect_control_clk" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sim_clk_gen" VLNV="xilinx.com:ip:sim_clk_gen:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLOCK_PERIOD" VALUE="8.0"/>
        <PARAMETER NAME="INITIAL_RESET_CLOCK_CYCLES" VALUE="5"/>
        <PARAMETER NAME="RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_interconnect_control_clk_0"/>
        <PARAMETER NAME="CLOCK_TYPE" VALUE="Single_Ended"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="clk" SIGIS="clk" SIGNAME="interconnect_control_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="aclk"/>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_rst" SIGIS="rst" SIGNAME="interconnect_control_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="OCL_Region_0_slave_bridge" PORT="aresetn"/>
            <CONNECTION INSTANCE="OCL_Region_0_s_axi_interconnect_0" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/kernel_clk2" HWVERSION="1.0" INSTANCE="kernel_clk2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sim_clk_gen" VLNV="xilinx.com:ip:sim_clk_gen:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLOCK_PERIOD" VALUE="2.0"/>
        <PARAMETER NAME="INITIAL_RESET_CLOCK_CYCLES" VALUE="5"/>
        <PARAMETER NAME="RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_kernel_clk2_0"/>
        <PARAMETER NAME="CLOCK_TYPE" VALUE="Single_Ended"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="500000000"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="500000000" DIR="O" NAME="clk" SIGIS="clk"/>
        <PORT DIR="O" NAME="sync_rst" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/sdaccel_generic_pcie_0" HWVERSION="2.0" INSTANCE="sdaccel_generic_pcie_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sdaccel_generic_pcie" VLNV="xilinx.com:ip:sdaccel_generic_pcie:2.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="C0_DDR_SAXI" NAME="Mem0" RANGE="4611686018427387904" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S0_ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_S0_ADDR_WIDTH" VALUE="36"/>
        <PARAMETER NAME="C_S0_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S0_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S0_STRB_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S0_REGION_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S1_ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_S1_ADDR_WIDTH" VALUE="36"/>
        <PARAMETER NAME="C_S1_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S1_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S1_STRB_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S1_REGION_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S2_ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_S2_ADDR_WIDTH" VALUE="36"/>
        <PARAMETER NAME="C_S2_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S2_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S2_STRB_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S2_REGION_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S3_ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_S3_ADDR_WIDTH" VALUE="36"/>
        <PARAMETER NAME="C_S3_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S3_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S3_STRB_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S3_REGION_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_Component_Name" VALUE="dr_sdaccel_generic_pcie_0_0"/>
        <PARAMETER NAME="C_NUM_SLAVE_SLOTS" VALUE="4"/>
        <PARAMETER NAME="C_ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="C_NUMBER_OF_GLOBAL_MEMORIES" VALUE="4"/>
        <PARAMETER NAME="C0_NAME" VALUE="mem0"/>
        <PARAMETER NAME="C0_TYPE" VALUE="ddr4"/>
        <PARAMETER NAME="C0_SIZE" VALUE="16GB"/>
        <PARAMETER NAME="C0_AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
        <PARAMETER NAME="C0_ControllerType" VALUE="DDR3_SDRAM"/>
        <PARAMETER NAME="C0_APP_ADDR_WIDTH" VALUE="30"/>
        <PARAMETER NAME="C0_APP_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0_Mem_Add_Map" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="C0_Ordering" VALUE="Normal"/>
        <PARAMETER NAME="C0_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C0_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C0_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_BANK_GROUP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_BANK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_CL" VALUE="0"/>
        <PARAMETER NAME="C0_COLUMN_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C0_CWL" VALUE="0"/>
        <PARAMETER NAME="C0_RANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_ROW_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C0_tCK" VALUE="1250"/>
        <PARAMETER NAME="C0_tCKE" VALUE="0"/>
        <PARAMETER NAME="C0_tFAW" VALUE="24"/>
        <PARAMETER NAME="C0_tMRD" VALUE="1"/>
        <PARAMETER NAME="C0_tRAS" VALUE="28"/>
        <PARAMETER NAME="C0_tRCD" VALUE="11"/>
        <PARAMETER NAME="C0_tREFI" VALUE="6240"/>
        <PARAMETER NAME="C0_tRFC" VALUE="208"/>
        <PARAMETER NAME="C0_tRP" VALUE="11"/>
        <PARAMETER NAME="C0_tRTW" VALUE="10"/>
        <PARAMETER NAME="C0_tCCD" VALUE="4"/>
        <PARAMETER NAME="C0_tRRD" VALUE="5"/>
        <PARAMETER NAME="C0_tRRD_L" VALUE="5"/>
        <PARAMETER NAME="C0_tRRD_S" VALUE="5"/>
        <PARAMETER NAME="C0_tRTP" VALUE="6"/>
        <PARAMETER NAME="C0_tWR" VALUE="12"/>
        <PARAMETER NAME="C0_tWTR" VALUE="6"/>
        <PARAMETER NAME="C0_tWTR_L" VALUE="6"/>
        <PARAMETER NAME="C0_tWTR_S" VALUE="6"/>
        <PARAMETER NAME="C0_tXPR" VALUE="54"/>
        <PARAMETER NAME="C0_tZQCS" VALUE="64"/>
        <PARAMETER NAME="C0_tZQI" VALUE="0"/>
        <PARAMETER NAME="C0_tZQINIT" VALUE="128"/>
        <PARAMETER NAME="C0_AutoPrecharge" VALUE="false"/>
        <PARAMETER NAME="C0_AxiNarrowBurst" VALUE="false"/>
        <PARAMETER NAME="C0_BURST_LENGTH" VALUE="8"/>
        <PARAMETER NAME="C0_CAS_LATENCY" VALUE="8"/>
        <PARAMETER NAME="C0_CAS_WRITE_LATENCY" VALUE="6"/>
        <PARAMETER NAME="C0_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_MEMORY_PART" VALUE="MT41J512M8XX-107"/>
        <PARAMETER NAME="C0_MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="C0_TIMEPERIOD_PS" VALUE="10"/>
        <PARAMETER NAME="C0_A00_BASE_ADDR" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C0_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0_A00_HIGH_ADDR" VALUE="0x0000000400000000"/>
        <PARAMETER NAME="C0_A01_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0_A02_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0_A03_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0_A04_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0_A05_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0_A06_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0_A07_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0_A08_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0_A09_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0_A10_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0_A11_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0_A12_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0_A13_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0_A14_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0_A15_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1_NAME" VALUE="mem1"/>
        <PARAMETER NAME="C1_TYPE" VALUE="ddr4"/>
        <PARAMETER NAME="C1_SIZE" VALUE="16GB"/>
        <PARAMETER NAME="C1_AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
        <PARAMETER NAME="C1_ControllerType" VALUE="DDR3_SDRAM"/>
        <PARAMETER NAME="C1_APP_ADDR_WIDTH" VALUE="30"/>
        <PARAMETER NAME="C1_APP_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C1_Mem_Add_Map" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="C1_Ordering" VALUE="Normal"/>
        <PARAMETER NAME="C1_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C1_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C1_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C1_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_BANK_GROUP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_BANK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_CL" VALUE="0"/>
        <PARAMETER NAME="C1_COLUMN_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C1_CWL" VALUE="0"/>
        <PARAMETER NAME="C1_RANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_ROW_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C1_tCK" VALUE="1250"/>
        <PARAMETER NAME="C1_tCKE" VALUE="0"/>
        <PARAMETER NAME="C1_tFAW" VALUE="24"/>
        <PARAMETER NAME="C1_tMRD" VALUE="1"/>
        <PARAMETER NAME="C1_tRAS" VALUE="28"/>
        <PARAMETER NAME="C1_tRCD" VALUE="11"/>
        <PARAMETER NAME="C1_tREFI" VALUE="6240"/>
        <PARAMETER NAME="C1_tRFC" VALUE="208"/>
        <PARAMETER NAME="C1_tRP" VALUE="11"/>
        <PARAMETER NAME="C1_tRTW" VALUE="10"/>
        <PARAMETER NAME="C1_tCCD" VALUE="4"/>
        <PARAMETER NAME="C1_tRRD" VALUE="5"/>
        <PARAMETER NAME="C1_tRRD_L" VALUE="5"/>
        <PARAMETER NAME="C1_tRRD_S" VALUE="5"/>
        <PARAMETER NAME="C1_tRTP" VALUE="6"/>
        <PARAMETER NAME="C1_tWR" VALUE="12"/>
        <PARAMETER NAME="C1_tWTR" VALUE="6"/>
        <PARAMETER NAME="C1_tWTR_L" VALUE="6"/>
        <PARAMETER NAME="C1_tWTR_S" VALUE="6"/>
        <PARAMETER NAME="C1_tXPR" VALUE="54"/>
        <PARAMETER NAME="C1_tZQCS" VALUE="64"/>
        <PARAMETER NAME="C1_tZQI" VALUE="0"/>
        <PARAMETER NAME="C1_tZQINIT" VALUE="128"/>
        <PARAMETER NAME="C1_AutoPrecharge" VALUE="false"/>
        <PARAMETER NAME="C1_AxiNarrowBurst" VALUE="false"/>
        <PARAMETER NAME="C1_BURST_LENGTH" VALUE="8"/>
        <PARAMETER NAME="C1_CAS_LATENCY" VALUE="8"/>
        <PARAMETER NAME="C1_CAS_WRITE_LATENCY" VALUE="6"/>
        <PARAMETER NAME="C1_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_MEMORY_PART" VALUE="MT41J512M8XX-107"/>
        <PARAMETER NAME="C1_MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="C1_TIMEPERIOD_PS" VALUE="10"/>
        <PARAMETER NAME="C1_A00_BASE_ADDR" VALUE="0x0000000400000000"/>
        <PARAMETER NAME="C1_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1_A00_HIGH_ADDR" VALUE="0x0000000400000000"/>
        <PARAMETER NAME="C1_A01_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1_A02_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1_A03_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1_A04_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1_A05_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1_A06_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1_A07_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1_A08_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1_A09_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1_A10_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1_A11_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1_A12_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1_A13_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1_A14_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1_A15_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2_NAME" VALUE="mem2"/>
        <PARAMETER NAME="C2_TYPE" VALUE="ddr4"/>
        <PARAMETER NAME="C2_SIZE" VALUE="16GB"/>
        <PARAMETER NAME="C2_AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
        <PARAMETER NAME="C2_ControllerType" VALUE="DDR3_SDRAM"/>
        <PARAMETER NAME="C2_APP_ADDR_WIDTH" VALUE="30"/>
        <PARAMETER NAME="C2_APP_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C2_Mem_Add_Map" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="C2_Ordering" VALUE="Normal"/>
        <PARAMETER NAME="C2_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C2_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C2_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C2_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_BANK_GROUP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_BANK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_CL" VALUE="0"/>
        <PARAMETER NAME="C2_COLUMN_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C2_CWL" VALUE="0"/>
        <PARAMETER NAME="C2_RANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_ROW_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C2_tCK" VALUE="1250"/>
        <PARAMETER NAME="C2_tCKE" VALUE="0"/>
        <PARAMETER NAME="C2_tFAW" VALUE="24"/>
        <PARAMETER NAME="C2_tMRD" VALUE="1"/>
        <PARAMETER NAME="C2_tRAS" VALUE="28"/>
        <PARAMETER NAME="C2_tRCD" VALUE="11"/>
        <PARAMETER NAME="C2_tREFI" VALUE="6240"/>
        <PARAMETER NAME="C2_tRFC" VALUE="208"/>
        <PARAMETER NAME="C2_tRP" VALUE="11"/>
        <PARAMETER NAME="C2_tRTW" VALUE="10"/>
        <PARAMETER NAME="C2_tCCD" VALUE="4"/>
        <PARAMETER NAME="C2_tRRD" VALUE="5"/>
        <PARAMETER NAME="C2_tRRD_L" VALUE="5"/>
        <PARAMETER NAME="C2_tRRD_S" VALUE="5"/>
        <PARAMETER NAME="C2_tRTP" VALUE="6"/>
        <PARAMETER NAME="C2_tWR" VALUE="12"/>
        <PARAMETER NAME="C2_tWTR" VALUE="6"/>
        <PARAMETER NAME="C2_tWTR_L" VALUE="6"/>
        <PARAMETER NAME="C2_tWTR_S" VALUE="6"/>
        <PARAMETER NAME="C2_tXPR" VALUE="54"/>
        <PARAMETER NAME="C2_tZQCS" VALUE="64"/>
        <PARAMETER NAME="C2_tZQI" VALUE="0"/>
        <PARAMETER NAME="C2_tZQINIT" VALUE="128"/>
        <PARAMETER NAME="C2_AutoPrecharge" VALUE="false"/>
        <PARAMETER NAME="C2_AxiNarrowBurst" VALUE="false"/>
        <PARAMETER NAME="C2_BURST_LENGTH" VALUE="8"/>
        <PARAMETER NAME="C2_CAS_LATENCY" VALUE="8"/>
        <PARAMETER NAME="C2_CAS_WRITE_LATENCY" VALUE="6"/>
        <PARAMETER NAME="C2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_MEMORY_PART" VALUE="MT41J512M8XX-107"/>
        <PARAMETER NAME="C2_MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="C2_TIMEPERIOD_PS" VALUE="10"/>
        <PARAMETER NAME="C2_A00_BASE_ADDR" VALUE="0x0000000800000000"/>
        <PARAMETER NAME="C2_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2_A00_HIGH_ADDR" VALUE="0x0000000400000000"/>
        <PARAMETER NAME="C2_A01_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2_A02_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2_A03_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2_A04_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2_A05_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2_A06_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2_A07_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2_A08_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2_A09_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2_A10_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2_A11_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2_A12_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2_A13_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2_A14_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2_A15_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3_NAME" VALUE="mem3"/>
        <PARAMETER NAME="C3_TYPE" VALUE="ddr4"/>
        <PARAMETER NAME="C3_SIZE" VALUE="16GB"/>
        <PARAMETER NAME="C3_AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
        <PARAMETER NAME="C3_ControllerType" VALUE="DDR3_SDRAM"/>
        <PARAMETER NAME="C3_APP_ADDR_WIDTH" VALUE="30"/>
        <PARAMETER NAME="C3_APP_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C3_Mem_Add_Map" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="C3_Ordering" VALUE="Normal"/>
        <PARAMETER NAME="C3_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C3_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C3_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C3_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_BANK_GROUP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_BANK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_CL" VALUE="0"/>
        <PARAMETER NAME="C3_COLUMN_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C3_CWL" VALUE="0"/>
        <PARAMETER NAME="C3_RANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_ROW_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C3_tCK" VALUE="1250"/>
        <PARAMETER NAME="C3_tCKE" VALUE="0"/>
        <PARAMETER NAME="C3_tFAW" VALUE="24"/>
        <PARAMETER NAME="C3_tMRD" VALUE="1"/>
        <PARAMETER NAME="C3_tRAS" VALUE="28"/>
        <PARAMETER NAME="C3_tRCD" VALUE="11"/>
        <PARAMETER NAME="C3_tREFI" VALUE="6240"/>
        <PARAMETER NAME="C3_tRFC" VALUE="208"/>
        <PARAMETER NAME="C3_tRP" VALUE="11"/>
        <PARAMETER NAME="C3_tRTW" VALUE="10"/>
        <PARAMETER NAME="C3_tCCD" VALUE="4"/>
        <PARAMETER NAME="C3_tRRD" VALUE="5"/>
        <PARAMETER NAME="C3_tRRD_L" VALUE="5"/>
        <PARAMETER NAME="C3_tRRD_S" VALUE="5"/>
        <PARAMETER NAME="C3_tRTP" VALUE="6"/>
        <PARAMETER NAME="C3_tWR" VALUE="12"/>
        <PARAMETER NAME="C3_tWTR" VALUE="6"/>
        <PARAMETER NAME="C3_tWTR_L" VALUE="6"/>
        <PARAMETER NAME="C3_tWTR_S" VALUE="6"/>
        <PARAMETER NAME="C3_tXPR" VALUE="54"/>
        <PARAMETER NAME="C3_tZQCS" VALUE="64"/>
        <PARAMETER NAME="C3_tZQI" VALUE="0"/>
        <PARAMETER NAME="C3_tZQINIT" VALUE="128"/>
        <PARAMETER NAME="C3_AutoPrecharge" VALUE="false"/>
        <PARAMETER NAME="C3_AxiNarrowBurst" VALUE="false"/>
        <PARAMETER NAME="C3_BURST_LENGTH" VALUE="8"/>
        <PARAMETER NAME="C3_CAS_LATENCY" VALUE="8"/>
        <PARAMETER NAME="C3_CAS_WRITE_LATENCY" VALUE="6"/>
        <PARAMETER NAME="C3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_MEMORY_PART" VALUE="MT41J512M8XX-107"/>
        <PARAMETER NAME="C3_MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="C3_TIMEPERIOD_PS" VALUE="10"/>
        <PARAMETER NAME="C3_A00_BASE_ADDR" VALUE="0x0000000C00000000"/>
        <PARAMETER NAME="C3_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3_A00_HIGH_ADDR" VALUE="0x0000000400000000"/>
        <PARAMETER NAME="C3_A01_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3_A02_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3_A03_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3_A04_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3_A05_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3_A06_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3_A07_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3_A08_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3_A09_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3_A10_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3_A11_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3_A12_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3_A13_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3_A14_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3_A15_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="SYSTEMC_METADATA" VALUE="c0_ui_clk {freq 250000000 domain dr_c0_ui_clk_0_clk phase 0.000 clk_id dr_c0_ui_clk_0_clk_250000000_0} m_axi_ctrl_clk {freq 250000000 domain dr_c0_ui_clk_0_clk phase 0.000 clk_id dr_c0_ui_clk_0_clk_250000000_0}"/>
        <PARAMETER NAME="Component_Name" VALUE="dr_sdaccel_generic_pcie_0_0"/>
        <PARAMETER NAME="NUM_SLAVE_SLOTS" VALUE="4"/>
        <PARAMETER NAME="ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="S0_ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="S0_ADDR_WIDTH" VALUE="36"/>
        <PARAMETER NAME="S0_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="S0_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="S0_STRB_WIDTH" VALUE="64"/>
        <PARAMETER NAME="S1_ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="S1_ADDR_WIDTH" VALUE="36"/>
        <PARAMETER NAME="S1_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="S1_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="S1_STRB_WIDTH" VALUE="64"/>
        <PARAMETER NAME="S2_ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="S2_ADDR_WIDTH" VALUE="36"/>
        <PARAMETER NAME="S2_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="S2_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="S2_STRB_WIDTH" VALUE="64"/>
        <PARAMETER NAME="S3_ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="S3_ADDR_WIDTH" VALUE="36"/>
        <PARAMETER NAME="S3_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="S3_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="S3_STRB_WIDTH" VALUE="64"/>
        <PARAMETER NAME="M_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="M_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="M_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.NAME" VALUE="mem0"/>
        <PARAMETER NAME="C0.TYPE" VALUE="ddr4"/>
        <PARAMETER NAME="C0.SIZE" VALUE="16GB"/>
        <PARAMETER NAME="C0.AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
        <PARAMETER NAME="C0.ControllerType" VALUE="DDR3_SDRAM"/>
        <PARAMETER NAME="C0.APP_ADDR_WIDTH" VALUE="30"/>
        <PARAMETER NAME="C0.APP_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.Mem_Add_Map" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="C0.Ordering" VALUE="Normal"/>
        <PARAMETER NAME="C0.ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C0.AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C0.AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.BANK_GROUP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.BANK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CL" VALUE="0"/>
        <PARAMETER NAME="C0.COLUMN_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C0.CWL" VALUE="0"/>
        <PARAMETER NAME="C0.RANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.ROW_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C0.tCK" VALUE="1250"/>
        <PARAMETER NAME="C0.tCKE" VALUE="0"/>
        <PARAMETER NAME="C0.tFAW" VALUE="24"/>
        <PARAMETER NAME="C0.tMRD" VALUE="1"/>
        <PARAMETER NAME="C0.tRAS" VALUE="28"/>
        <PARAMETER NAME="C0.tRCD" VALUE="11"/>
        <PARAMETER NAME="C0.tREFI" VALUE="6240"/>
        <PARAMETER NAME="C0.tRFC" VALUE="208"/>
        <PARAMETER NAME="C0.tRP" VALUE="11"/>
        <PARAMETER NAME="C0.tRTW" VALUE="10"/>
        <PARAMETER NAME="C0.tCCD" VALUE="4"/>
        <PARAMETER NAME="C0.tRRD" VALUE="5"/>
        <PARAMETER NAME="C0.tRRD_L" VALUE="5"/>
        <PARAMETER NAME="C0.tRRD_S" VALUE="5"/>
        <PARAMETER NAME="C0.tRTP" VALUE="6"/>
        <PARAMETER NAME="C0.tWR" VALUE="12"/>
        <PARAMETER NAME="C0.tWTR" VALUE="6"/>
        <PARAMETER NAME="C0.tWTR_L" VALUE="6"/>
        <PARAMETER NAME="C0.tWTR_S" VALUE="6"/>
        <PARAMETER NAME="C0.tXPR" VALUE="54"/>
        <PARAMETER NAME="C0.tZQCS" VALUE="64"/>
        <PARAMETER NAME="C0.tZQI" VALUE="0"/>
        <PARAMETER NAME="C0.tZQINIT" VALUE="128"/>
        <PARAMETER NAME="C0.AutoPrecharge" VALUE="false"/>
        <PARAMETER NAME="C0.AxiNarrowBurst" VALUE="false"/>
        <PARAMETER NAME="C0.BURST_LENGTH" VALUE="8"/>
        <PARAMETER NAME="C0.CAS_LATENCY" VALUE="8"/>
        <PARAMETER NAME="C0.CAS_WRITE_LATENCY" VALUE="6"/>
        <PARAMETER NAME="C0.DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0.MEMORY_PART" VALUE="MT41J512M8XX-107"/>
        <PARAMETER NAME="C0.MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="C0.TIMEPERIOD_PS" VALUE="10"/>
        <PARAMETER NAME="C0.A00_BASE_ADDR" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C0.A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0.A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0.A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0.A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0.A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0.A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0.A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0.A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0.A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0.A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0.A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0.A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0.A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0.A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0.A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C0.A00_HIGH_ADDR" VALUE="0x0000000400000000"/>
        <PARAMETER NAME="C0.A01_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0.A02_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0.A03_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0.A04_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0.A05_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0.A06_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0.A07_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0.A08_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0.A09_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0.A10_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0.A11_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0.A12_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0.A13_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0.A14_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C0.A15_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1.NAME" VALUE="mem1"/>
        <PARAMETER NAME="C1.TYPE" VALUE="ddr4"/>
        <PARAMETER NAME="C1.SIZE" VALUE="16GB"/>
        <PARAMETER NAME="C1.AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
        <PARAMETER NAME="C1.ControllerType" VALUE="DDR3_SDRAM"/>
        <PARAMETER NAME="C1.APP_ADDR_WIDTH" VALUE="30"/>
        <PARAMETER NAME="C1.APP_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C1.Mem_Add_Map" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="C1.Ordering" VALUE="Normal"/>
        <PARAMETER NAME="C1.ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C1.AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C1.AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C1.AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1.BANK_GROUP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1.BANK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1.CL" VALUE="0"/>
        <PARAMETER NAME="C1.COLUMN_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C1.CWL" VALUE="0"/>
        <PARAMETER NAME="C1.RANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1.ROW_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C1.tCK" VALUE="1250"/>
        <PARAMETER NAME="C1.tCKE" VALUE="0"/>
        <PARAMETER NAME="C1.tFAW" VALUE="24"/>
        <PARAMETER NAME="C1.tMRD" VALUE="1"/>
        <PARAMETER NAME="C1.tRAS" VALUE="28"/>
        <PARAMETER NAME="C1.tRCD" VALUE="11"/>
        <PARAMETER NAME="C1.tREFI" VALUE="6240"/>
        <PARAMETER NAME="C1.tRFC" VALUE="208"/>
        <PARAMETER NAME="C1.tRP" VALUE="11"/>
        <PARAMETER NAME="C1.tRTW" VALUE="10"/>
        <PARAMETER NAME="C1.tCCD" VALUE="4"/>
        <PARAMETER NAME="C1.tRRD" VALUE="5"/>
        <PARAMETER NAME="C1.tRRD_L" VALUE="5"/>
        <PARAMETER NAME="C1.tRRD_S" VALUE="5"/>
        <PARAMETER NAME="C1.tRTP" VALUE="6"/>
        <PARAMETER NAME="C1.tWR" VALUE="12"/>
        <PARAMETER NAME="C1.tWTR" VALUE="6"/>
        <PARAMETER NAME="C1.tWTR_L" VALUE="6"/>
        <PARAMETER NAME="C1.tWTR_S" VALUE="6"/>
        <PARAMETER NAME="C1.tXPR" VALUE="54"/>
        <PARAMETER NAME="C1.tZQCS" VALUE="64"/>
        <PARAMETER NAME="C1.tZQI" VALUE="0"/>
        <PARAMETER NAME="C1.tZQINIT" VALUE="128"/>
        <PARAMETER NAME="C1.AutoPrecharge" VALUE="false"/>
        <PARAMETER NAME="C1.AxiNarrowBurst" VALUE="false"/>
        <PARAMETER NAME="C1.BURST_LENGTH" VALUE="8"/>
        <PARAMETER NAME="C1.CAS_LATENCY" VALUE="8"/>
        <PARAMETER NAME="C1.CAS_WRITE_LATENCY" VALUE="6"/>
        <PARAMETER NAME="C1.DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1.MEMORY_PART" VALUE="MT41J512M8XX-107"/>
        <PARAMETER NAME="C1.MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="C1.TIMEPERIOD_PS" VALUE="10"/>
        <PARAMETER NAME="C1.A00_BASE_ADDR" VALUE="0x0000000400000000"/>
        <PARAMETER NAME="C1.A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1.A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1.A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1.A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1.A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1.A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1.A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1.A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1.A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1.A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1.A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1.A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1.A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1.A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1.A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C1.A00_HIGH_ADDR" VALUE="0x0000000400000000"/>
        <PARAMETER NAME="C1.A01_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1.A02_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1.A03_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1.A04_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1.A05_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1.A06_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1.A07_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1.A08_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1.A09_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1.A10_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1.A11_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1.A12_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1.A13_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1.A14_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C1.A15_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2.NAME" VALUE="mem2"/>
        <PARAMETER NAME="C2.TYPE" VALUE="ddr4"/>
        <PARAMETER NAME="C2.SIZE" VALUE="16GB"/>
        <PARAMETER NAME="C2.AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
        <PARAMETER NAME="C2.ControllerType" VALUE="DDR3_SDRAM"/>
        <PARAMETER NAME="C2.APP_ADDR_WIDTH" VALUE="30"/>
        <PARAMETER NAME="C2.APP_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C2.Mem_Add_Map" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="C2.Ordering" VALUE="Normal"/>
        <PARAMETER NAME="C2.ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C2.AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C2.AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C2.AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2.BANK_GROUP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2.BANK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2.CL" VALUE="0"/>
        <PARAMETER NAME="C2.COLUMN_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C2.CWL" VALUE="0"/>
        <PARAMETER NAME="C2.RANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2.ROW_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C2.tCK" VALUE="1250"/>
        <PARAMETER NAME="C2.tCKE" VALUE="0"/>
        <PARAMETER NAME="C2.tFAW" VALUE="24"/>
        <PARAMETER NAME="C2.tMRD" VALUE="1"/>
        <PARAMETER NAME="C2.tRAS" VALUE="28"/>
        <PARAMETER NAME="C2.tRCD" VALUE="11"/>
        <PARAMETER NAME="C2.tREFI" VALUE="6240"/>
        <PARAMETER NAME="C2.tRFC" VALUE="208"/>
        <PARAMETER NAME="C2.tRP" VALUE="11"/>
        <PARAMETER NAME="C2.tRTW" VALUE="10"/>
        <PARAMETER NAME="C2.tCCD" VALUE="4"/>
        <PARAMETER NAME="C2.tRRD" VALUE="5"/>
        <PARAMETER NAME="C2.tRRD_L" VALUE="5"/>
        <PARAMETER NAME="C2.tRRD_S" VALUE="5"/>
        <PARAMETER NAME="C2.tRTP" VALUE="6"/>
        <PARAMETER NAME="C2.tWR" VALUE="12"/>
        <PARAMETER NAME="C2.tWTR" VALUE="6"/>
        <PARAMETER NAME="C2.tWTR_L" VALUE="6"/>
        <PARAMETER NAME="C2.tWTR_S" VALUE="6"/>
        <PARAMETER NAME="C2.tXPR" VALUE="54"/>
        <PARAMETER NAME="C2.tZQCS" VALUE="64"/>
        <PARAMETER NAME="C2.tZQI" VALUE="0"/>
        <PARAMETER NAME="C2.tZQINIT" VALUE="128"/>
        <PARAMETER NAME="C2.AutoPrecharge" VALUE="false"/>
        <PARAMETER NAME="C2.AxiNarrowBurst" VALUE="false"/>
        <PARAMETER NAME="C2.BURST_LENGTH" VALUE="8"/>
        <PARAMETER NAME="C2.CAS_LATENCY" VALUE="8"/>
        <PARAMETER NAME="C2.CAS_WRITE_LATENCY" VALUE="6"/>
        <PARAMETER NAME="C2.DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2.MEMORY_PART" VALUE="MT41J512M8XX-107"/>
        <PARAMETER NAME="C2.MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="C2.TIMEPERIOD_PS" VALUE="10"/>
        <PARAMETER NAME="C2.A00_BASE_ADDR" VALUE="0x0000000800000000"/>
        <PARAMETER NAME="C2.A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2.A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2.A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2.A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2.A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2.A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2.A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2.A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2.A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2.A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2.A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2.A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2.A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2.A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2.A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C2.A00_HIGH_ADDR" VALUE="0x0000000400000000"/>
        <PARAMETER NAME="C2.A01_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2.A02_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2.A03_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2.A04_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2.A05_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2.A06_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2.A07_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2.A08_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2.A09_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2.A10_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2.A11_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2.A12_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2.A13_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2.A14_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C2.A15_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="NUMBER_OF_GLOBAL_MEMORIES" VALUE="4"/>
        <PARAMETER NAME="S0_REGION_WIDTH" VALUE="32"/>
        <PARAMETER NAME="S1_REGION_WIDTH" VALUE="32"/>
        <PARAMETER NAME="S2_REGION_WIDTH" VALUE="32"/>
        <PARAMETER NAME="S3_REGION_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3.NAME" VALUE="mem3"/>
        <PARAMETER NAME="C3.TYPE" VALUE="ddr4"/>
        <PARAMETER NAME="C3.SIZE" VALUE="16GB"/>
        <PARAMETER NAME="C3.AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
        <PARAMETER NAME="C3.ControllerType" VALUE="DDR3_SDRAM"/>
        <PARAMETER NAME="C3.APP_ADDR_WIDTH" VALUE="30"/>
        <PARAMETER NAME="C3.APP_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C3.Mem_Add_Map" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="C3.Ordering" VALUE="Normal"/>
        <PARAMETER NAME="C3.ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C3.AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C3.AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C3.AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3.BANK_GROUP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3.BANK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3.CL" VALUE="0"/>
        <PARAMETER NAME="C3.COLUMN_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C3.CWL" VALUE="0"/>
        <PARAMETER NAME="C3.RANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3.ROW_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C3.tCK" VALUE="1250"/>
        <PARAMETER NAME="C3.tCKE" VALUE="0"/>
        <PARAMETER NAME="C3.tFAW" VALUE="24"/>
        <PARAMETER NAME="C3.tMRD" VALUE="1"/>
        <PARAMETER NAME="C3.tRAS" VALUE="28"/>
        <PARAMETER NAME="C3.tRCD" VALUE="11"/>
        <PARAMETER NAME="C3.tREFI" VALUE="6240"/>
        <PARAMETER NAME="C3.tRFC" VALUE="208"/>
        <PARAMETER NAME="C3.tRP" VALUE="11"/>
        <PARAMETER NAME="C3.tRTW" VALUE="10"/>
        <PARAMETER NAME="C3.tCCD" VALUE="4"/>
        <PARAMETER NAME="C3.tRRD" VALUE="5"/>
        <PARAMETER NAME="C3.tRRD_L" VALUE="5"/>
        <PARAMETER NAME="C3.tRRD_S" VALUE="5"/>
        <PARAMETER NAME="C3.tRTP" VALUE="6"/>
        <PARAMETER NAME="C3.tWR" VALUE="12"/>
        <PARAMETER NAME="C3.tWTR" VALUE="6"/>
        <PARAMETER NAME="C3.tWTR_L" VALUE="6"/>
        <PARAMETER NAME="C3.tWTR_S" VALUE="6"/>
        <PARAMETER NAME="C3.tXPR" VALUE="54"/>
        <PARAMETER NAME="C3.tZQCS" VALUE="64"/>
        <PARAMETER NAME="C3.tZQI" VALUE="0"/>
        <PARAMETER NAME="C3.tZQINIT" VALUE="128"/>
        <PARAMETER NAME="C3.AutoPrecharge" VALUE="false"/>
        <PARAMETER NAME="C3.AxiNarrowBurst" VALUE="false"/>
        <PARAMETER NAME="C3.BURST_LENGTH" VALUE="8"/>
        <PARAMETER NAME="C3.CAS_LATENCY" VALUE="8"/>
        <PARAMETER NAME="C3.CAS_WRITE_LATENCY" VALUE="6"/>
        <PARAMETER NAME="C3.DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3.MEMORY_PART" VALUE="MT41J512M8XX-107"/>
        <PARAMETER NAME="C3.MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="C3.TIMEPERIOD_PS" VALUE="10"/>
        <PARAMETER NAME="C3.A00_BASE_ADDR" VALUE="0x0000000C00000000"/>
        <PARAMETER NAME="C3.A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3.A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3.A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3.A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3.A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3.A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3.A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3.A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3.A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3.A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3.A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3.A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3.A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3.A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3.A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C3.A00_HIGH_ADDR" VALUE="0x0000000400000000"/>
        <PARAMETER NAME="C3.A01_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3.A02_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3.A03_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3.A04_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3.A05_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3.A06_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3.A07_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3.A08_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3.A09_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3.A10_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3.A11_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3.A12_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3.A13_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3.A14_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="C3.A15_HIGH_ADDR" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0003FFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="c0_ui_clk" SIGIS="clk" SIGNAME="c0_ui_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="m_axi_ctrl_clk" SIGIS="clk" SIGNAME="c0_ui_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr_saxi_awvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr_saxi_awready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr_saxi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="c0_ddr_saxi_awid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="35" NAME="c0_ddr_saxi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr_saxi_awuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr_saxi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr_saxi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr_saxi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr_saxi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr_saxi_awlock" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr_saxi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr_saxi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr_saxi_wvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr_saxi_wready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="c0_ddr_saxi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="c0_ddr_saxi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr_saxi_wlast" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr_saxi_bvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr_saxi_bready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="c0_ddr_saxi_bid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr_saxi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr_saxi_arvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr_saxi_arready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr_saxi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="c0_ddr_saxi_arid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="35" NAME="c0_ddr_saxi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr_saxi_aruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr_saxi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr_saxi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr_saxi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr_saxi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr_saxi_arlock" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr_saxi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr_saxi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr_saxi_rvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr_saxi_rready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="c0_ddr_saxi_rid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="c0_ddr_saxi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr_saxi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr_saxi_rlast" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_0_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_0" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c1_ddr_saxi_awvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c1_ddr_saxi_awready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c1_ddr_saxi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="c1_ddr_saxi_awid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="35" NAME="c1_ddr_saxi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c1_ddr_saxi_awuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="c1_ddr_saxi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c1_ddr_saxi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="c1_ddr_saxi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c1_ddr_saxi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c1_ddr_saxi_awlock" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c1_ddr_saxi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c1_ddr_saxi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c1_ddr_saxi_wvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c1_ddr_saxi_wready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="c1_ddr_saxi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="c1_ddr_saxi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c1_ddr_saxi_wlast" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c1_ddr_saxi_bvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c1_ddr_saxi_bready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="c1_ddr_saxi_bid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c1_ddr_saxi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c1_ddr_saxi_arvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c1_ddr_saxi_arready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c1_ddr_saxi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="c1_ddr_saxi_arid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="35" NAME="c1_ddr_saxi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c1_ddr_saxi_aruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="c1_ddr_saxi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c1_ddr_saxi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="c1_ddr_saxi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c1_ddr_saxi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c1_ddr_saxi_arlock" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c1_ddr_saxi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c1_ddr_saxi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c1_ddr_saxi_rvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c1_ddr_saxi_rready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="c1_ddr_saxi_rid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="c1_ddr_saxi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c1_ddr_saxi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c1_ddr_saxi_rlast" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_1_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_1" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c2_ddr_saxi_awvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c2_ddr_saxi_awready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c2_ddr_saxi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="c2_ddr_saxi_awid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="35" NAME="c2_ddr_saxi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c2_ddr_saxi_awuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="c2_ddr_saxi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c2_ddr_saxi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="c2_ddr_saxi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c2_ddr_saxi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c2_ddr_saxi_awlock" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c2_ddr_saxi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c2_ddr_saxi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c2_ddr_saxi_wvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c2_ddr_saxi_wready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="c2_ddr_saxi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="c2_ddr_saxi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c2_ddr_saxi_wlast" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c2_ddr_saxi_bvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c2_ddr_saxi_bready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="c2_ddr_saxi_bid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c2_ddr_saxi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c2_ddr_saxi_arvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c2_ddr_saxi_arready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c2_ddr_saxi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="c2_ddr_saxi_arid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="35" NAME="c2_ddr_saxi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c2_ddr_saxi_aruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="c2_ddr_saxi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c2_ddr_saxi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="c2_ddr_saxi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c2_ddr_saxi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c2_ddr_saxi_arlock" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c2_ddr_saxi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c2_ddr_saxi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c2_ddr_saxi_rvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c2_ddr_saxi_rready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="c2_ddr_saxi_rid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="c2_ddr_saxi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c2_ddr_saxi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c2_ddr_saxi_rlast" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_2_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_2" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c3_ddr_saxi_awvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c3_ddr_saxi_awready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c3_ddr_saxi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="c3_ddr_saxi_awid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="35" NAME="c3_ddr_saxi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c3_ddr_saxi_awuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="c3_ddr_saxi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c3_ddr_saxi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="c3_ddr_saxi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c3_ddr_saxi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c3_ddr_saxi_awlock" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c3_ddr_saxi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c3_ddr_saxi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c3_ddr_saxi_wvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c3_ddr_saxi_wready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="c3_ddr_saxi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="c3_ddr_saxi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c3_ddr_saxi_wlast" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c3_ddr_saxi_bvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c3_ddr_saxi_bready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="c3_ddr_saxi_bid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c3_ddr_saxi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c3_ddr_saxi_arvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c3_ddr_saxi_arready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c3_ddr_saxi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="c3_ddr_saxi_arid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="35" NAME="c3_ddr_saxi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c3_ddr_saxi_aruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="c3_ddr_saxi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c3_ddr_saxi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="c3_ddr_saxi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c3_ddr_saxi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c3_ddr_saxi_arlock" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c3_ddr_saxi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c3_ddr_saxi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c3_ddr_saxi_rvalid" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c3_ddr_saxi_rready" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="c3_ddr_saxi_rid" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="c3_ddr_saxi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c3_ddr_saxi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c3_ddr_saxi_rlast" SIGIS="undef" SIGNAME="OCL_Region_0_master_bridge_3_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OCL_Region_0_master_bridge_3" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ctrl_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ctrl_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_ctrl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ctrl_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ctrl_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_ctrl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ctrl_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ctrl_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ctrl_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_ctrl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ctrl_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ctrl_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_ctrl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ctrl_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ctrl_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_ctrl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_ctrl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="OCL_Region_0_master_bridge_0_m_axi" DATAWIDTH="512" NAME="C0_DDR_SAXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="36"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dr_c0_ui_clk_0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="c0_ddr_saxi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c0_ddr_saxi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="c0_ddr_saxi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="c0_ddr_saxi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="c0_ddr_saxi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="c0_ddr_saxi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="c0_ddr_saxi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="c0_ddr_saxi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="c0_ddr_saxi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="c0_ddr_saxi_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="c0_ddr_saxi_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c0_ddr_saxi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c0_ddr_saxi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c0_ddr_saxi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="c0_ddr_saxi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="c0_ddr_saxi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c0_ddr_saxi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c0_ddr_saxi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="c0_ddr_saxi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c0_ddr_saxi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c0_ddr_saxi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c0_ddr_saxi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="c0_ddr_saxi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c0_ddr_saxi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="c0_ddr_saxi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="c0_ddr_saxi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="c0_ddr_saxi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="c0_ddr_saxi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="c0_ddr_saxi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="c0_ddr_saxi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="c0_ddr_saxi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="c0_ddr_saxi_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="c0_ddr_saxi_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c0_ddr_saxi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c0_ddr_saxi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="c0_ddr_saxi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c0_ddr_saxi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c0_ddr_saxi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="c0_ddr_saxi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c0_ddr_saxi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c0_ddr_saxi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="OCL_Region_0_master_bridge_1_m_axi" DATAWIDTH="512" NAME="C1_DDR_SAXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="36"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dr_c0_ui_clk_0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="c1_ddr_saxi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c1_ddr_saxi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="c1_ddr_saxi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="c1_ddr_saxi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="c1_ddr_saxi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="c1_ddr_saxi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="c1_ddr_saxi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="c1_ddr_saxi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="c1_ddr_saxi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="c1_ddr_saxi_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="c1_ddr_saxi_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c1_ddr_saxi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c1_ddr_saxi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c1_ddr_saxi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="c1_ddr_saxi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="c1_ddr_saxi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c1_ddr_saxi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c1_ddr_saxi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="c1_ddr_saxi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c1_ddr_saxi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c1_ddr_saxi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c1_ddr_saxi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="c1_ddr_saxi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c1_ddr_saxi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="c1_ddr_saxi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="c1_ddr_saxi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="c1_ddr_saxi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="c1_ddr_saxi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="c1_ddr_saxi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="c1_ddr_saxi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="c1_ddr_saxi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="c1_ddr_saxi_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="c1_ddr_saxi_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c1_ddr_saxi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c1_ddr_saxi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="c1_ddr_saxi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c1_ddr_saxi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c1_ddr_saxi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="c1_ddr_saxi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c1_ddr_saxi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c1_ddr_saxi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="OCL_Region_0_master_bridge_2_m_axi" DATAWIDTH="512" NAME="C2_DDR_SAXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="36"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dr_c0_ui_clk_0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="c2_ddr_saxi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c2_ddr_saxi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="c2_ddr_saxi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="c2_ddr_saxi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="c2_ddr_saxi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="c2_ddr_saxi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="c2_ddr_saxi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="c2_ddr_saxi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="c2_ddr_saxi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="c2_ddr_saxi_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="c2_ddr_saxi_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c2_ddr_saxi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c2_ddr_saxi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c2_ddr_saxi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="c2_ddr_saxi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="c2_ddr_saxi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c2_ddr_saxi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c2_ddr_saxi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="c2_ddr_saxi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c2_ddr_saxi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c2_ddr_saxi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c2_ddr_saxi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="c2_ddr_saxi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c2_ddr_saxi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="c2_ddr_saxi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="c2_ddr_saxi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="c2_ddr_saxi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="c2_ddr_saxi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="c2_ddr_saxi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="c2_ddr_saxi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="c2_ddr_saxi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="c2_ddr_saxi_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="c2_ddr_saxi_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c2_ddr_saxi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c2_ddr_saxi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="c2_ddr_saxi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c2_ddr_saxi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c2_ddr_saxi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="c2_ddr_saxi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c2_ddr_saxi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c2_ddr_saxi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="OCL_Region_0_master_bridge_3_m_axi" DATAWIDTH="512" NAME="C3_DDR_SAXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="36"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dr_c0_ui_clk_0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="c3_ddr_saxi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c3_ddr_saxi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="c3_ddr_saxi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="c3_ddr_saxi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="c3_ddr_saxi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="c3_ddr_saxi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="c3_ddr_saxi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="c3_ddr_saxi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="c3_ddr_saxi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="c3_ddr_saxi_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="c3_ddr_saxi_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c3_ddr_saxi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c3_ddr_saxi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c3_ddr_saxi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="c3_ddr_saxi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="c3_ddr_saxi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c3_ddr_saxi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c3_ddr_saxi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="c3_ddr_saxi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c3_ddr_saxi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c3_ddr_saxi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c3_ddr_saxi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="c3_ddr_saxi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c3_ddr_saxi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="c3_ddr_saxi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="c3_ddr_saxi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="c3_ddr_saxi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="c3_ddr_saxi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="c3_ddr_saxi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="c3_ddr_saxi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="c3_ddr_saxi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="c3_ddr_saxi_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="c3_ddr_saxi_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c3_ddr_saxi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c3_ddr_saxi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="c3_ddr_saxi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c3_ddr_saxi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c3_ddr_saxi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="c3_ddr_saxi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c3_ddr_saxi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c3_ddr_saxi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sdaccel_generic_pcie_0_M_AXI_CTRL" DATAWIDTH="32" NAME="M_AXI_CTRL" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dr_c0_ui_clk_0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_ctrl_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_ctrl_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_ctrl_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_ctrl_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_ctrl_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_ctrl_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_ctrl_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_ctrl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_ctrl_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_ctrl_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ctrl_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ctrl_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ctrl_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_ctrl_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_ctrl_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_ctrl_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_ctrl_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="OCL_Region_0_Filter2DKernel_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_CTRL" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="OCL_Region_0_Filter2DKernel_1"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/systemc_synchronizer_0" HWVERSION="1.0" INSTANCE="systemc_synchronizer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="systemc_synchronizer" VLNV="xilinx.com:ip:systemc_synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="dr_systemc_synchronizer_0_0"/>
        <PARAMETER NAME="NUM_OF_CLOCKS" VALUE="1"/>
        <PARAMETER NAME="SYSTEMC_METADATA" VALUE="clk0 {freq 250000000 domain dr_c0_ui_clk_0_clk phase 0.000 clk_id dr_c0_ui_clk_0_clk_250000000_0}"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk0" SIGIS="clk" SIGNAME="c0_ui_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_ui_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
