#define IPL_HIGH 7
#define IPL_SCHED 6
#define IPL_VM 5
#define IPL_NONE 0
#define CPU_MAXNUM 1
#define FRAMELEN 208
#define FRAME_TF 8
#define FRAME_R0 8
#define FRAME_R1 12
#define FRAME_R2 16
#define FRAME_R3 20
#define FRAME_R4 24
#define FRAME_R5 28
#define FRAME_R6 32
#define FRAME_R7 36
#define FRAME_R8 40
#define FRAME_R9 44
#define FRAME_R10 48
#define FRAME_R11 52
#define FRAME_R12 56
#define FRAME_R13 60
#define FRAME_R14 64
#define FRAME_R15 68
#define FRAME_R16 72
#define FRAME_R17 76
#define FRAME_R18 80
#define FRAME_R19 84
#define FRAME_R20 88
#define FRAME_R21 92
#define FRAME_R22 96
#define FRAME_R23 100
#define FRAME_R24 104
#define FRAME_R25 108
#define FRAME_R26 112
#define FRAME_R27 116
#define FRAME_R28 120
#define FRAME_R29 124
#define FRAME_R30 128
#define FRAME_R31 132
#define FRAME_LR 136
#define FRAME_CR 140
#define FRAME_CTR 148
#define FRAME_XER 144
#define FRAME_CF 152
#define FRAME_SRR0 152
#define FRAME_SRR1 156
#define FRAME_IDEPTH 160
#define FRAME_EXC 164
#define CALLFRAMELEN 16
#define CFRAME_SP 0
#define CFRAME_LR 4
#define CFRAME_R30 8
#define CFRAME_R31 12
#define SFRAMELEN 96
#define SFRAME_SP 0
#define SFRAME_LR 4
#define SFRAME_USER_SR 8
#define SFRAME_CR 12
#define SFRAME_R2 16
#define SFRAME_R13 20
#define SFRAME_R14 24
#define SFRAME_R15 28
#define SFRAME_R16 32
#define SFRAME_R17 36
#define SFRAME_R18 40
#define SFRAME_R19 44
#define SFRAME_R20 48
#define SFRAME_R21 52
#define SFRAME_R22 56
#define SFRAME_R23 60
#define SFRAME_R24 64
#define SFRAME_R25 68
#define SFRAME_R26 72
#define SFRAME_R27 76
#define SFRAME_R28 80
#define SFRAME_R29 84
#define SFRAME_R30 88
#define SFRAME_R31 92
#define PCB_PM 0
#define PCB_SP 4
#define PCB_ONFAULT 12
#define PCB_USPRG0 816
#define L_CPU 12
#define L_CTXSWTCH 20
#define L_MD_ASTPENDING 32
#define L_MD_UTF 36
#define L_PCB 24
#define L_PROC 308
#define P_MD_SYSCALL 512
#define CI_SIZE 2216
#define CI_CURLWP 336
#define CI_CURPCB 340
#define CI_CURPM 344
#define CI_WANT_RESCHED 368
#define CI_CPL 392
#define CI_IDEPTH 400
#define CI_IDLESPIN 1472
#define CI_IDLELWP 164
#define CI_MTX_COUNT 424
#define CI_MTX_OLDSPL 420
#define CPU_CI 1452
#define CACHE_INFO_DCACHE_LINE_SIZE 4
#define FB_PC 12
#define FB_MSR 8
#define FB_SP 0
#define FB_R2 4
#define FB_CR 16
#define FB_R13 20
#define FB_R14 24
#define FB_R15 28
#define FB_R16 32
#define FB_R17 36
#define FB_R18 40
#define FB_R19 44
#define FB_R20 48
#define FB_R21 52
#define FB_R22 56
#define FB_R23 60
#define FB_R24 64
#define FB_R25 68
#define FB_R26 72
#define FB_R27 76
#define FB_R28 80
#define FB_R29 84
#define FB_R30 88
#define FB_R31 92
#define CACHELINESIZE 32
#define PAGE_SIZE 4096
#define PAGE_MASK 4095
#define PAGE_SHIFT 12
#define USRSTACK -4096
#define __HAVE_FAST_SOFTINTS 1
#define __HAVE_MUTEX_STUBS 1
#define MTX_OWNER 0
#define MTX_LOCK 8
#define MTX_IPL 4
#define RW_OWNER 0
#define RW_WRITE_LOCKED 4
#define RW_READ_INCR 16
#define RW_READER 0
#define MSR_PR 17
#define FRAME_DAR 168
#define FRAME_DSISR 180
#define FRAME_VRSAVE 184
#define FRAME_MQ 188
#define USER_SR 12
#define KERNEL_SR 13
#define PM_SR 0
#define PM_USRSR 48
#define PM_KERNELSR 52
#define CI_TEMPSAVE 428
#define CI_DDBSAVE 460
#define CI_DISISAVE 524
#define CPUSAVE_R28 0
#define CPUSAVE_R29 4
#define CPUSAVE_R30 8
#define CPUSAVE_R31 12
#define CPUSAVE_DAR 16
#define CPUSAVE_DSISR 20
#define CPUSAVE_SRR0 24
#define CPUSAVE_SRR1 28
#define OEACPU_64 1
#define OEACPU_64_BRIDGE 2
#define OEACPU_NOBAT 4
#define OEACPU_HIGHBAT 8
#define OEACPU_601 16
#define OEACPU_HIGHSPRG 32
#define OEACPU_ALTIVEC 64
#define BAT_ADDR_SHIFT 23
#define PTE_REF 256
#define PTE_CHG 128
#define PTE_HID 64
#define PTE_G 8
#define FPREG_F0 0
#define FPREG_F1 8
#define FPREG_F2 16
#define FPREG_F3 24
#define FPREG_F4 32
#define FPREG_F5 40
#define FPREG_F6 48
#define FPREG_F7 56
#define FPREG_F8 64
#define FPREG_F9 72
#define FPREG_F10 80
#define FPREG_F11 88
#define FPREG_F12 96
#define FPREG_F13 104
#define FPREG_F14 112
#define FPREG_F15 120
#define FPREG_F16 128
#define FPREG_F17 136
#define FPREG_F18 144
#define FPREG_F19 152
#define FPREG_F20 160
#define FPREG_F21 168
#define FPREG_F22 176
#define FPREG_F23 184
#define FPREG_F24 192
#define FPREG_F25 200
#define FPREG_F26 208
#define FPREG_F27 216
#define FPREG_F28 224
#define FPREG_F29 232
#define FPREG_F30 240
#define FPREG_F31 248
#define FPREG_FPSCR 256
#define VREG_V0 0
#define VREG_V1 16
#define VREG_V2 32
#define VREG_V3 48
#define VREG_V4 64
#define VREG_V5 80
#define VREG_V6 96
#define VREG_V7 112
#define VREG_V8 128
#define VREG_V9 144
#define VREG_V10 160
#define VREG_V11 176
#define VREG_V12 192
#define VREG_V13 208
#define VREG_V14 224
#define VREG_V15 240
#define VREG_V16 256
#define VREG_V17 272
#define VREG_V18 288
#define VREG_V19 304
#define VREG_V20 320
#define VREG_V21 336
#define VREG_V22 352
#define VREG_V23 368
#define VREG_V24 384
#define VREG_V25 400
#define VREG_V26 416
#define VREG_V27 432
#define VREG_V28 448
#define VREG_V29 464
#define VREG_V30 480
#define VREG_V31 496
#define VREG_VRSAVE 512
#define VREG_VSCR 524
#define COHERENCY_UNIT 64
