
*** Running vivado
    with args -log top_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_bd_wrapper.tcl


****** Vivado v2019.2_AR72614 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicola/Documents/vivado/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1671.711 ; gain = 151.523 ; free physical = 672 ; free virtual = 27595
Command: synth_design -top top_bd_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 39597 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2028.500 ; gain = 201.688 ; free physical = 251 ; free virtual = 26881
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_bd_wrapper' [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'top_bd' declared at '/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:14' bound to instance 'top_bd_i' of component 'top_bd' [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'top_bd' [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:27]
INFO: [Synth 8-3491] module 'top_bd_axi4_counter_0_0' declared at '/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/synth_1/.Xil/Vivado-39450-debianDesktop/realtime/top_bd_axi4_counter_0_0_stub.vhdl:5' bound to instance 'axi4_counter_0' of component 'top_bd_axi4_counter_0_0' [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:230]
INFO: [Synth 8-638] synthesizing module 'top_bd_axi4_counter_0_0' [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/synth_1/.Xil/Vivado-39450-debianDesktop/realtime/top_bd_axi4_counter_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'top_bd_axi_uartlite_0_0' declared at '/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/synth_1/.Xil/Vivado-39450-debianDesktop/realtime/top_bd_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'top_bd_axi_uartlite_0_0' [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:254]
INFO: [Synth 8-638] synthesizing module 'top_bd_axi_uartlite_0_0' [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/synth_1/.Xil/Vivado-39450-debianDesktop/realtime/top_bd_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'top_bd_clk_wiz_0_0' declared at '/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/synth_1/.Xil/Vivado-39450-debianDesktop/realtime/top_bd_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'top_bd_clk_wiz_0_0' [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:279]
INFO: [Synth 8-638] synthesizing module 'top_bd_clk_wiz_0_0' [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/synth_1/.Xil/Vivado-39450-debianDesktop/realtime/top_bd_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'top_bd_proc_sys_reset_0_0' declared at '/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/synth_1/.Xil/Vivado-39450-debianDesktop/realtime/top_bd_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'top_bd_proc_sys_reset_0_0' [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:286]
INFO: [Synth 8-638] synthesizing module 'top_bd_proc_sys_reset_0_0' [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/synth_1/.Xil/Vivado-39450-debianDesktop/realtime/top_bd_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'top_bd_system_ila_0_0' declared at '/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/synth_1/.Xil/Vivado-39450-debianDesktop/realtime/top_bd_system_ila_0_0_stub.vhdl:5' bound to instance 'system_ila_0' of component 'top_bd_system_ila_0_0' [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:299]
INFO: [Synth 8-638] synthesizing module 'top_bd_system_ila_0_0' [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/synth_1/.Xil/Vivado-39450-debianDesktop/realtime/top_bd_system_ila_0_0_stub.vhdl:32]
INFO: [Synth 8-256] done synthesizing module 'top_bd' (1#1) [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top_bd_wrapper' (2#1) [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2094.219 ; gain = 267.406 ; free physical = 324 ; free virtual = 26956
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2097.188 ; gain = 270.375 ; free physical = 342 ; free virtual = 26946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2097.188 ; gain = 270.375 ; free physical = 342 ; free virtual = 26946
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2097.188 ; gain = 0.000 ; free physical = 336 ; free virtual = 26939
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/ip/top_bd_axi_uartlite_0_0/top_bd_axi_uartlite_0_0/top_bd_axi_uartlite_0_0_in_context.xdc] for cell 'top_bd_i/axi_uartlite_0'
Finished Parsing XDC File [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/ip/top_bd_axi_uartlite_0_0/top_bd_axi_uartlite_0_0/top_bd_axi_uartlite_0_0_in_context.xdc] for cell 'top_bd_i/axi_uartlite_0'
Parsing XDC File [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/ip/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0_in_context.xdc] for cell 'top_bd_i/clk_wiz_0'
Finished Parsing XDC File [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/ip/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0_in_context.xdc] for cell 'top_bd_i/clk_wiz_0'
Parsing XDC File [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/ip/top_bd_axi4_counter_0_0/top_bd_axi4_counter_0_0/top_bd_axi4_counter_0_0_in_context.xdc] for cell 'top_bd_i/axi4_counter_0'
Finished Parsing XDC File [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/ip/top_bd_axi4_counter_0_0/top_bd_axi4_counter_0_0/top_bd_axi4_counter_0_0_in_context.xdc] for cell 'top_bd_i/axi4_counter_0'
Parsing XDC File [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/ip/top_bd_system_ila_0_0/top_bd_system_ila_0_0/top_bd_system_ila_0_0_in_context.xdc] for cell 'top_bd_i/system_ila_0'
Finished Parsing XDC File [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/ip/top_bd_system_ila_0_0/top_bd_system_ila_0_0/top_bd_system_ila_0_0_in_context.xdc] for cell 'top_bd_i/system_ila_0'
Parsing XDC File [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/ip/top_bd_proc_sys_reset_0_0/top_bd_proc_sys_reset_0_0/top_bd_proc_sys_reset_0_0_in_context.xdc] for cell 'top_bd_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/ip/top_bd_proc_sys_reset_0_0/top_bd_proc_sys_reset_0_0/top_bd_proc_sys_reset_0_0_in_context.xdc] for cell 'top_bd_i/proc_sys_reset_0'
Parsing XDC File [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2160.953 ; gain = 0.000 ; free physical = 274 ; free virtual = 26887
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2160.953 ; gain = 0.000 ; free physical = 274 ; free virtual = 26887
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2160.953 ; gain = 334.141 ; free physical = 337 ; free virtual = 26952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2160.953 ; gain = 334.141 ; free physical = 337 ; free virtual = 26952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/ip/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/ip/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for top_bd_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/axi4_counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2160.953 ; gain = 334.141 ; free physical = 340 ; free virtual = 26955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2160.953 ; gain = 334.141 ; free physical = 339 ; free virtual = 26954
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2160.953 ; gain = 334.141 ; free physical = 332 ; free virtual = 26951
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2160.953 ; gain = 334.141 ; free physical = 182 ; free virtual = 26810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2160.953 ; gain = 334.141 ; free physical = 182 ; free virtual = 26810
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2160.953 ; gain = 334.141 ; free physical = 181 ; free virtual = 26808
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2160.953 ; gain = 334.141 ; free physical = 171 ; free virtual = 26799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2160.953 ; gain = 334.141 ; free physical = 171 ; free virtual = 26799
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2160.953 ; gain = 334.141 ; free physical = 171 ; free virtual = 26799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2160.953 ; gain = 334.141 ; free physical = 171 ; free virtual = 26799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2160.953 ; gain = 334.141 ; free physical = 171 ; free virtual = 26799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2160.953 ; gain = 334.141 ; free physical = 171 ; free virtual = 26799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |top_bd_axi4_counter_0_0   |         1|
|2     |top_bd_axi_uartlite_0_0   |         1|
|3     |top_bd_clk_wiz_0_0        |         1|
|4     |top_bd_proc_sys_reset_0_0 |         1|
|5     |top_bd_system_ila_0_0     |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |top_bd_axi4_counter_0_0_bbox_0   |     1|
|2     |top_bd_axi_uartlite_0_0_bbox_1   |     1|
|3     |top_bd_clk_wiz_0_0_bbox_2        |     1|
|4     |top_bd_proc_sys_reset_0_0_bbox_3 |     1|
|5     |top_bd_system_ila_0_0_bbox_4     |     1|
|6     |IBUF                             |     2|
|7     |OBUF                             |     1|
+------+---------------------------------+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |   164|
|2     |  top_bd_i |top_bd |   161|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2160.953 ; gain = 334.141 ; free physical = 171 ; free virtual = 26799
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2160.953 ; gain = 270.375 ; free physical = 225 ; free virtual = 26853
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2160.953 ; gain = 334.141 ; free physical = 225 ; free virtual = 26853
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2160.953 ; gain = 0.000 ; free physical = 293 ; free virtual = 26922
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2160.953 ; gain = 0.000 ; free physical = 243 ; free virtual = 26872
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 2160.953 ; gain = 489.242 ; free physical = 371 ; free virtual = 27000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2160.953 ; gain = 0.000 ; free physical = 371 ; free virtual = 27000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/synth_1/top_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_bd_wrapper_utilization_synth.rpt -pb top_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  8 21:17:18 2020...
