* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Mar 31 2025 15:37:37

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev  C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main  --package  CM81  --outdir  C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc  --dst_sdc_file  C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc  --devicename  iCE40LP8K  

***** Device Info *****
Chip: iCE40LP8K
Package: CM81
Size: 32 X 32

***** Design Utilization Info *****
Design: cemf_module_64ch_main
Used Logic Cell: 1733/7680
Used Logic Tile: 309/960
Used IO Cell:    29/256
Used Bram Cell For iCE40: 8/32
Used PLL For iCE40: 0/1
Ram Cascading Used: 1
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clock_c_g
Clock Source: clock_ibuf_gb_io_gb_input 
Clock Driver: clock_ibuf_gb_io_gb (ICE_GB)
Driver Position: (16, 0, 1)
Fanout to FF: 762
Fanout to Tile: 231

Clock Domain: s_sda_i_g
Clock Source: s_sda_i 
Clock Driver: IO_PIN_INST_RNIR662 (ICE_GB)
Driver Position: (33, 17, 0)
Fanout to FF: 4
Fanout to Tile: 3

Clock Domain: scl_c_g
Clock Source: scl_c 
Clock Driver: scl_ibuf_RNI7T7F (ICE_GB)
Driver Position: (17, 0, 0)
Fanout to FF: 89
Fanout to Tile: 20


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . . . . 3 . . . . 
   --------------------------------------------------------------------
33|                                                                     
32|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
31|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
30|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
29|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
28|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
27|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 5 0 0 1 8 0 0 0 0 0 0 0 0 0 0 0   
26|   0 0 0 0 0 0 0 0 0 0 0 0 1 1 4 5 4 7 5 3 3 0 0 0 0 0 0 0 0 0 0 0   
25|   0 0 0 0 0 0 0 0 0 0 0 0 1 0 5 5 6 7 6 5 1 0 0 0 0 0 0 0 0 0 0 0   
24|   0 0 0 0 0 0 0 0 0 0 0 0 1 1 5 5 7 5 5 4 0 2 0 0 0 0 0 0 0 0 0 0   
23|   0 0 0 0 0 0 0 0 0 0 0 1 4 8 2 3 6 5 2 3 4 7 1 0 0 0 0 0 0 0 0 0   
22|   0 0 0 0 1 4 5 0 5 2 4 5 4 6 7 7 5 5 1 6 7 8 8 2 0 0 0 0 0 0 0 0   
21|   0 0 0 0 0 8 2 0 4 7 1 3 3 7 7 8 7 8 5 8 7 8 7 8 0 0 0 0 0 0 0 0   
20|   0 0 0 0 0 7 8 0 4 5 0 5 7 8 8 8 8 8 8 7 7 7 8 7 0 0 0 0 0 0 0 0   
19|   0 0 0 0 8 5 7 0 5 1 5 3 8 8 8 8 8 7 8 8 8 8 8 2 0 0 0 0 0 0 0 0   
18|   0 0 0 3 7 5 7 0 6 1 6 8 8 8 8 6 4 7 7 8 8 5 6 3 0 0 0 0 0 0 0 0   
17|   0 0 0 0 8 7 2 0 3 8 7 8 8 7 6 5 8 5 8 8 5 8 7 2 0 0 0 0 0 0 0 0   
16|   0 0 0 0 6 5 0 0 8 8 7 7 5 5 7 7 8 8 8 8 8 8 6 8 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 1 2 0 4 0 5 8 8 8 7 8 8 8 8 8 8 8 1 8 0 0 0 0 0 0 0 0   
14|   0 0 0 1 0 0 1 0 3 7 3 3 4 8 7 8 8 7 8 8 8 7 8 8 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 1 4 8 4 7 8 8 8 8 7 8 7 4 8 8 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 5 0 4 5 6 7 7 8 8 8 8 5 8 8 8 8 8 5 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 0 2 0 5 8 6 6 5 7 6 8 8 8 8 8 5 3 0 0 0 0 0 0 0 0   
10|   0 0 0 0 0 0 0 0 3 5 5 5 6 5 6 7 7 5 8 6 6 5 8 3 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 0 0 8 6 2 6 5 5 6 5 5 4 5 1 0 8 6 0 0 0 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 0 0 8 1 1 4 1 2 3 8 1 5 1 4 3 0 0 0 0 0 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 0 6 5 0 1 4 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.61

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  .  .  .  .  3  .  .  .  . 
   ------------------------------------------------------------------------------------------------------
33|                                                                                                       
32|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
31|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
30|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  7  5  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  3  8  0  0  2 17  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  1  2  7  8  7 10  6  8  9  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  2  0  8  8  9 10  9  6  3  0  0  0  0  0  0  0  0  0  0  0    
24|     0  0  0  0  0  0  0  0  0  0  0  0  1  1  8  8 10  8  8  5  0  2  0  0  0  0  0  0  0  0  0  0    
23|     0  0  0  0  0  0  0  0  0  0  0  4  8 16  2  5  8  8  4  6  4 10  1  0  0  0  0  0  0  0  0  0    
22|     0  0  0  0  4  8 12  0 11  5 12  7  7  9 13 21  5  9  4  8  9 11 18  4  0  0  0  0  0  0  0  0    
21|     0  0  0  0  0 14  5  0  5  7  3  8  3 17 21  8 18 17 18 15 15 15 21 15  0  0  0  0  0  0  0  0    
20|     0  0  0  0  0 12 16  0 11  6  0 11 12 18  9 17 19 17  8 16 16 17 19 18  0  0  0  0  0  0  0  0    
19|     0  0  0  0  8 11 15  0 11  4 11  8 14  8 15 15 18 18  8 14 18 19 21  6  0  0  0  0  0  0  0  0    
18|     0  0  0  3  9 11 14  0 15  1 12  9  8 14 19  6  7 14 20 16 19 17 19  9  0  0  0  0  0  0  0  0    
17|     0  0  0  0 15 15  2  0 10  8 11 14 19 11 12 14 18 12 21 16 14 18 19  6  0  0  0  0  0  0  0  0    
16|     0  0  0  0 15 17  0  0 17  9  9 11 15 13 16 17 15 17  9 14 21 21 15 17  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  4  2  0  8  0 11 17 21 19 18 19 16  9 21 22  9 21  4 15  0  0  0  0  0  0  0  0    
14|     0  0  0  3  0  0  1  0  9 10 11 10 15 20 19  9 21 21 16  9  9 20 21 17  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  4 14 12 15 20 19 21 16  9 20  9 21  5  9 20  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0 19  0  9 19 13 16 20  9 21 21 15 19 14 21 22 21 21 11  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  4  0 19 17 21 14 19 17 16 20  9  9 18 18 19  4  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  7 19 19 19 21 19 21 18 16 19 21 21  7  6 21  7  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0 10  9  8 21 19 19 21 19 19 12 19  4  0  9  7  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0 14  4  4 15  4  8 11 14  4 19  4 15 12  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0 11  9  0  4 15  0  4  0  0  0  0  0  4  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                                                       

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 12.24

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  .  .  .  .  3  .  .  .  . 
   ------------------------------------------------------------------------------------------------------
33|                                                                                                       
32|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
31|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
30|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  8  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 10  5  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  3 12  0  0  2 24  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  1  2  9 13 11 19 10  8 12  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  2  0 13 14 16 15 16 10  3  0  0  0  0  0  0  0  0  0  0  0    
24|     0  0  0  0  0  0  0  0  0  0  0  0  1  1 11 13 18 14 11  8  0  2  0  0  0  0  0  0  0  0  0  0    
23|     0  0  0  0  0  0  0  0  0  0  0  4  9 30  2  9 14 12  6  7  4 13  1  0  0  0  0  0  0  0  0  0    
22|     0  0  0  0  4 15 17  0 15  5 12 13 11 10 15 26  6 12  4 11 24 15 26  4  0  0  0  0  0  0  0  0    
21|     0  0  0  0  0 19  5  0  8 13  3 10  3 23 25 15 21 24 20 15 23 19 26 27  0  0  0  0  0  0  0  0    
20|     0  0  0  0  0 26 23  0 13 10  0 15 17 25 22 27 23 24  8 22 26 24 29 24  0  0  0  0  0  0  0  0    
19|     0  0  0  0 15 15 18  0 11  4 15  8 19 16 27 30 25 25  8 17 26 27 26  6  0  0  0  0  0  0  0  0    
18|     0  0  0  5 19 11 19  0 24  1 15 16 13 21 20  6  9 18 28 16 27 18 22 10  0  0  0  0  0  0  0  0    
17|     0  0  0  0 26 18  2  0 12 15 15 21 27 11 20 20 18 15 28 16 19 30 23  6  0  0  0  0  0  0  0  0    
16|     0  0  0  0 19 19  0  0 23 16 17 28 18 16 28 25 29 28 16 26 28 28 21 24  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  4  2  0 11  0 15 30 28 32 24 25 26 16 28 27 16 28  4 22  0  0  0  0  0  0  0  0    
14|     0  0  0  3  0  0  1  0 10 14 11 12 15 27 24 16 27 26 26 16 16 24 28 24  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  4 16 32 15 24 32 27 19 16 24 16 26  8 16 27  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0 19  0 13 19 21 23 25 16 28 28 24 19 26 28 27 28 28 15  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  6  0 19 26 23 24 19 28 22 28 16 16 32 27 19  6  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  9 19 19 19 23 19 23 26 28 19 28 23 12 10 28  9  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0 24 15  8 23 19 19 23 19 19 16 19  4  0 16 12  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0 24  4  4 15  4  8 11 32  4 19  4 15 12  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0 19 16  0  4 15  0  4  0  0  0  0  0  4  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                                                       

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 16.74

***** Run Time Info *****
Run Time:  4
