Loading plugins phase: Elapsed time ==> 0s.403ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\Projects\Cypress\SCB_Bootloader\SCB_UartComm01.cydsn\SCB_UartComm01.cyprj -d CY8C4245AXI-483 -s D:\Projects\Cypress\SCB_Bootloader\SCB_UartComm01.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.042ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.133ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SCB_UartComm01.v
Program  :   D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Projects\Cypress\SCB_Bootloader\SCB_UartComm01.cydsn\SCB_UartComm01.cyprj -dcpsoc3 SCB_UartComm01.v -verilog
======================================================================

======================================================================
Compiling:  SCB_UartComm01.v
Program  :   D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Projects\Cypress\SCB_Bootloader\SCB_UartComm01.cydsn\SCB_UartComm01.cyprj -dcpsoc3 SCB_UartComm01.v -verilog
======================================================================

======================================================================
Compiling:  SCB_UartComm01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Projects\Cypress\SCB_Bootloader\SCB_UartComm01.cydsn\SCB_UartComm01.cyprj -dcpsoc3 -verilog SCB_UartComm01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Oct 10 21:55:32 2016


======================================================================
Compiling:  SCB_UartComm01.v
Program  :   vpp
Options  :    -yv2 -q10 SCB_UartComm01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Oct 10 21:55:32 2016

Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SCB_UartComm01.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  SCB_UartComm01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Projects\Cypress\SCB_Bootloader\SCB_UartComm01.cydsn\SCB_UartComm01.cyprj -dcpsoc3 -verilog SCB_UartComm01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Oct 10 21:55:32 2016

Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Projects\Cypress\SCB_Bootloader\SCB_UartComm01.cydsn\codegentemp\SCB_UartComm01.ctl'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Projects\Cypress\SCB_Bootloader\SCB_UartComm01.cydsn\codegentemp\SCB_UartComm01.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  SCB_UartComm01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Projects\Cypress\SCB_Bootloader\SCB_UartComm01.cydsn\SCB_UartComm01.cyprj -dcpsoc3 -verilog SCB_UartComm01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Oct 10 21:55:32 2016

Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Projects\Cypress\SCB_Bootloader\SCB_UartComm01.cydsn\codegentemp\SCB_UartComm01.ctl'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Projects\Cypress\SCB_Bootloader\SCB_UartComm01.cydsn\codegentemp\SCB_UartComm01.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:Net_452\
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	\UART:Net_547\
	\UART:Net_891\
	\UART:Net_1001\
	\UART:Net_899\


Deleted 9 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:Net_1194\ to \UART:Net_459\
Aliasing \UART:Net_1195\ to \UART:Net_459\
Aliasing \UART:Net_1196\ to \UART:Net_459\
Aliasing zero to \UART:Net_459\
Aliasing one to \UART:tmpOE__tx_net_0\
Aliasing \UART:tmpOE__rx_net_0\ to \UART:tmpOE__tx_net_0\
Aliasing \UART:Net_747\ to \UART:Net_459\
Aliasing \PWM_1:Net_75\ to \UART:Net_459\
Aliasing \PWM_1:Net_69\ to \UART:tmpOE__tx_net_0\
Aliasing \PWM_1:Net_66\ to \UART:Net_459\
Aliasing \PWM_1:Net_82\ to \UART:Net_459\
Aliasing \PWM_1:Net_72\ to \UART:Net_459\
Aliasing \PWM_3:Net_81\ to \PWM_1:Net_81\
Aliasing \PWM_3:Net_75\ to \UART:Net_459\
Aliasing \PWM_3:Net_69\ to \UART:tmpOE__tx_net_0\
Aliasing \PWM_3:Net_66\ to \UART:Net_459\
Aliasing \PWM_3:Net_82\ to \UART:Net_459\
Aliasing \PWM_3:Net_72\ to \UART:Net_459\
Aliasing \PWM_2:Net_81\ to \PWM_1:Net_81\
Aliasing \PWM_2:Net_75\ to \UART:Net_459\
Aliasing \PWM_2:Net_69\ to \UART:tmpOE__tx_net_0\
Aliasing \PWM_2:Net_66\ to \UART:Net_459\
Aliasing \PWM_2:Net_82\ to \UART:Net_459\
Aliasing \PWM_2:Net_72\ to \UART:Net_459\
Aliasing \PWM_4:Net_81\ to \PWM_1:Net_81\
Aliasing \PWM_4:Net_75\ to \UART:Net_459\
Aliasing \PWM_4:Net_69\ to \UART:tmpOE__tx_net_0\
Aliasing \PWM_4:Net_66\ to \UART:Net_459\
Aliasing \PWM_4:Net_82\ to \UART:Net_459\
Aliasing \PWM_4:Net_72\ to \UART:Net_459\
Aliasing tmpOE__Pin_1_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__Pin_2_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__Pin_3_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__Pin_4_net_0 to \UART:tmpOE__tx_net_0\
Removing Lhs of wire \UART:Net_652\[3] = \UART:Net_459\[2]
Removing Lhs of wire \UART:Net_1194\[5] = \UART:Net_459\[2]
Removing Lhs of wire \UART:Net_1195\[6] = \UART:Net_459\[2]
Removing Lhs of wire \UART:Net_1196\[7] = \UART:Net_459\[2]
Removing Rhs of wire \UART:Net_654\[8] = \UART:Net_1197\[9]
Removing Lhs of wire \UART:Net_1170\[12] = \UART:Net_847\[1]
Removing Lhs of wire \UART:Net_990\[13] = \UART:Net_459\[2]
Removing Lhs of wire \UART:Net_909\[14] = \UART:Net_459\[2]
Removing Lhs of wire \UART:Net_663\[15] = \UART:Net_459\[2]
Removing Rhs of wire zero[22] = \UART:Net_459\[2]
Removing Rhs of wire one[23] = \UART:tmpOE__tx_net_0\[17]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[28] = one[23]
Removing Lhs of wire \UART:Net_1175\[32] = zero[22]
Removing Lhs of wire \UART:Net_747\[33] = zero[22]
Removing Lhs of wire \PWM_1:Net_81\[58] = Net_279[70]
Removing Lhs of wire \PWM_1:Net_75\[59] = zero[22]
Removing Lhs of wire \PWM_1:Net_69\[60] = one[23]
Removing Lhs of wire \PWM_1:Net_66\[61] = zero[22]
Removing Lhs of wire \PWM_1:Net_82\[62] = zero[22]
Removing Lhs of wire \PWM_1:Net_72\[63] = zero[22]
Removing Lhs of wire \PWM_3:Net_81\[73] = Net_279[70]
Removing Lhs of wire \PWM_3:Net_75\[74] = zero[22]
Removing Lhs of wire \PWM_3:Net_69\[75] = one[23]
Removing Lhs of wire \PWM_3:Net_66\[76] = zero[22]
Removing Lhs of wire \PWM_3:Net_82\[77] = zero[22]
Removing Lhs of wire \PWM_3:Net_72\[78] = zero[22]
Removing Lhs of wire \PWM_2:Net_81\[86] = Net_279[70]
Removing Lhs of wire \PWM_2:Net_75\[87] = zero[22]
Removing Lhs of wire \PWM_2:Net_69\[88] = one[23]
Removing Lhs of wire \PWM_2:Net_66\[89] = zero[22]
Removing Lhs of wire \PWM_2:Net_82\[90] = zero[22]
Removing Lhs of wire \PWM_2:Net_72\[91] = zero[22]
Removing Lhs of wire \PWM_4:Net_81\[99] = Net_279[70]
Removing Lhs of wire \PWM_4:Net_75\[100] = zero[22]
Removing Lhs of wire \PWM_4:Net_69\[101] = one[23]
Removing Lhs of wire \PWM_4:Net_66\[102] = zero[22]
Removing Lhs of wire \PWM_4:Net_82\[103] = zero[22]
Removing Lhs of wire \PWM_4:Net_72\[104] = zero[22]
Removing Lhs of wire tmpOE__Pin_1_net_0[112] = one[23]
Removing Lhs of wire tmpOE__Pin_2_net_0[118] = one[23]
Removing Lhs of wire tmpOE__Pin_3_net_0[124] = one[23]
Removing Lhs of wire tmpOE__Pin_4_net_0[130] = one[23]

------------------------------------------------------
Aliased 0 equations, 42 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp
Warp Program   : D:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Projects\Cypress\SCB_Bootloader\SCB_UartComm01.cydsn\SCB_UartComm01.cyprj -dcpsoc3 SCB_UartComm01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.474ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.2.0.724, Family: PSoC3, Started at: Monday, 10 October 2016 21:55:33
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Projects\Cypress\SCB_Bootloader\SCB_UartComm01.cydsn\SCB_UartComm01.cyprj -d CY8C4245AXI-483 SCB_UartComm01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.088ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff2\
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_1'. Signal=Net_279_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_1'. Signal=Net_279_ff9
    Fixed Function Clock 10: Automatic-assigning  clock 'Clock_1'. Signal=Net_279_ff10
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock_1'. Signal=Net_279_ff11
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            input => Net_176 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            input => Net_291 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            input => Net_290 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            input => Net_179 ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:Net_654\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(0,4)"
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            input => \UART:Net_1062\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(0,5)"
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    0 :    4 :    4 :   0.00%
Pins                          :    8 :   28 :   36 :  22.22%
UDB Macrocells                :    0 :   32 :   32 :   0.00%
UDB Unique Pterms             :    0 :   64 :   64 :   0.00%
UDB Datapath Cells            :    0 :    4 :    4 :   0.00%
UDB Status Cells              :    0 :    4 :    4 :   0.00%
UDB Control Cells             :    0 :    4 :    4 :   0.00%
Interrupts                    :    0 :   32 :   32 :   0.00%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensors           :    0 :    1 :    1 :   0.00%
Low Power Comparators         :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    4 :    0 :    4 : 100.00%
Serial Communication Blocks   :    1 :    1 :    2 :  50.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.659ms
Tech mapping phase: Elapsed time ==> 0s.799ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1076657s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.212ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0097745 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.167ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.116ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.036ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 29, final cost is 29 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
Intr hod @ [IntrHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:Net_654\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(0,4)"
    }

[IoId=5]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        input => \UART:Net_1062\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(0,5)"
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        input => Net_176 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        input => Net_291 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        input => Net_290 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        input => Net_179 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Clock group 0: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_2 => \UART:Net_847_ff2\ ,
            ff_div_8 => Net_279_ff8 ,
            ff_div_9 => Net_279_ff9 ,
            ff_div_10 => Net_279_ff10 ,
            ff_div_11 => Net_279_ff11 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Low Power Comparator group 0: empty
Serial Communication Block group 0: 
    SCB Block @ [FFB(SCB,1)]: 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff2\ ,
            interrupt => Net_66 ,
            rx => \UART:Net_654\ ,
            tx => \UART:Net_1062\ ,
            rts => \UART:Net_1053\ ,
            mosi_m => \UART:Net_1061\ ,
            select_m_3 => \UART:ss_3\ ,
            select_m_2 => \UART:ss_2\ ,
            select_m_1 => \UART:ss_1\ ,
            select_m_0 => \UART:ss_0\ ,
            sclk_m => \UART:Net_1059\ ,
            miso_s => \UART:Net_1055\ ,
            tx_req => Net_69 ,
            rx_req => Net_68 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD Fixed Block group 0: empty
8-bit CapSense IDAC group 0: empty
7-bit CapSense IDAC group 0: empty
TCPWM Block group 0: 
    Tcpwm Block @ [FFB(TCPWM,0)]: 
    m0s8tcpwmcell: Name =\PWM_4:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_279_ff11 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_226 ,
            tr_overflow => Net_225 ,
            tr_compare_match => Net_227 ,
            line_out => Net_179 ,
            line_out_compl => Net_229 ,
            interrupt => Net_224 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ [FFB(TCPWM,1)]: 
    m0s8tcpwmcell: Name =\PWM_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_279_ff8 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_191 ,
            tr_overflow => Net_190 ,
            tr_compare_match => Net_192 ,
            line_out => Net_176 ,
            line_out_compl => Net_193 ,
            interrupt => Net_189 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ [FFB(TCPWM,2)]: 
    m0s8tcpwmcell: Name =\PWM_2:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_279_ff9 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_201 ,
            tr_overflow => Net_200 ,
            tr_compare_match => Net_202 ,
            line_out => Net_291 ,
            line_out_compl => Net_204 ,
            interrupt => Net_199 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ [FFB(TCPWM,3)]: 
    m0s8tcpwmcell: Name =\PWM_3:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_279_ff10 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_213 ,
            tr_overflow => Net_212 ,
            tr_compare_match => Net_289 ,
            line_out => Net_290 ,
            line_out_compl => Net_216 ,
            interrupt => Net_211 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp Fixed Block group 0: empty
Temperature Sensor group 0: empty
SAR Fixed Block group 0: empty
Segment LCD Block group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
CTBMBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+--------------------
   0 |   4 |     * |      NONE |     HI_Z_DIGITAL | \UART:rx(0)\ | FB(\UART:Net_654\)
     |   5 |     * |      NONE |         CMOS_OUT | \UART:tx(0)\ | In(\UART:Net_1062\)
-----+-----+-------+-----------+------------------+--------------+--------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |     Pin_1(0) | In(Net_176)
     |   1 |     * |      NONE |         CMOS_OUT |     Pin_2(0) | In(Net_291)
     |   2 |     * |      NONE |         CMOS_OUT |     Pin_3(0) | In(Net_290)
     |   3 |     * |      NONE |         CMOS_OUT |     Pin_4(0) | In(Net_179)
--------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.020ms
Digital Placement phase: Elapsed time ==> 1s.095ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.703ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.452ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.099ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in SCB_UartComm01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.419ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.134ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.241ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.298ms
API generation phase: Elapsed time ==> 1s.126ms
Dependency generation phase: Elapsed time ==> 0s.053ms
Cleanup phase: Elapsed time ==> 0s.001ms
