{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 10:47:22 2022 " "Info: Processing started: Sun May 08 10:47:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test0508 -c test0508 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test0508 -c test0508 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst~latch " "Warning: Node \"inst~latch\" is a latch" {  } { { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 344 408 296 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 296 160 328 312 "CLK" "" } } } } { "c:/program files (x86)/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register inst2~_emulated register inst~_emulated 303.95 MHz 3.29 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 303.95 MHz between source register \"inst2~_emulated\" and destination register \"inst~_emulated\" (period= 3.29 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.026 ns + Longest register register " "Info: + Longest register to register delay is 3.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X1_Y5_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 520 584 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.370 ns) 0.817 ns inst2~head_lut 2 COMB LCCOMB_X1_Y5_N18 4 " "Info: 2: + IC(0.447 ns) + CELL(0.370 ns) = 0.817 ns; Loc. = LCCOMB_X1_Y5_N18; Fanout = 4; COMB Node = 'inst2~head_lut'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 520 584 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.650 ns) 2.180 ns inst~1 3 COMB LCCOMB_X1_Y5_N24 1 " "Info: 3: + IC(0.713 ns) + CELL(0.650 ns) = 2.180 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 1; COMB Node = 'inst~1'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { inst2~head_lut inst~1 } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 344 408 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.370 ns) 2.918 ns inst~data_lut 4 COMB LCCOMB_X1_Y5_N0 1 " "Info: 4: + IC(0.368 ns) + CELL(0.370 ns) = 2.918 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'inst~data_lut'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { inst~1 inst~data_lut } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 344 408 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.026 ns inst~_emulated 5 REG LCFF_X1_Y5_N1 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.026 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst~data_lut inst~_emulated } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 344 408 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.498 ns ( 49.50 % ) " "Info: Total cell delay = 1.498 ns ( 49.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.528 ns ( 50.50 % ) " "Info: Total interconnect delay = 1.528 ns ( 50.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { inst2~_emulated inst2~head_lut inst~1 inst~data_lut inst~_emulated } "NODE_NAME" } } { "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "3.026 ns" { inst2~_emulated {} inst2~head_lut {} inst~1 {} inst~data_lut {} inst~_emulated {} } { 0.000ns 0.447ns 0.713ns 0.368ns 0.000ns } { 0.000ns 0.370ns 0.650ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.733 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 296 160 328 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 296 160 328 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.666 ns) 2.733 ns inst~_emulated 3 REG LCFF_X1_Y5_N1 1 " "Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { CLK~clkctrl inst~_emulated } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 344 408 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.62 % ) " "Info: Total cell delay = 1.766 ns ( 64.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.967 ns ( 35.38 % ) " "Info: Total interconnect delay = 0.967 ns ( 35.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { CLK CLK~clkctrl inst~_emulated } "NODE_NAME" } } { "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst~_emulated {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.733 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 296 160 328 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 296 160 328 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.666 ns) 2.733 ns inst2~_emulated 3 REG LCFF_X1_Y5_N9 1 " "Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { CLK~clkctrl inst2~_emulated } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 520 584 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.62 % ) " "Info: Total cell delay = 1.766 ns ( 64.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.967 ns ( 35.38 % ) " "Info: Total interconnect delay = 0.967 ns ( 35.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { CLK CLK~clkctrl inst2~_emulated } "NODE_NAME" } } { "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst2~_emulated {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { CLK CLK~clkctrl inst~_emulated } "NODE_NAME" } } { "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst~_emulated {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { CLK CLK~clkctrl inst2~_emulated } "NODE_NAME" } } { "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst2~_emulated {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 520 584 296 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 344 408 296 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { inst2~_emulated inst2~head_lut inst~1 inst~data_lut inst~_emulated } "NODE_NAME" } } { "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "3.026 ns" { inst2~_emulated {} inst2~head_lut {} inst~1 {} inst~data_lut {} inst~_emulated {} } { 0.000ns 0.447ns 0.713ns 0.368ns 0.000ns } { 0.000ns 0.370ns 0.650ns 0.370ns 0.108ns } "" } } { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { CLK CLK~clkctrl inst~_emulated } "NODE_NAME" } } { "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst~_emulated {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { CLK CLK~clkctrl inst2~_emulated } "NODE_NAME" } } { "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst2~_emulated {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst~_emulated set CLK 5.893 ns register " "Info: tsu for register \"inst~_emulated\" (data pin = \"set\", clock pin = \"CLK\") is 5.893 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.666 ns + Longest pin register " "Info: + Longest pin to register delay is 8.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns set 1 PIN PIN_24 6 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_24; Fanout = 6; PIN Node = 'set'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { set } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 200 160 328 216 "set" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.306 ns) + CELL(0.206 ns) 6.457 ns inst2~head_lut 2 COMB LCCOMB_X1_Y5_N18 4 " "Info: 2: + IC(5.306 ns) + CELL(0.206 ns) = 6.457 ns; Loc. = LCCOMB_X1_Y5_N18; Fanout = 4; COMB Node = 'inst2~head_lut'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.512 ns" { set inst2~head_lut } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 520 584 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.650 ns) 7.820 ns inst~1 3 COMB LCCOMB_X1_Y5_N24 1 " "Info: 3: + IC(0.713 ns) + CELL(0.650 ns) = 7.820 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 1; COMB Node = 'inst~1'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { inst2~head_lut inst~1 } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 344 408 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.370 ns) 8.558 ns inst~data_lut 4 COMB LCCOMB_X1_Y5_N0 1 " "Info: 4: + IC(0.368 ns) + CELL(0.370 ns) = 8.558 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'inst~data_lut'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { inst~1 inst~data_lut } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 344 408 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.666 ns inst~_emulated 5 REG LCFF_X1_Y5_N1 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 8.666 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst~data_lut inst~_emulated } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 344 408 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.279 ns ( 26.30 % ) " "Info: Total cell delay = 2.279 ns ( 26.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.387 ns ( 73.70 % ) " "Info: Total interconnect delay = 6.387 ns ( 73.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.666 ns" { set inst2~head_lut inst~1 inst~data_lut inst~_emulated } "NODE_NAME" } } { "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "8.666 ns" { set {} set~combout {} inst2~head_lut {} inst~1 {} inst~data_lut {} inst~_emulated {} } { 0.000ns 0.000ns 5.306ns 0.713ns 0.368ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.650ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 344 408 296 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.733 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 296 160 328 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 296 160 328 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.666 ns) 2.733 ns inst~_emulated 3 REG LCFF_X1_Y5_N1 1 " "Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { CLK~clkctrl inst~_emulated } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 344 408 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.62 % ) " "Info: Total cell delay = 1.766 ns ( 64.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.967 ns ( 35.38 % ) " "Info: Total interconnect delay = 0.967 ns ( 35.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { CLK CLK~clkctrl inst~_emulated } "NODE_NAME" } } { "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst~_emulated {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.666 ns" { set inst2~head_lut inst~1 inst~data_lut inst~_emulated } "NODE_NAME" } } { "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "8.666 ns" { set {} set~combout {} inst2~head_lut {} inst~1 {} inst~data_lut {} inst~_emulated {} } { 0.000ns 0.000ns 5.306ns 0.713ns 0.368ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.650ns 0.370ns 0.108ns } "" } } { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { CLK CLK~clkctrl inst~_emulated } "NODE_NAME" } } { "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst~_emulated {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q3 inst~_emulated 9.197 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q3\" through register \"inst~_emulated\" is 9.197 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.733 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 296 160 328 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 296 160 328 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.666 ns) 2.733 ns inst~_emulated 3 REG LCFF_X1_Y5_N1 1 " "Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { CLK~clkctrl inst~_emulated } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 344 408 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.62 % ) " "Info: Total cell delay = 1.766 ns ( 64.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.967 ns ( 35.38 % ) " "Info: Total interconnect delay = 0.967 ns ( 35.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { CLK CLK~clkctrl inst~_emulated } "NODE_NAME" } } { "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst~_emulated {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 344 408 296 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.160 ns + Longest register pin " "Info: + Longest register to pin delay is 6.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst~_emulated 1 REG LCFF_X1_Y5_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst~_emulated } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 344 408 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 0.633 ns inst~head_lut 2 COMB LCCOMB_X1_Y5_N26 2 " "Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X1_Y5_N26; Fanout = 2; COMB Node = 'inst~head_lut'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 344 408 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.291 ns) + CELL(3.236 ns) 6.160 ns Q3 3 PIN PIN_60 0 " "Info: 3: + IC(2.291 ns) + CELL(3.236 ns) = 6.160 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'Q3'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.527 ns" { inst~head_lut Q3 } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 16 688 864 32 "Q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.442 ns ( 55.88 % ) " "Info: Total cell delay = 3.442 ns ( 55.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.718 ns ( 44.12 % ) " "Info: Total interconnect delay = 2.718 ns ( 44.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { inst~_emulated inst~head_lut Q3 } "NODE_NAME" } } { "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { inst~_emulated {} inst~head_lut {} Q3 {} } { 0.000ns 0.427ns 2.291ns } { 0.000ns 0.206ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { CLK CLK~clkctrl inst~_emulated } "NODE_NAME" } } { "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst~_emulated {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { inst~_emulated inst~head_lut Q3 } "NODE_NAME" } } { "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { inst~_emulated {} inst~head_lut {} Q3 {} } { 0.000ns 0.427ns 2.291ns } { 0.000ns 0.206ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "set Q3 12.154 ns Longest " "Info: Longest tpd from source pin \"set\" to destination pin \"Q3\" is 12.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns set 1 PIN PIN_24 6 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_24; Fanout = 6; PIN Node = 'set'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { set } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 200 160 328 216 "set" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.312 ns) + CELL(0.370 ns) 6.627 ns inst~head_lut 2 COMB LCCOMB_X1_Y5_N26 2 " "Info: 2: + IC(5.312 ns) + CELL(0.370 ns) = 6.627 ns; Loc. = LCCOMB_X1_Y5_N26; Fanout = 2; COMB Node = 'inst~head_lut'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.682 ns" { set inst~head_lut } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 344 408 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.291 ns) + CELL(3.236 ns) 12.154 ns Q3 3 PIN PIN_60 0 " "Info: 3: + IC(2.291 ns) + CELL(3.236 ns) = 12.154 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'Q3'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.527 ns" { inst~head_lut Q3 } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 16 688 864 32 "Q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.551 ns ( 37.44 % ) " "Info: Total cell delay = 4.551 ns ( 37.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.603 ns ( 62.56 % ) " "Info: Total interconnect delay = 7.603 ns ( 62.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.154 ns" { set inst~head_lut Q3 } "NODE_NAME" } } { "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "12.154 ns" { set {} set~combout {} inst~head_lut {} Q3 {} } { 0.000ns 0.000ns 5.312ns 2.291ns } { 0.000ns 0.945ns 0.370ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst3~_emulated clr CLK -0.581 ns register " "Info: th for register \"inst3~_emulated\" (data pin = \"clr\", clock pin = \"CLK\") is -0.581 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.733 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 296 160 328 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 296 160 328 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.666 ns) 2.733 ns inst3~_emulated 3 REG LCFF_X1_Y5_N29 1 " "Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N29; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { CLK~clkctrl inst3~_emulated } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 608 672 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.62 % ) " "Info: Total cell delay = 1.766 ns ( 64.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.967 ns ( 35.38 % ) " "Info: Total interconnect delay = 0.967 ns ( 35.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { CLK CLK~clkctrl inst3~_emulated } "NODE_NAME" } } { "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3~_emulated {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 608 672 296 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.620 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clr 1 PIN PIN_18 6 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 6; PIN Node = 'clr'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 312 160 328 328 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.624 ns) 2.755 ns inst3~head_lut 2 COMB LCCOMB_X1_Y5_N14 5 " "Info: 2: + IC(1.041 ns) + CELL(0.624 ns) = 2.755 ns; Loc. = LCCOMB_X1_Y5_N14; Fanout = 5; COMB Node = 'inst3~head_lut'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { clr inst3~head_lut } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 608 672 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.370 ns) 3.512 ns inst3~data_lut 3 COMB LCCOMB_X1_Y5_N28 1 " "Info: 3: + IC(0.387 ns) + CELL(0.370 ns) = 3.512 ns; Loc. = LCCOMB_X1_Y5_N28; Fanout = 1; COMB Node = 'inst3~data_lut'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { inst3~head_lut inst3~data_lut } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 608 672 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.620 ns inst3~_emulated 4 REG LCFF_X1_Y5_N29 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.620 ns; Loc. = LCFF_X1_Y5_N29; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "test0508.bdf" "" { Schematic "D:/code/Quartus/test0508/test0508.bdf" { { 216 608 672 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.192 ns ( 60.55 % ) " "Info: Total cell delay = 2.192 ns ( 60.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.428 ns ( 39.45 % ) " "Info: Total interconnect delay = 1.428 ns ( 39.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.620 ns" { clr inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "3.620 ns" { clr {} clr~combout {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.041ns 0.387ns 0.000ns } { 0.000ns 1.090ns 0.624ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { CLK CLK~clkctrl inst3~_emulated } "NODE_NAME" } } { "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3~_emulated {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.620 ns" { clr inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/quartus/bin/Technology_Viewer.qrui" "3.620 ns" { clr {} clr~combout {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.041ns 0.387ns 0.000ns } { 0.000ns 1.090ns 0.624ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 10:47:22 2022 " "Info: Processing ended: Sun May 08 10:47:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
