Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov  5 17:13:54 2025
| Host         : katnlot running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/maxmul2x2_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  261         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (130)
6. checking no_output_delay (131)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (130)
--------------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (131)
---------------------------------
 There are 131 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.408        0.000                      0                  423        0.204        0.000                      0                  423        4.020        0.000                       0                   218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.408        0.000                      0                  423        0.204        0.000                      0                  423        4.020        0.000                       0                   218  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 1.113ns (23.060%)  route 3.714ns (76.940%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=16, routed)          1.112     2.603    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.150     2.753 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     3.358    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     3.684 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.427     5.111    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y57         LUT3 (Prop_lut3_I2_O)        0.119     5.230 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_5/O
                         net (fo=1, routed)           0.570     5.800    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[11]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.681    10.208    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.208    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                  4.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/empty_fu_76_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_fu_76_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.386%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y55         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/empty_fu_76_reg[0]/Q
                         net (fo=1, routed)           0.137     0.711    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/Q[0]
    SLICE_X54Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.756 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c11[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.756    bd_0_i/hls_inst/inst/c11[0]
    SLICE_X54Y55         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y55         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y55         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/empty_fu_76_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y22   bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X56Y60  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X56Y60  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK



