Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/tb_isim_beh.exe -prj D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/W.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/PC.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/NPC.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/M.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/IM.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/GRF.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/FWD.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/EXT.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/E.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/DM.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/D.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/CTRL.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/CMP.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/ALU.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/ADD4.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/mips.v" into library work
WARNING:HDLCompiler:35 - "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/mips.v" Line 153: <NPC_b> is already implicitly declared earlier.
WARNING:HDLCompiler:35 - "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/mips.v" Line 260: <a3> is already implicitly declared earlier.
Analyzing Verilog file "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/mips.v" Line 178: Port v1_sel_i is not connected to this instance
WARNING:HDLCompiler:189 - "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/mips.v" Line 325: Size mismatch in connection of port <a1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/mips.v" Line 328: Size mismatch in connection of port <M_a3>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/mips.v" Line 329: Size mismatch in connection of port <M_we>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module PC
Compiling module IM
Compiling module ADD4
Compiling module D
Compiling module CTRL
Compiling module GRF
Compiling module FWD
Compiling module EXT
Compiling module CMP
Compiling module NPC
Compiling module E
Compiling module ALU
Compiling module M
Compiling module DM
Compiling module W
Compiling module mips
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 18 Verilog Units
Built simulation executable D:/University/Study/2022fall/co/P_5/p5_old/p5_1/q1/tb_isim_beh.exe
Fuse Memory Usage: 31224 KB
Fuse CPU Usage: 546 ms
