//
// Generated by Microsoft (R) D3D Shader Disassembler
//
//   using 3Dmigoto v1.3.16 on Thu Jun 29 22:53:53 2023
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Input
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Output
cs_5_0
dcl_globalFlags refactoringAllowed
dcl_constantbuffer cb0[100], immediateIndexed
dcl_constantbuffer cb9[64], dynamicIndexed
dcl_constantbuffer cb10[2], immediateIndexed
dcl_uav_typed_buffer (float,float,float,float) u0
dcl_input vThreadID.x
dcl_temps 9
dcl_thread_group 64, 1, 1
add r0.x, l(0.500000), cb0[89].x
ftou r0.x, r0.x
ult r0.x, vThreadID.x, r0.x
if_nz r0.x
  ftou r0.x, cb0[99].x
  add r0.y, l(0.250000), cb10[1].x
  ftoi r0.y, r0.y
  ftoi r0.z, cb0[23].x
  iadd r0.y, r0.z, r0.y
  add r0.z, l(0.250000), cb10[0].x
  lt r0.w, cb0[23].x, cb0[24].x
  and r0.w, r0.w, cb0[23].x
  ftoi r0.zw, r0.zzzw
  iadd r0.z, r0.w, r0.z
  utof r0.w, vThreadID.x
  add r1.y, r0.w, cb0[19].x
  add r0.w, r1.y, cb0[21].x
  ftou r0.w, r0.w
  xor r2.x, r0.w, l(61)
  ushr r0.w, r0.w, l(16)
  xor r0.w, r0.w, r2.x
  imul null, r0.w, r0.w, l(9)
  ushr r2.x, r0.w, l(4)
  xor r0.w, r0.w, r2.x
  imul null, r0.w, r0.w, l(0x27d4eb2d)
  ushr r2.x, r0.w, l(15)
  xor r0.w, r0.w, r2.x
  imad r0.w, r0.w, l(0x0019660d), l(0x3c6ef35f)
  utof r2.x, r0.w
  mul r1.w, r2.x, l(2.328306437E-010)
  imad r0.w, r0.w, l(0x0019660d), l(0x3c6ef35f)
  utof r2.y, r0.w
  mul r3.x, r2.y, l(2.328306437E-010)
  imad r0.w, r0.w, l(0x0019660d), l(0x3c6ef35f)
  utof r2.y, r0.w
  imad r0.w, r0.w, l(0x0019660d), l(0x3c6ef35f)
  utof r2.z, r0.w
  mul r3.yz, r2.yyzy, l(0.000000, 2.328306437E-010, 2.328306437E-010, 0.000000)
  mad r2.y, r2.y, l(-2.328306437E-010), l(1.000000)
  mad r2.y, r2.y, l(0.350000), l(0.150000)
  mov_sat r2.z, cb0[3].x
  mad r2.zw, r2.zzzz, l(0.000000, 0.000000, -0.500000, -0.250000), l(0.000000, 0.000000, 1.000000, 1.000000)
  mul r2.y, r2.z, r2.y
  mad r2.x, r2.x, l(2.328306437E-010), l(1.000000)
  mul r1.z, r2.w, r2.x
  imad r0.w, r0.w, l(0x0019660d), l(0x3c6ef35f)
  utof r2.x, r0.w
  mad r4.x, r2.x, l(4.656612873E-010), l(-1.000000)
  imad r0.w, r0.w, l(0x0019660d), l(0x3c6ef35f)
  utof r2.x, r0.w
  mad r4.y, r2.x, l(4.656612873E-010), l(-1.000000)
  imad r0.w, r0.w, l(0x0019660d), l(0x3c6ef35f)
  utof r0.w, r0.w
  mad r4.z, r0.w, l(4.656612873E-010), l(-1.000000)
  dp3 r0.w, r4.xyzx, r4.xyzx
  rsq r0.w, r0.w
  mul r2.xzw, r0.wwww, r4.xxyz
  mul r2.xzw, r2.xxzw, l(0.100000, 0.000000, 0.100000, 0.100000)
  dp3 r0.w, r2.xzwx, r2.xzwx
  rsq r0.w, r0.w
  mul r4.xyz, r0.wwww, r2.xzwx
  mul r4.xyz, r2.yyyy, r4.xyzx
  mul r5.xyz, cb9[r0.z + 0].zxyz, cb9[r0.z + 32].yzxy
  mad r5.xyz, cb9[r0.z + 0].yzxy, cb9[r0.z + 32].zxyz, -r5.xyzx
  dp3 r0.w, cb9[r0.z + 0].xyzx, cb9[r0.z + 32].xyzx
  mov r5.w, -r0.w
  mov r6.xyz, cb9[r0.z + 0].xyzx
  mov r6.w, l(0)
  mad r5.xyzw, cb9[r0.z + 32].wwww, r6.xyzw, r5.xyzw
  mul r6.xyz, r5.yzxy, -cb9[r0.z + 32].zxyz
  mad r6.xyz, -cb9[r0.z + 32].yzxy, r5.zxyz, -r6.xyzx
  mad r5.xyz, cb9[r0.z + 32].wwww, r5.xyzx, r6.xyzx
  mad r5.xyz, r5.wwww, -cb9[r0.z + 32].xyzx, r5.xyzx
  mul r6.xyz, cb9[r0.y + 32].yzxy, -cb9[r0.z + 32].zxyz
  mad r6.xyz, -cb9[r0.z + 32].yzxy, cb9[r0.y + 32].zxyz, -r6.xyzx
  dp3 r0.w, -cb9[r0.z + 32].xyzx, cb9[r0.y + 32].xyzx
  mov r7.w, -r0.w
  mad r7.xyz, cb9[r0.z + 32].wwww, cb9[r0.y + 32].xyzx, r6.xyzx
  mul r6.xyzw, l(-1.000000, -1.000000, -1.000000, 1.000000), cb9[r0.z + 32].xyzw
  mad r6.xyzw, cb9[r0.y + 32].wwww, r6.xyzw, r7.xyzw
  mul r7.xyz, cb9[r0.y + 0].zxyz, cb9[r0.z + 32].yzxy
  mad r7.xyz, cb9[r0.y + 0].yzxy, cb9[r0.z + 32].zxyz, -r7.xyzx
  dp3 r0.w, cb9[r0.y + 0].xyzx, cb9[r0.z + 32].xyzx
  mov r7.w, -r0.w
  mov r8.xyz, cb9[r0.y + 0].xyzx
  mov r8.w, l(0)
  mad r7.xyzw, cb9[r0.z + 32].wwww, r8.xyzw, r7.xyzw
  mul r8.xyz, r7.yzxy, -cb9[r0.z + 32].zxyz
  mad r8.xyz, -cb9[r0.z + 32].yzxy, r7.zxyz, -r8.xyzx
  mad r7.xyz, cb9[r0.z + 32].wwww, r7.xyzx, r8.xyzx
  mad r0.yzw, r7.wwww, -cb9[r0.z + 32].xxyz, r7.xxyz
  add r0.yzw, r0.yyzw, -r5.xxyz
  mul r5.xyz, r2.wxzw, -r6.yzxy
  mad r5.xyz, r2.zwxz, -r6.zxyz, -r5.xyzx
  dp3 r2.y, r2.xzwx, -r6.xyzx
  mov r5.w, -r2.y
  mul r2.xyz, r2.xzwx, r6.wwww
  mov r2.w, l(0)
  add r2.xyzw, r2.xyzw, r5.xyzw
  mul r5.xyz, r2.yzxy, r6.zxyz
  mad r5.xyz, r6.yzxy, r2.zxyz, -r5.xyzx
  mad r2.xyz, r6.wwww, r2.xyzx, r5.xyzx
  mad r2.xyz, r2.wwww, r6.xyzx, r2.xyzx
  add r2.xyz, r0.yzwy, r2.xyzx
  mul r0.yzw, r4.zzxy, -r6.yyzx
  mad r5.xyz, r4.yzxy, -r6.zxyz, -r0.yzwy
  dp3 r0.y, r4.xyzx, -r6.xyzx
  mov r5.w, -r0.y
  mul r4.xyz, r4.xyzx, r6.wwww
  mov r4.w, l(0)
  add r4.xyzw, r4.xyzw, r5.xyzw
  mul r0.yzw, r4.yyzx, r6.zzxy
  mad r0.yzw, r6.yyzx, r4.zzxy, -r0.yyzw
  mad r0.yzw, r6.wwww, r4.xxyz, r0.yyzw
  mad r4.xyz, r4.wwww, r6.xyzx, r0.yzwy
  ishl r0.y, vThreadID.x, l(2)
  iadd r0.x, r0.y, r0.x
  mov r4.w, l(0)
  store_uav_typed u0.xyzw, r0.xxxx, r4.xyzw
  iadd r0.yzw, r0.xxxx, l(0, 1, 2, 3)
  mov r2.w, l(0.500000)
  store_uav_typed u0.xyzw, r0.yyyy, r2.xyzw
  mov r1.x, l(0)
  store_uav_typed u0.xyzw, r0.zzzz, r1.xyzw
  mov r3.w, l(0)
  store_uav_typed u0.xyzw, r0.wwww, r3.xyzw
endif
ret
// Approximately 0 instruction slots used
