#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Wed Sep 20 23:02:01 2017
# Process ID: 1520
# Current directory: D:/ACAProject/Pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1536 D:\ACAProject\Pipeline\Pipeline.xpr
# Log file: D:/ACAProject/Pipeline/vivado.log
# Journal file: D:/ACAProject/Pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ACAProject/Pipeline/Pipeline.xpr
update_compile_order -fileset sources_1
update_module_reference {CPU_Mux2to1_1_0 CPU_Mux2to1_2_0 CPU_Mux2to1_3_0}
set_property location {2 -139 33} [get_bd_cells PCAdder_0]
set_property location {1.5 -411 44} [get_bd_cells PC_0]
set_property location {-670 -172} [get_bd_ports CLK]
save_bd_design
generate_target Simulation [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd]
export_ip_user_files -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -no_script -force -quiet
launch_simulation
source CPU_wrapper.tcl
close_sim
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd w ]
add_files -fileset sim_1 D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source CPU_wrapper_tb.tcl
add_wave {{/CPU_wrapper_tb/uut/CPU_i}} 
run 2 ns
run 2 ns
run 2 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
set_property -dict [list CONFIG.POLARITY {ACTIVE_LOW}] [get_bd_ports RST]
save_bd_design
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
validate_bd_design
regenerate_bd_layout -routing
save_bd_design
close_sim
generate_target Simulation [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd]
export_ip_user_files -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -no_script -force -quiet
launch_simulation
source CPU_wrapper_tb.tcl
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
close_sim
remove_files -fileset sim_1 D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd
file delete -force D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd
update_compile_order -fileset sim_1
set_property simulator_language VHDL [current_project]
launch_simulation
source CPU_wrapper.tcl
remove_forces { {/CPU_wrapper/CLK} }
run 2 ns
run 2 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 test
delete_bd_objs [get_bd_intf_ports test]
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
delete_bd_objs [get_bd_ports CLK]
delete_bd_objs [get_bd_ports RST]
save_bd_design
make_wrapper -files [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -top
create_bd_port -dir I CLK
set_property location {-8 92} [get_bd_ports CLK]
connect_bd_net [get_bd_ports CLK] [get_bd_pins PC_0/CLK_I]
create_bd_port -dir I RST
connect_bd_net [get_bd_ports RST] [get_bd_pins PC_0/RST_I]
save_bd_design
regenerate_bd_layout -routing
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
generate_target Simulation [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd]
export_ip_user_files -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -no_script -force -quiet
launch_simulation
launch_simulation
source CPU_wrapper_tb.tcl
add_wave {{/CPU_wrapper_tb/uut}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i}} 
run 2 ns
run 2 ns
run 2 ns
run 2 ns
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
add_wave {{/CPU_wrapper_tb/uut/CPU_i/IDEXReg_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/IFIDReg_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/MEMWBReg_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/EXMEMReg_0}} 
run 2 ns
current_sim simulation_4
close_sim
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
run 2 ns
run 2 ns
run 2 ns
restart
run 3 ns
run 3 ns
run 3 ns
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_0}} 
restart
run 2 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PCAdder_0}} 
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
update_module_reference CPU_PCAdder_0_0
close_sim
generate_target Simulation [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd]
export_ip_user_files -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -no_script -force -quiet
launch_simulation
source CPU_wrapper_tb.tcl
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PC_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PCAdder_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/InstMem_0}} 
run 2 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
close_bd_design [get_bd_designs CPU]
close_sim
launch_simulation
source CPU_wrapper_tb.tcl
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PC_0}} 
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
add_wave {{/CPU_wrapper_tb/uut/CPU_i/IFIDReg_0/U0}} 
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
close_sim
launch_simulation
source CPU_wrapper_tb.tcl
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PC_0}} 
run 2 ns
run 2 ns
run 2 ns
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PCAdder_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/InstMem_0}} 
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
close_sim
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
update_module_reference CPU_InstMem_0_0
connect_bd_net [get_bd_pins InstMem_0/CLK_I] [get_bd_pins PC_0/CLK_I]
save_bd_design
generate_target Simulation [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd]
export_ip_user_files -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -no_script -force -quiet
launch_simulation
source CPU_wrapper_tb.tcl
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PC_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PCAdder_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/InstMem_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/IFIDReg_0}} 
run 2 ns
run 2 ns
run 2 ns
run 2 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
update_compile_order -fileset sources_1
update_module_reference CPU_InstMem_0_0
update_compile_order -fileset sources_1
update_module_reference CPU_InstMem_0_0
close_sim
generate_target Simulation [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd]
export_ip_user_files -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -no_script -force -quiet
launch_simulation
source CPU_wrapper_tb.tcl
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PC_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PCAdder_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/InstMem_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/InstMem_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/IFIDReg_0}} 
run 2 ns
run 2 ns
run 2 ns
close_sim
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
launch_simulation
source CPU_wrapper_tb.tcl
add_wave {{/CPU_wrapper_tb/uut/CPU_i/InstMem_0}} 
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
close_sim
update_module_reference CPU_InstMem_0_0
generate_target Simulation [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd]
export_ip_user_files -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -no_script -force -quiet
launch_simulation
source CPU_wrapper_tb.tcl
add_wave {{/CPU_wrapper_tb/uut/CPU_i/InstMem_0}} 
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PC_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PCAdder_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/IFIDReg_0}} 
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
restart
add_wave {{/CPU_wrapper_tb/uut/CPU_i/RegFile_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/SignExtender_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Decoder_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/IDEXReg_0}} 
run 2 ns
run 2 ns
run 2 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
update_module_reference CPU_Decoder_0_0
close_sim
launch_simulation
update_module_reference CPU_Decoder_0_0
launch_simulation
update_module_reference CPU_Decoder_0_0
update_module_reference CPU_Decoder_0_0
generate_target Simulation [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd]
export_ip_user_files -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -no_script -force -quiet
launch_simulation
source CPU_wrapper_tb.tcl
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PC_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PCAdder_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/InstMem_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/IFIDReg_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Decoder_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/SignExtender_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/RegFile_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/IDEXReg_0}} 
run all
add_bp {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd} 42
remove_bps -file {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd} -line 42
run 2 ns
run 2 ns
restart
add_bp {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd} 42
remove_bps -file {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd} -line 42
run 2 ns
run 2 ns
run 2 ns
run 2 ns
add_wave {{/CPU_wrapper_tb/uut/CPU_i/ALU_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/EXMEMReg_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_1}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_2}} 
restart
run 2 ns
run 2 ns
run 2 ns
add_wave {{/CPU_wrapper_tb/uut/CPU_i/DataMem_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/MEMWBReg_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_3}} 
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run all
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
update_module_reference CPU_Decoder_0_0
update_module_reference CPU_InstMem_0_0
update_module_reference CPU_InstMem_0_0
relaunch_sim
run 2 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
step
relaunch_sim
close_sim
launch_simulation
source CPU_wrapper_tb.tcl
add_wave {{/CPU_wrapper_tb/uut/CPU_i}} 
run 2 ns
run 2 ns
run 2 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
update_module_reference CPU_InstMem_0_0
update_module_reference CPU_InstMem_0_0
update_module_reference CPU_RegFile_0_0
update_module_reference CPU_RegFile_0_0
update_module_reference CPU_InstMem_0_0
relaunch_sim
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
restart
run 10 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
update_module_reference CPU_InstMem_0_0
update_module_reference CPU_RegFile_0_0
close_sim
generate_target Simulation [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd]
export_ip_user_files -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -no_script -force -quiet
launch_simulation
source CPU_wrapper_tb.tcl
add_wave {{/CPU_wrapper_tb/uut/CPU_i}} 
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
run 1 ns
relaunch_sim
run 1 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
update_module_reference CPU_RegFile_0_0
close_sim
generate_target Simulation [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd]
export_ip_user_files -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -no_script -force -quiet
launch_simulation
source CPU_wrapper_tb.tcl
