// Seed: 960172786
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output reg id_2;
  input wire id_1;
  assign id_3 = id_1;
  always begin : LABEL_0
    id_2 = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout reg id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout supply1 id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_6 = -1;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_1,
      id_2,
      id_2,
      id_10,
      id_8,
      id_6,
      id_3,
      id_6,
      id_3,
      id_8,
      id_6
  );
  initial begin : LABEL_0
    if (1) begin : LABEL_1
      id_11 = 1'd0;
    end
  end
endmodule
