VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob071_always_casez_test.sv:41: $finish called at 1730 (1ps)
Hint: Output 'pos' has no mismatches.
Hint: Total mismatched samples is 0 out of 346 samples

Simulation finished at 1730 ps
Mismatches: 0 in 346 samples
