$date
	Sun Jul 24 16:33:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Popcount_test $end
$var wire 2 ! out [1:0] $end
$var reg 4 " counter [3:0] $end
$scope module circuit_under_test $end
$var wire 3 # bitstring [2:0] $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & c $end
$var reg 2 ' popcount [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
0%
0$
b0 #
b0 "
b0 !
$end
#1
b1 !
b1 '
1$
b1 #
b1 "
#2
1%
0$
b10 #
b10 "
#3
b10 !
b10 '
1$
b11 #
b11 "
#4
b1 !
b1 '
1&
0%
0$
b100 #
b100 "
#5
b10 !
b10 '
1$
b101 #
b101 "
#6
1%
0$
b110 #
b110 "
#7
b11 !
b11 '
1$
b111 #
b111 "
#8
b0 !
b0 '
0&
0%
0$
b0 #
b1000 "
